
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001344                       # Number of seconds simulated
sim_ticks                                  1344380544                       # Number of ticks simulated
final_tick                                 1344380544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236650                       # Simulator instruction rate (inst/s)
host_op_rate                                   236650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103200340                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694952                       # Number of bytes of host memory used
host_seconds                                    13.03                       # Real time elapsed on the host
sim_insts                                     3082809                       # Number of instructions simulated
sim_ops                                       3082809                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          7168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             624256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        75264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           75264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         91735930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        281396515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8807030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5331824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1094928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5284218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           666478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3618023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           856900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4189290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            95211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3903657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           523661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4379712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           904506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4570135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           476056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4236896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           618872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5903090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1142534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4903374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           809295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4379712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          3189573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4332107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1332956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4236896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           238028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4236896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          3046756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3903657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464344715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     91735930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8807030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1094928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       666478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       856900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        95211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       523661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       904506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       476056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       618872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1142534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       809295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      3189573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1332956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       238028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      3046756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115538715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55984148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55984148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55984148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        91735930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       281396515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8807030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5331824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1094928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5284218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          666478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3618023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          856900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4189290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           95211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3903657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          523661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4379712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          904506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4570135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          476056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4236896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          618872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5903090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1142534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4903374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          809295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4379712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         3189573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4332107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1332956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4236896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          238028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4236896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         3046756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3903657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520328863                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132400                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73715                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5644                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88850                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66313                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.634778                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26434                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               79                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3629                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2885                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            744                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179534                       # DTB read hits
system.cpu00.dtb.read_misses                      642                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180176                       # DTB read accesses
system.cpu00.dtb.write_hits                    127700                       # DTB write hits
system.cpu00.dtb.write_misses                    1053                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128753                       # DTB write accesses
system.cpu00.dtb.data_hits                     307234                       # DTB hits
system.cpu00.dtb.data_misses                     1695                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 308929                       # DTB accesses
system.cpu00.itb.fetch_hits                    148975                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149130                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               4410                       # Number of system calls
system.cpu00.numCycles                         972605                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76136                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188658                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132400                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95632                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      692540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12638                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         5915                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          551                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148975                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2526                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           781945                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.520130                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.765999                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 564629     72.21%     72.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16357      2.09%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17324      2.22%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16835      2.15%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37856      4.84%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15666      2.00%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18759      2.40%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11312      1.45%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83207     10.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             781945                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.136129                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.222138                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  84717                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              529744                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  130153                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32751                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4580                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26495                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1791                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124819                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7313                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4580                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 100428                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 79394                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       212349                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147327                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              237867                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105369                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2655                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22095                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1910                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               203520                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757655                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368801                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210705                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155809                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668969                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88686                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4019                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  146069                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179279                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135285                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31938                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11966                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2752                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950355                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1673                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50580                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          374                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       781945                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.215373                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.968284                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            486572     62.23%     62.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72193      9.23%     71.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60099      7.69%     79.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44655      5.71%     84.85% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43037      5.50%     90.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28589      3.66%     94.01% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26904      3.44%     97.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11686      1.49%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8210      1.05%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        781945                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4989     16.29%     16.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.38%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  89      0.29%     29.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5900     19.26%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9504     31.03%     80.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6052     19.76%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551003     57.98%     57.98% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12785      1.35%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35720      3.76%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37107      3.90%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183358     19.29%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130358     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950355                       # Type of FU issued
system.cpu00.iq.rate                         0.977123                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30631                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032231                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2471815                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          948311                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813511                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243144                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123394                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116951                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               856089                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124897                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21051                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18272                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15757                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4580                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21508                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               51237                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078161                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1500                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179279                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135285                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1575                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  103                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               51044                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1537                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3123                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4660                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942722                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180191                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7633                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107475                       # number of nop insts executed
system.cpu00.iew.exec_refs                     308952                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110313                       # Number of branches executed
system.cpu00.iew.exec_stores                   128761                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.969275                       # Inst execution rate
system.cpu00.iew.wb_sent                       934075                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930462                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545788                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777756                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.956670                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701747                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104307                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3905                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       765650                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.265252                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.344768                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       517567     67.60%     67.60% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51341      6.71%     74.30% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51206      6.69%     80.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30019      3.92%     84.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35380      4.62%     89.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8908      1.16%     90.70% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12924      1.69%     92.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5114      0.67%     93.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53191      6.95%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       765650                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968740                       # Number of instructions committed
system.cpu00.commit.committedOps               968740                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280535                       # Number of memory references committed
system.cpu00.commit.loads                      161007                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100164                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792204                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22224                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98662     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503378     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162045     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119529     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968740                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53191                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1781528                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2162511                       # The number of ROB writes
system.cpu00.timesIdled                          1448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        190660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     109828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870078                       # Number of Instructions Simulated
system.cpu00.committedOps                      870078                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.117837                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.117837                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.894585                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.894585                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138899                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612687                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151787                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102897                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5091                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2255                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11266                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.377576                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229925                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11394                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.179480                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85412340                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.377576                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.971700                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.971700                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096596                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096596                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142332                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142332                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85382                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85382                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          952                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          952                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227714                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227714                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227714                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227714                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8166                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8166                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33022                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33022                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          251                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41188                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41188                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41188                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41188                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    399696714                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    399696714                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5365909111                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5365909111                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2471580                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2471580                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       466992                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       466992                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5765605825                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5765605825                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5765605825                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5765605825                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150498                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150498                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268902                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268902                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268902                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268902                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054260                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054260                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278893                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278893                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153171                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153171                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153171                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153171                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 48946.450404                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 48946.450404                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 162494.976410                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 162494.976410                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9846.932271                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9846.932271                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 21226.909091                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 21226.909091                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 139982.660605                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 139982.660605                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 139982.660605                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 139982.660605                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       146341                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2563                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    57.097542                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8408                       # number of writebacks
system.cpu00.dcache.writebacks::total            8408                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2784                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2784                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26734                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26734                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29518                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29518                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29518                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29518                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5382                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5382                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6288                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6288                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11670                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11670                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11670                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11670                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    228950280                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    228950280                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1134568114                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1134568114                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       925290                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       925290                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       439668                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       439668                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1363518394                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1363518394                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1363518394                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1363518394                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035761                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035761                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053106                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053106                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043399                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043399                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043399                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043399                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data        42540                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total        42540                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 180433.860369                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 180433.860369                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8647.570093                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8647.570093                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 19984.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 19984.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 116839.622451                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 116839.622451                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 116839.622451                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 116839.622451                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7366                       # number of replacements
system.cpu00.icache.tags.tagsinuse         473.759942                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140067                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7878                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.779513                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       797310594                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   473.759942                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.925312                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.925312                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305816                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305816                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140067                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140067                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140067                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140067                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140067                       # number of overall hits
system.cpu00.icache.overall_hits::total        140067                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8902                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8902                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8902                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8902                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8902                       # number of overall misses
system.cpu00.icache.overall_misses::total         8902                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    663553390                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    663553390                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    663553390                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    663553390                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    663553390                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    663553390                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148969                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148969                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148969                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148969                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148969                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148969                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059757                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059757                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059757                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059757                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059757                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059757                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74539.810155                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74539.810155                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74539.810155                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74539.810155                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74539.810155                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74539.810155                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1039                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    43.291667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7366                       # number of writebacks
system.cpu00.icache.writebacks::total            7366                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1024                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1024                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1024                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7878                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7878                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7878                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7878                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7878                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7878                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    481058878                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    481058878                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    481058878                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    481058878                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    481058878                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    481058878                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052883                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052883                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052883                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052883                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052883                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052883                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61063.579335                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61063.579335                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61063.579335                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61063.579335                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61063.579335                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61063.579335                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 36156                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           28562                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1281                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              26720                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 18506                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           69.258982                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3331                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            132                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      31340                       # DTB read hits
system.cpu01.dtb.read_misses                      433                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  31773                       # DTB read accesses
system.cpu01.dtb.write_hits                      9957                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  9983                       # DTB write accesses
system.cpu01.dtb.data_hits                      41297                       # DTB hits
system.cpu01.dtb.data_misses                      459                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  41756                       # DTB accesses
system.cpu01.itb.fetch_hits                     31664                       # ITB hits
system.cpu01.itb.fetch_misses                      66                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 31730                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         156956                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       210217                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     36156                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            21838                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       71841                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2851                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        46798                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1704                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   31664                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 536                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           133176                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.578490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.669593                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  91989     69.07%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1644      1.23%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3803      2.86%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5676      4.26%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  10125      7.60%     85.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    870      0.65%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5383      4.04%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2697      2.03%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10989      8.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             133176                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.230358                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.339337                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13193                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               37925                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   31517                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2758                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  985                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3560                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 461                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               194206                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1825                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  985                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14870                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8274                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        26010                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   32500                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3739                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               189656                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  564                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1275                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  435                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            126037                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              230802                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         218118                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12677                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              103965                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  22072                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              753                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          732                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9814                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              32466                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             11715                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3933                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           4157                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   163516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1364                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  158304                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             369                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         25058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          215                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       133176                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.188683                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.031557                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             90002     67.58%     67.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6802      5.11%     72.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7771      5.84%     78.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              6969      5.23%     83.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              6279      4.71%     88.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              5309      3.99%     92.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7802      5.86%     98.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1356      1.02%     99.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               886      0.67%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        133176                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1078     20.35%     20.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     20.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     20.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  80      1.51%     21.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     21.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     21.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                320      6.04%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     27.90% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2536     47.87%     75.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1284     24.24%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              110250     69.64%     69.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                189      0.12%     69.77% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.77% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2932      1.85%     71.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     71.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     71.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1929      1.22%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.84% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              32703     20.66%     93.50% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             10297      6.50%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               158304                       # Type of FU issued
system.cpu01.iq.rate                         1.008588                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5298                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.033467                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           431591                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          176660                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       144360                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23860                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13308                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10394                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               151315                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12283                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            607                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4431                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2881                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  985                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3675                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1097                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            184263                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             206                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               32466                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              11715                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              704                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1069                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          278                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          714                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                992                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              156695                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               31774                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1609                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       19383                       # number of nop insts executed
system.cpu01.iew.exec_refs                      41757                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  30712                       # Number of branches executed
system.cpu01.iew.exec_stores                     9983                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.998337                       # Inst execution rate
system.cpu01.iew.wb_sent                       155571                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      154754                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   85990                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  106606                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.985971                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.806615                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         26225                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             841                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        82505                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.902794                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.770393                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        44946     54.48%     54.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10303     12.49%     66.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4282      5.19%     72.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2512      3.04%     75.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3422      4.15%     79.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4424      5.36%     84.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          682      0.83%     85.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4785      5.80%     91.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7149      8.66%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        82505                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             156990                       # Number of instructions committed
system.cpu01.commit.committedOps               156990                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        36869                       # Number of memory references committed
system.cpu01.commit.loads                       28035                       # Number of loads committed
system.cpu01.commit.membars                       553                       # Number of memory barriers committed
system.cpu01.commit.branches                    27880                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  134116                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2302                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        17172     10.94%     10.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          97474     62.09%     73.03% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     73.10% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.10% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.83%     74.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.22%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         28588     18.21%     94.37% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         8843      5.63%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          156990                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7149                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     257076                       # The number of ROB reads
system.cpu01.rob.rob_writes                    370296                       # The number of ROB writes
system.cpu01.timesIdled                           249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         23780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     925476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    139822                       # Number of Instructions Simulated
system.cpu01.committedOps                      139822                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.122542                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.122542                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.890836                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.890836                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 202382                       # number of integer regfile reads
system.cpu01.int_regfile_writes                108818                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11127                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1059                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  225                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             552                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          39.128743                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             35176                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             668                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.658683                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    39.128743                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.305693                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.305693                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          156625                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         156625                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        27188                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         27188                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         7464                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         7464                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           89                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           62                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        34652                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          34652                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        34652                       # number of overall hits
system.cpu01.dcache.overall_hits::total         34652                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2664                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2664                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1270                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1270                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           38                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           36                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3934                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3934                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3934                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3934                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    130095774                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    130095774                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     91650837                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     91650837                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       551448                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       551448                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       404892                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       404892                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        67068                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        67068                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    221746611                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    221746611                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    221746611                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    221746611                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        29852                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        29852                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         8734                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8734                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        38586                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        38586                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        38586                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        38586                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.089240                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.089240                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.145409                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.145409                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.299213                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.299213                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.367347                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.367347                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.101954                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.101954                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.101954                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.101954                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 48834.750000                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 48834.750000                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 72166.013386                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 72166.013386                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 14511.789474                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 14511.789474                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        11247                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        11247                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 56366.703355                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 56366.703355                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 56366.703355                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 56366.703355                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2720                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    22.479339                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu01.dcache.writebacks::total             233                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1470                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          637                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            8                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2107                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2107                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2107                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2107                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1194                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1194                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          633                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          633                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           30                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           36                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1827                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1827                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1827                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1827                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     38577762                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     38577762                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     30065080                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     30065080                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       250884                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       250884                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       362664                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       362664                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        64584                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        64584                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     68642842                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     68642842                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     68642842                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     68642842                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.039997                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.039997                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.072475                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.072475                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.236220                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.236220                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.367347                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.367347                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.047349                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.047349                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.047349                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.047349                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 32309.683417                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 32309.683417                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 47496.176935                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 47496.176935                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  8362.800000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8362.800000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data        10074                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total        10074                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 37571.342091                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 37571.342091                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 37571.342091                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 37571.342091                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             475                       # number of replacements
system.cpu01.icache.tags.tagsinuse         132.249186                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             30503                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             956                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           31.906904                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   132.249186                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.258299                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.258299                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           64282                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          64282                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        30503                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         30503                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        30503                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          30503                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        30503                       # number of overall hits
system.cpu01.icache.overall_hits::total         30503                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1160                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1160                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1160                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1160                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1160                       # number of overall misses
system.cpu01.icache.overall_misses::total         1160                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     86047002                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     86047002                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     86047002                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     86047002                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     86047002                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     86047002                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        31663                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        31663                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        31663                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        31663                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        31663                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        31663                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.036636                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.036636                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.036636                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.036636                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.036636                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.036636                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 74178.450000                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 74178.450000                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 74178.450000                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 74178.450000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 74178.450000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 74178.450000                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          475                       # number of writebacks
system.cpu01.icache.writebacks::total             475                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          204                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          204                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          204                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          204                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          204                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          956                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          956                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          956                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     62986788                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     62986788                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     62986788                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     62986788                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     62986788                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     62986788                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.030193                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.030193                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.030193                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.030193                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.030193                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.030193                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 65885.761506                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 65885.761506                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 65885.761506                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 65885.761506                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 65885.761506                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 65885.761506                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 55097                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           40643                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1885                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              36478                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 29130                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.856352                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  6469                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           169                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               41                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      47146                       # DTB read hits
system.cpu02.dtb.read_misses                      466                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  47612                       # DTB read accesses
system.cpu02.dtb.write_hits                     15922                       # DTB write hits
system.cpu02.dtb.write_misses                      38                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 15960                       # DTB write accesses
system.cpu02.dtb.data_hits                      63068                       # DTB hits
system.cpu02.dtb.data_misses                      504                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  63572                       # DTB accesses
system.cpu02.itb.fetch_hits                     50577                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 50652                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         165949                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            10932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       315217                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     55097                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            35640                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       97156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  4125                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        46294                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2163                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   50577                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 609                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           158739                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.985756                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.791061                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  94812     59.73%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   3091      1.95%     61.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   5444      3.43%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   9685      6.10%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  16201     10.21%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   2422      1.53%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   9194      5.79%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   3015      1.90%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  14875      9.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             158739                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.332012                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.899481                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  14298                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               43195                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   49741                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3779                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1432                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               6960                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 655                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               291232                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2888                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1432                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  16790                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 10410                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        28230                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   50888                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                4695                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               283644                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 334                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 1288                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1749                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  531                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            185458                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              333236                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         320470                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12759                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              150410                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  35048                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              996                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          966                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   13233                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              49274                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             18839                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            6041                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           4418                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   240932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1898                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  231812                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             544                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         40237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        20766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          431                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       158739                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.460334                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.166321                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             95514     60.17%     60.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              8878      5.59%     65.76% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             12344      7.78%     73.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             12122      7.64%     81.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              8353      5.26%     86.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              6545      4.12%     90.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             10875      6.85%     97.41% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              2371      1.49%     98.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1737      1.09%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        158739                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1456     22.72%     22.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  92      1.44%     24.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     24.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     24.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                326      5.09%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     29.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2717     42.39%     71.63% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1818     28.37%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              161323     69.59%     69.59% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                185      0.08%     69.67% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.67% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2919      1.26%     70.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     70.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     70.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1927      0.83%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.76% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              48880     21.09%     92.85% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             16574      7.15%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               231812                       # Type of FU issued
system.cpu02.iq.rate                         1.396887                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      6409                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.027647                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           605603                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          269646                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       216328                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23713                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               226007                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12210                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           2224                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         7239                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         5258                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1432                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  5449                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 966                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            274806                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             349                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               49274                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              18839                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              922                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 908                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          502                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          985                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1487                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              229230                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               47612                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2582                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       31976                       # number of nop insts executed
system.cpu02.iew.exec_refs                      63572                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  46543                       # Number of branches executed
system.cpu02.iew.exec_stores                    15960                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.381328                       # Inst execution rate
system.cpu02.iew.wb_sent                       227904                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      226714                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  126927                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  155708                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.366167                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.815160                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         42778                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1467                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1255                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       106265                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.166075                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.912445                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        53607     50.45%     50.45% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        13336     12.55%     63.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         5870      5.52%     68.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3338      3.14%     71.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         4135      3.89%     75.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         6844      6.44%     81.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1236      1.16%     83.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         6280      5.91%     89.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        11619     10.93%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       106265                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             230178                       # Number of instructions committed
system.cpu02.commit.committedOps               230178                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        55616                       # Number of memory references committed
system.cpu02.commit.loads                       42035                       # Number of loads committed
system.cpu02.commit.membars                       726                       # Number of memory barriers committed
system.cpu02.commit.branches                    42079                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  196765                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               4728                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        27589     11.99%     11.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         141299     61.39%     73.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.05%     73.42% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.25%     74.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      0.83%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         42761     18.58%     94.08% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        13616      5.92%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          230178                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               11619                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     366133                       # The number of ROB reads
system.cpu02.rob.rob_writes                    552083                       # The number of ROB writes
system.cpu02.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     916483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    202593                       # Number of Instructions Simulated
system.cpu02.committedOps                      202593                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.819125                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.819125                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.220815                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.220815                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 292100                       # number of integer regfile reads
system.cpu02.int_regfile_writes                162372                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8125                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1883                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  765                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             998                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          37.100098                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             52776                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1113                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           47.417790                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    37.100098                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.289845                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.289845                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          232991                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         232991                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        40664                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         40664                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        11904                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        11904                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          286                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          228                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          228                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        52568                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          52568                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        52568                       # number of overall hits
system.cpu02.dcache.overall_hits::total         52568                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         3129                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         3129                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1321                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1321                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data          101                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data          128                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          128                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4450                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4450                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4450                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4450                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    145163718                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    145163718                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     93000885                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     93000885                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1142640                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1142640                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data      1398492                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total      1398492                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        57132                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        57132                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    238164603                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    238164603                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    238164603                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    238164603                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        43793                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        43793                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        13225                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        13225                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        57018                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        57018                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        57018                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        57018                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.071450                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.071450                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.099887                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.099887                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.260982                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.260982                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.359551                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.359551                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.078046                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.078046                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.078046                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.078046                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 46393.006711                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 46393.006711                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 70401.881151                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 70401.881151                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 11313.267327                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 11313.267327                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10925.718750                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10925.718750                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 53520.135506                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 53520.135506                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 53520.135506                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 53520.135506                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2248                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.615385                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu02.dcache.writebacks::total             240                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1487                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1487                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          700                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          700                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            6                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2187                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2187                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2187                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2187                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1642                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1642                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          621                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          621                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           95                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data          127                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         2263                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         2263                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         2263                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         2263                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     42031764                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     42031764                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     28801967                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     28801967                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       815994                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       815994                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data      1243242                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total      1243242                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     70833731                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     70833731                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     70833731                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     70833731                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.037495                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.037495                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.046957                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.046957                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.245478                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.245478                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.356742                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.356742                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.039689                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.039689                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.039689                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.039689                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 25597.907430                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 25597.907430                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 46379.979066                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 46379.979066                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  8589.410526                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8589.410526                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9789.307087                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9789.307087                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 31300.809103                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 31300.809103                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 31300.809103                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 31300.809103                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             824                       # number of replacements
system.cpu02.icache.tags.tagsinuse         129.132507                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             49108                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1311                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           37.458429                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   129.132507                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.252212                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.252212                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          102461                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         102461                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        49108                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         49108                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        49108                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          49108                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        49108                       # number of overall hits
system.cpu02.icache.overall_hits::total         49108                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1467                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1467                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1467                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1467                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1467                       # number of overall misses
system.cpu02.icache.overall_misses::total         1467                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     38966508                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     38966508                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     38966508                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     38966508                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     38966508                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     38966508                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        50575                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        50575                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        50575                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        50575                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        50575                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        50575                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.029006                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.029006                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.029006                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.029006                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.029006                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.029006                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 26562.036810                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 26562.036810                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 26562.036810                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 26562.036810                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 26562.036810                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 26562.036810                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          824                       # number of writebacks
system.cpu02.icache.writebacks::total             824                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          156                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          156                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          156                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1311                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1311                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1311                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1311                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1311                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     31688388                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     31688388                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     31688388                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     31688388                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     31688388                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     31688388                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.025922                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.025922                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.025922                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.025922                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.025922                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.025922                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 24171.157895                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 24171.157895                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 24171.157895                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 24171.157895                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 24171.157895                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 24171.157895                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7230                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5704                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             667                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5857                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1903                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.491036                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   565                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6067                       # DTB read hits
system.cpu03.dtb.read_misses                      314                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6381                       # DTB read accesses
system.cpu03.dtb.write_hits                      3258                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3284                       # DTB write accesses
system.cpu03.dtb.data_hits                       9325                       # DTB hits
system.cpu03.dtb.data_misses                      340                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9665                       # DTB accesses
system.cpu03.itb.fetch_hits                      5969                       # ITB hits
system.cpu03.itb.fetch_misses                      72                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6041                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          79586                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55946                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7230                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2468                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1495                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        46145                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2035                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5969                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 277                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            72629                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.770298                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.198044                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  63366     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    539      0.74%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    638      0.88%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    763      1.05%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1150      1.58%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    306      0.42%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    427      0.59%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    370      0.51%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5070      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              72629                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.090845                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.702963                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6541                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12273                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5993                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1168                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  509                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                620                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47678                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 982                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  509                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7219                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6792                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3754                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6426                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1784                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45695                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  440                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  778                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   80                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33734                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               65252                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          52486                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12762                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22216                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11518                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              106                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4168                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6208                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4035                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            114                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    41144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38789                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             265                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        72629                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.534070                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.588120                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             62997     86.74%     86.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1777      2.45%     89.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1351      1.86%     91.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1071      1.47%     92.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1318      1.81%     94.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               902      1.24%     95.58% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1819      2.50%     98.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               751      1.03%     99.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               643      0.89%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         72629                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   973     50.10%     50.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  91      4.69%     54.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     54.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     54.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                339     17.46%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  412     21.22%     93.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 127      6.54%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23750     61.23%     61.24% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                191      0.49%     61.73% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.73% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2924      7.54%     69.27% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.27% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.27% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      4.97%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6606     17.03%     91.27% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3387      8.73%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38789                       # Type of FU issued
system.cpu03.iq.rate                         0.487385                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1942                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050066                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           128572                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           40166                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26095                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23842                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13476                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28457                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12270                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1751                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1220                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  509                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1822                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1627                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42745                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             196                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6208                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4035                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1604                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          110                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          403                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                513                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37916                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6381                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             873                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1499                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9665                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4925                       # Number of branches executed
system.cpu03.iew.exec_stores                     3284                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.476415                       # Inst execution rate
system.cpu03.iew.wb_sent                        37019                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36487                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21546                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30622                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.458460                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.703612                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12461                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             429                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24592                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.210597                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.516218                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18380     74.74%     74.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          897      3.65%     78.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1134      4.61%     83.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          597      2.43%     85.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          633      2.57%     88.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          233      0.95%     88.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          207      0.84%     89.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          212      0.86%     90.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2299      9.35%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24592                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29771                       # Number of instructions committed
system.cpu03.commit.committedOps                29771                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7272                       # Number of memory references committed
system.cpu03.commit.loads                        4457                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3530                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24222                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                219                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          905      3.04%      3.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16666     55.98%     59.02% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.67%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.45%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4473     15.02%     90.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2816      9.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29771                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2299                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63693                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86343                       # The number of ROB writes
system.cpu03.timesIdled                           112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1002846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28870                       # Number of Instructions Simulated
system.cpu03.committedOps                       28870                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.756702                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.756702                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.362752                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.362752                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44576                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20310                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8135                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   109                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             303                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          35.463508                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6197                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             412                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.041262                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    35.463508                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.277059                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.277059                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           32367                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          32367                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3920                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3920                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2281                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2281                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           12                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6201                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6201                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6201                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6201                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1216                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1216                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          512                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          512                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           10                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1728                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1728                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1728                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1728                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    101965716                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    101965716                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     66577339                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     66577339                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       170154                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       170154                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       110538                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       110538                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    168543055                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    168543055                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    168543055                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    168543055                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5136                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5136                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7929                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7929                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7929                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7929                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.236760                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.236760                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.183315                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.183315                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.217934                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.217934                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.217934                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.217934                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 83853.384868                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 83853.384868                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 130033.865234                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 130033.865234                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 42538.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 42538.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11053.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11053.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 97536.490162                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 97536.490162                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 97536.490162                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 97536.490162                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2077                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.193878                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          163                       # number of writebacks
system.cpu03.dcache.writebacks::total             163                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          862                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          389                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1251                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1251                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          354                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          123                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          477                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          477                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     27001080                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     27001080                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     16465177                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     16465177                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        98118                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        98118                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     43466257                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     43466257                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     43466257                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     43466257                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.068925                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.068925                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.044039                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.044039                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.060159                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.060159                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.060159                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.060159                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 76274.237288                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 76274.237288                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 133863.227642                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 133863.227642                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9811.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9811.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 91124.228512                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 91124.228512                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 91124.228512                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 91124.228512                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              88                       # number of replacements
system.cpu03.icache.tags.tagsinuse         114.100213                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5410                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             484                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.177686                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   114.100213                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.222852                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.222852                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12418                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12418                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5410                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5410                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5410                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5410                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5410                       # number of overall hits
system.cpu03.icache.overall_hits::total          5410                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          557                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          557                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          557                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          557                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          557                       # number of overall misses
system.cpu03.icache.overall_misses::total          557                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     27685422                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     27685422                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     27685422                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     27685422                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     27685422                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     27685422                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5967                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5967                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5967                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5967                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5967                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5967                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.093347                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.093347                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.093347                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.093347                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.093347                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.093347                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 49704.527828                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 49704.527828                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 49704.527828                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 49704.527828                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 49704.527828                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 49704.527828                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu03.icache.writebacks::total              88                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           73                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           73                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           73                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          484                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          484                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          484                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     21638124                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     21638124                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     21638124                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     21638124                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     21638124                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     21638124                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.081113                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.081113                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.081113                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.081113                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.081113                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.081113                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 44706.867769                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 44706.867769                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 44706.867769                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 44706.867769                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 44706.867769                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 44706.867769                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 52446                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           39659                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1715                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              35446                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 27867                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.618180                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  5708                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           143                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               25                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      43995                       # DTB read hits
system.cpu04.dtb.read_misses                      490                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  44485                       # DTB read accesses
system.cpu04.dtb.write_hits                     14066                       # DTB write hits
system.cpu04.dtb.write_misses                      46                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                 14112                       # DTB write accesses
system.cpu04.dtb.data_hits                      58061                       # DTB hits
system.cpu04.dtb.data_misses                      536                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  58597                       # DTB accesses
system.cpu04.itb.fetch_hits                     47752                       # ITB hits
system.cpu04.itb.fetch_misses                      77                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 47829                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         112459                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       295941                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     52446                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            33600                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       90063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3767                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2264                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   47752                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 591                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           105091                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.816045                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.942630                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  45001     42.82%     42.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2764      2.63%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   5021      4.78%     50.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   9352      8.90%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  15487     14.74%     73.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   2003      1.91%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   8835      8.41%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   2918      2.78%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  13710     13.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             105091                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.466357                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.631546                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  13861                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               39259                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   47242                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3424                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1295                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               6175                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 607                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               274636                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2676                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1295                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  16101                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9462                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        26008                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   48319                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3896                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               267888                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 306                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  607                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1370                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  354                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            175291                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              315849                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         303065                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12777                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps              143143                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  32148                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              922                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          896                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   11938                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              46028                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             16734                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            5539                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           4471                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   228129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              1748                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  219388                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             441                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         37049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        19501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          416                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       105091                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.087600                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.319617                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             45349     43.15%     43.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              8043      7.65%     50.81% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             12032     11.45%     62.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             11394     10.84%     73.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              7755      7.38%     80.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              6167      5.87%     86.34% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             10734     10.21%     96.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              2096      1.99%     98.55% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1521      1.45%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        105091                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1400     23.07%     23.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     23.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     23.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  70      1.15%     24.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     24.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     24.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                331      5.45%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     29.68% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 2660     43.84%     73.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                1607     26.48%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              154116     70.25%     70.25% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                190      0.09%     70.34% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     70.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2932      1.34%     71.67% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     71.67% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     71.67% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1926      0.88%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              45605     20.79%     93.34% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             14615      6.66%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               219388                       # Type of FU issued
system.cpu04.iq.rate                         1.950827                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      6068                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.027659                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           526563                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          253471                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       204511                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23813                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13514                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               213198                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12254                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1838                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         6645                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         4584                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1295                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4953                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1023                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            260144                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             297                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               46028                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              16734                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              862                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 962                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          436                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          904                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1340                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              217186                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               44486                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2202                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       30267                       # number of nop insts executed
system.cpu04.iew.exec_refs                      58598                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  44550                       # Number of branches executed
system.cpu04.iew.exec_stores                    14112                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.931246                       # Inst execution rate
system.cpu04.iew.wb_sent                       216005                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      214926                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  121123                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  147779                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.911150                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.819623                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         39541                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          1332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1127                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        99398                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.204471                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.912012                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        49056     49.35%     49.35% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        12924     13.00%     62.36% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         5439      5.47%     67.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3057      3.08%     70.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         4006      4.03%     74.93% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         6798      6.84%     81.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         1143      1.15%     82.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         6525      6.56%     89.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        10450     10.51%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        99398                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             219120                       # Number of instructions committed
system.cpu04.commit.committedOps               219120                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        51533                       # Number of memory references committed
system.cpu04.commit.loads                       39383                       # Number of loads committed
system.cpu04.commit.membars                       656                       # Number of memory barriers committed
system.cpu04.commit.branches                    40378                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  187072                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               4119                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        26296     12.00%     12.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         135694     61.93%     73.93% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.05%     73.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     73.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.31%     75.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      0.88%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         40039     18.27%     94.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite        12178      5.56%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          219120                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               10450                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     346127                       # The number of ROB reads
system.cpu04.rob.rob_writes                    522999                       # The number of ROB writes
system.cpu04.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     921856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    192828                       # Number of Instructions Simulated
system.cpu04.committedOps                      192828                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.583209                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.583209                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.714652                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.714652                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 277478                       # number of integer regfile reads
system.cpu04.int_regfile_writes                153536                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  1606                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  593                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             891                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          33.414085                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             48980                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1004                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           48.784861                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    33.414085                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.261048                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.261048                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          216101                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         216101                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        38260                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         38260                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        10558                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        10558                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          226                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          226                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          174                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        48818                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          48818                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        48818                       # number of overall hits
system.cpu04.dcache.overall_hits::total         48818                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2870                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2870                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1316                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1316                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           79                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data          101                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         4186                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4186                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         4186                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4186                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    113988276                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    113988276                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     92115342                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     92115342                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1018440                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1018440                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data      1114074                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total      1114074                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        58374                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        58374                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    206103618                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    206103618                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    206103618                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    206103618                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        41130                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        41130                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        11874                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        11874                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        53004                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        53004                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        53004                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        53004                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.069779                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.069779                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.110830                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.110830                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.259016                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.259016                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.367273                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.367273                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.078975                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.078975                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.078975                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.078975                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 39717.169338                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 39717.169338                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 69996.460486                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 69996.460486                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 12891.645570                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 12891.645570                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11030.435644                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11030.435644                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 49236.411371                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 49236.411371                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 49236.411371                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 49236.411371                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2115                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.533981                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu04.dcache.writebacks::total             244                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1372                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1372                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          689                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          689                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2061                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2061                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2061                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2061                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1498                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1498                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          627                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          627                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           74                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data          100                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         2125                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         2125                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         2125                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         2125                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     36754506                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     36754506                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     27335163                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     27335163                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       732780                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       732780                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       993600                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       993600                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     64089669                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     64089669                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     64089669                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     64089669                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.036421                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.036421                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.052804                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.052804                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.242623                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.242623                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.040091                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.040091                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.040091                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.040091                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 24535.718291                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 24535.718291                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 43596.751196                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 43596.751196                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  9902.432432                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9902.432432                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         9936                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         9936                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 30159.844235                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 30159.844235                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 30159.844235                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 30159.844235                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             733                       # number of replacements
system.cpu04.icache.tags.tagsinuse         119.091685                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             46360                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1214                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           38.187809                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   119.091685                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.232601                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.232601                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           96716                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          96716                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        46360                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         46360                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        46360                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          46360                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        46360                       # number of overall hits
system.cpu04.icache.overall_hits::total         46360                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1391                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1391                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1391                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1391                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1391                       # number of overall misses
system.cpu04.icache.overall_misses::total         1391                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     39927814                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     39927814                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     39927814                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     39927814                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     39927814                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     39927814                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        47751                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        47751                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        47751                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        47751                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        47751                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        47751                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.029130                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.029130                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.029130                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.029130                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.029130                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.029130                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 28704.395399                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 28704.395399                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 28704.395399                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 28704.395399                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 28704.395399                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 28704.395399                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          733                       # number of writebacks
system.cpu04.icache.writebacks::total             733                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          177                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          177                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          177                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1214                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1214                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1214                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1214                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1214                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1214                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     31185376                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     31185376                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     31185376                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     31185376                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     31185376                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     31185376                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.025424                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.025424                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.025424                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.025424                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.025424                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.025424                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 25688.118616                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 25688.118616                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 25688.118616                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 25688.118616                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 25688.118616                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 25688.118616                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7149                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5672                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             625                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5804                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1936                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           33.356306                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   560                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            73                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             73                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       5956                       # DTB read hits
system.cpu05.dtb.read_misses                      310                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6266                       # DTB read accesses
system.cpu05.dtb.write_hits                      3190                       # DTB write hits
system.cpu05.dtb.write_misses                      25                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3215                       # DTB write accesses
system.cpu05.dtb.data_hits                       9146                       # DTB hits
system.cpu05.dtb.data_misses                      335                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9481                       # DTB accesses
system.cpu05.itb.fetch_hits                      5943                       # ITB hits
system.cpu05.itb.fetch_misses                      70                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6013                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          78972                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        55067                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7149                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2496                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       19635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1407                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        46470                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2000                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    5943                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 241                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            73044                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.753888                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.173034                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  63870     87.44%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    551      0.75%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    632      0.87%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    767      1.05%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1159      1.59%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    323      0.44%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    440      0.60%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    356      0.49%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   4946      6.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              73044                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.090526                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.697298                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6140                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12894                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    5909                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1146                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  485                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                589                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47029                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 949                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  485                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   6808                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6843                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4362                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6313                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1763                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45076                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 299                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  580                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  743                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   64                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33388                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               64466                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          51787                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12675                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11302                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4181                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6079                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3903                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             260                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            159                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38251                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             276                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         11973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        73044                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.523671                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.574782                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             63569     87.03%     87.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1716      2.35%     89.38% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1320      1.81%     91.18% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1082      1.48%     92.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1333      1.82%     94.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               849      1.16%     95.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1803      2.47%     98.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               722      0.99%     99.11% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               650      0.89%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         73044                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   951     50.16%     50.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  77      4.06%     54.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                345     18.20%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     72.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  411     21.68%     94.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 112      5.91%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23403     61.18%     61.19% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                189      0.49%     61.69% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2905      7.59%     69.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     69.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1929      5.04%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.32% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6510     17.02%     91.34% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3311      8.66%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38251                       # Type of FU issued
system.cpu05.iq.rate                         0.484362                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1896                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049567                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           127983                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           39353                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25646                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23735                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13300                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10363                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                27933                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12210                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1666                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1113                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  485                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1889                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1300                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42110                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             154                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6079                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3903                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1276                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          129                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          368                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                497                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               37401                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6266                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             850                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1450                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9481                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4844                       # Number of branches executed
system.cpu05.iew.exec_stores                     3215                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.473598                       # Inst execution rate
system.cpu05.iew.wb_sent                        36532                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36009                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21348                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30342                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.455972                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.703579                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12089                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             407                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        24734                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.195035                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.500549                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        18548     74.99%     74.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          901      3.64%     78.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1114      4.50%     83.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          625      2.53%     85.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          616      2.49%     88.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          246      0.99%     89.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          194      0.78%     89.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          224      0.91%     90.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2266      9.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        24734                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29558                       # Number of instructions committed
system.cpu05.commit.committedOps                29558                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7203                       # Number of memory references committed
system.cpu05.commit.loads                        4413                       # Number of loads committed
system.cpu05.commit.membars                        17                       # Number of memory barriers committed
system.cpu05.commit.branches                     3498                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                216                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          875      2.96%      2.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16552     56.00%     58.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29558                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2266                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      63309                       # The number of ROB reads
system.cpu05.rob.rob_writes                     85119                       # The number of ROB writes
system.cpu05.timesIdled                           113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1003460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu05.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.752885                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.752885                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.363255                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.363255                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  43900                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 19990                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11107                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8124                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   109                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             298                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          31.141788                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6097                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           15.091584                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    31.141788                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.243295                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.243295                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           31701                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          31701                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3821                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3821                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2282                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2282                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           23                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6103                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6103                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6103                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6103                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1177                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1177                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          486                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1663                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1663                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1663                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1663                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    112856814                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    112856814                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     68060289                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     68060289                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       286902                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       286902                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       293112                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       293112                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    180917103                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    180917103                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    180917103                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    180917103                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         4998                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4998                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7766                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7766                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7766                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7766                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.235494                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.235494                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.175578                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.175578                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.214139                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.214139                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.214139                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.214139                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 95885.143585                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 95885.143585                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 140041.746914                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 140041.746914                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 71725.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 71725.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        32568                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        32568                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 108789.598918                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 108789.598918                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 108789.598918                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 108789.598918                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2486                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    22.807339                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          137                       # number of writebacks
system.cpu05.dcache.writebacks::total             137                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          834                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          834                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          369                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          369                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1203                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1203                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1203                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1203                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          343                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          460                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          460                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     28798254                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     28798254                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17412823                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17412823                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       281934                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       281934                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     46211077                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     46211077                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     46211077                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     46211077                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.068627                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.068627                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.042269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.042269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.059233                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.059233                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.059233                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.059233                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 83959.924198                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 83959.924198                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 148827.547009                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 148827.547009                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        31326                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        31326                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 100458.863043                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 100458.863043                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 100458.863043                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 100458.863043                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              57                       # number of replacements
system.cpu05.icache.tags.tagsinuse         100.051707                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5449                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.440639                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   100.051707                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.195413                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.195413                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12324                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12324                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5449                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5449                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5449                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5449                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5449                       # number of overall hits
system.cpu05.icache.overall_hits::total          5449                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          494                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          494                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          494                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          494                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          494                       # number of overall misses
system.cpu05.icache.overall_misses::total          494                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     22319982                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     22319982                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     22319982                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     22319982                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     22319982                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     22319982                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         5943                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         5943                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         5943                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         5943                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         5943                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         5943                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.083123                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.083123                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.083123                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.083123                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.083123                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.083123                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 45182.149798                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 45182.149798                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 45182.149798                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 45182.149798                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 45182.149798                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 45182.149798                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu05.icache.writebacks::total              57                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           56                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           56                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           56                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          438                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          438                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          438                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     17527104                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     17527104                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     17527104                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     17527104                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     17527104                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     17527104                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.073700                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.073700                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.073700                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.073700                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.073700                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.073700                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 40016.219178                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 40016.219178                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 40016.219178                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 40016.219178                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 40016.219178                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 40016.219178                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 42842                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           32995                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1537                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              30499                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 22317                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           73.172891                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  4352                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           147                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            137                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      36142                       # DTB read hits
system.cpu06.dtb.read_misses                      451                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  36593                       # DTB read accesses
system.cpu06.dtb.write_hits                     11547                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 11585                       # DTB write accesses
system.cpu06.dtb.data_hits                      47689                       # DTB hits
system.cpu06.dtb.data_misses                      489                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  48178                       # DTB accesses
system.cpu06.itb.fetch_hits                     38116                       # ITB hits
system.cpu06.itb.fetch_misses                      77                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 38193                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         100156                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             9376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       246591                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     42842                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            26679                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       79050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3375                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2518                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   38116                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 517                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            92811                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.656916                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.986421                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  43733     47.12%     47.12% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2126      2.29%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   4482      4.83%     54.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7093      7.64%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  12142     13.08%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1300      1.40%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   6652      7.17%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   3022      3.26%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  12261     13.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              92811                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.427753                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.462069                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12802                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               38289                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   37422                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3100                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1188                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4654                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 523                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               227001                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2224                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1188                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  14779                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  9393                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        25455                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   38401                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3585                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               221074                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  436                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1114                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  359                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            146096                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              265747                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         252997                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12743                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              117032                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  29064                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              865                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          837                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   11448                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              37804                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             13877                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            4748                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           4505                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   189298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1590                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  181639                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             438                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         33354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        17424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          367                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        92811                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.957085                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.305029                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             43524     46.90%     46.90% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              7172      7.73%     54.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              9183      9.89%     64.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              8585      9.25%     73.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              6999      7.54%     81.31% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              5631      6.07%     87.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              8948      9.64%     97.02% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1645      1.77%     98.79% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1124      1.21%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         92811                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1219     21.32%     21.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  80      1.40%     22.72% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     22.72% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     22.72% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                319      5.58%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     28.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 2673     46.75%     75.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1427     24.96%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              126998     69.92%     69.92% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                186      0.10%     70.02% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2926      1.61%     71.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      1.06%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.69% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              37624     20.71%     93.41% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             11973      6.59%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               181639                       # Type of FU issued
system.cpu06.iq.rate                         1.813561                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      5718                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.031480                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           438304                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          210838                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       167044                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23941                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13448                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               175037                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12316                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1020                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         6047                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3857                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1188                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4401                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1584                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            214389                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             327                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               37804                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              13877                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              803                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1548                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          392                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          833                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1225                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              179685                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               36593                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1954                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       23501                       # number of nop insts executed
system.cpu06.iew.exec_refs                      48178                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  35745                       # Number of branches executed
system.cpu06.iew.exec_stores                    11585                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.794051                       # Inst execution rate
system.cpu06.iew.wb_sent                       178400                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      177443                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   99077                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  122257                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.771666                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.810399                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         35316                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          1223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1038                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        87664                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.026510                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.828476                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        45799     52.24%     52.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        11190     12.76%     65.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4661      5.32%     70.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2722      3.11%     73.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         3622      4.13%     77.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5251      5.99%     83.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          891      1.02%     84.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5339      6.09%     90.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         8189      9.34%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        87664                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             177652                       # Number of instructions committed
system.cpu06.commit.committedOps               177652                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        41777                       # Number of memory references committed
system.cpu06.commit.loads                       31757                       # Number of loads committed
system.cpu06.commit.membars                       593                       # Number of memory barriers committed
system.cpu06.commit.branches                    32002                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  151801                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2913                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        20122     11.33%     11.33% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         110231     62.05%     73.38% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.06%     73.44% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.44% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.62%     75.06% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.08%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         32350     18.21%     94.35% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        10036      5.65%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          177652                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                8189                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     290961                       # The number of ROB reads
system.cpu06.rob.rob_writes                    431066                       # The number of ROB writes
system.cpu06.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     935012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    157534                       # Number of Instructions Simulated
system.cpu06.committedOps                      157534                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.635774                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.635774                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.572886                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.572886                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 231244                       # number of integer regfile reads
system.cpu06.int_regfile_writes                125922                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  1259                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  357                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             650                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          31.179055                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             40393                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             766                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           52.732376                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    31.179055                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.243586                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.243586                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          178659                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         178659                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        31357                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         31357                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         8586                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         8586                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          142                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           98                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        39943                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          39943                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        39943                       # number of overall hits
system.cpu06.dcache.overall_hits::total         39943                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2721                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2721                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1271                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1271                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           48                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           63                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3992                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3992                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3992                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3992                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    115169418                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    115169418                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     90597621                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     90597621                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       623484                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       623484                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       773766                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       773766                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        54648                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        54648                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    205767039                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    205767039                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    205767039                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    205767039                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        34078                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        34078                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         9857                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         9857                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        43935                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        43935                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        43935                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        43935                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.079846                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.079846                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.128944                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.128944                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.252632                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.252632                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.391304                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.391304                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.090861                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.090861                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.090861                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.090861                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 42326.136714                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 42326.136714                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 71280.583006                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 71280.583006                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 12989.250000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 12989.250000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12282                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12282                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 51544.849449                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 51544.849449                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 51544.849449                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 51544.849449                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.518182                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          257                       # number of writebacks
system.cpu06.dcache.writebacks::total             257                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1412                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1412                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          637                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         2049                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         2049                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         2049                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         2049                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1309                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1309                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          634                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          634                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           41                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           63                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1943                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1943                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1943                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1943                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     37635084                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     37635084                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     28236857                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     28236857                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       698004                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       698004                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        52164                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        52164                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     65871941                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     65871941                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     65871941                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     65871941                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.038412                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.038412                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.064320                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.064320                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.215789                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.215789                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.391304                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.391304                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.044224                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.044224                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.044224                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.044224                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 28751.019099                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 28751.019099                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 44537.629338                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 44537.629338                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  9602.780488                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9602.780488                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 11079.428571                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 11079.428571                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 33902.182707                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 33902.182707                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 33902.182707                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 33902.182707                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             548                       # number of replacements
system.cpu06.icache.tags.tagsinuse         111.200577                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             36937                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1033                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           35.757018                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   111.200577                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.217189                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.217189                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           77259                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          77259                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        36937                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         36937                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        36937                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          36937                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        36937                       # number of overall hits
system.cpu06.icache.overall_hits::total         36937                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1176                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1176                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1176                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1176                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1176                       # number of overall misses
system.cpu06.icache.overall_misses::total         1176                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     34758611                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     34758611                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     34758611                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     34758611                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     34758611                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     34758611                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        38113                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        38113                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        38113                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        38113                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        38113                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        38113                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.030856                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.030856                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.030856                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.030856                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.030856                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.030856                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 29556.642007                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 29556.642007                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 29556.642007                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 29556.642007                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 29556.642007                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 29556.642007                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          548                       # number of writebacks
system.cpu06.icache.writebacks::total             548                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          143                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          143                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          143                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1033                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1033                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1033                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1033                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1033                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1033                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     27294191                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     27294191                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     27294191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     27294191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     27294191                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     27294191                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.027104                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.027104                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.027104                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.027104                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.027104                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.027104                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 26422.256534                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 26422.256534                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 26422.256534                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 26422.256534                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 26422.256534                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 26422.256534                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 56008                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           41926                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1844                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              36544                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 29744                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           81.392294                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  6356                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           156                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               31                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      47979                       # DTB read hits
system.cpu07.dtb.read_misses                      488                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  48467                       # DTB read accesses
system.cpu07.dtb.write_hits                     15860                       # DTB write hits
system.cpu07.dtb.write_misses                      40                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 15900                       # DTB write accesses
system.cpu07.dtb.data_hits                      63839                       # DTB hits
system.cpu07.dtb.data_misses                      528                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  64367                       # DTB accesses
system.cpu07.itb.fetch_hits                     51040                       # ITB hits
system.cpu07.itb.fetch_misses                      77                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 51117                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         168713                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       318595                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     56008                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            36131                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       99036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  4049                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        47804                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2096                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   51040                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 614                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           161931                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.967474                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.782902                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  97298     60.09%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   3007      1.86%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   5631      3.48%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   9816      6.06%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  16490     10.18%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   2253      1.39%     83.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   9241      5.71%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   3353      2.07%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  14842      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             161931                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.331972                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.888384                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14058                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               44608                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   50271                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3785                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1405                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               6750                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 644                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               295381                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2820                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1405                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  16516                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9630                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        30587                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   51448                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                4541                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               288249                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  562                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1526                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  486                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            188491                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              339433                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         326738                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12688                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              153861                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  34630                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             1050                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         1022                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   13422                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              50197                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             18638                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            6395                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           5168                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   245243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              2009                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  236343                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             515                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         39841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        20300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       161931                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.459529                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.164129                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             97524     60.23%     60.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              9103      5.62%     65.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             12425      7.67%     73.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             12058      7.45%     80.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              8757      5.41%     86.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              6869      4.24%     90.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             11227      6.93%     97.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              2263      1.40%     98.95% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1705      1.05%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        161931                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1398     20.63%     20.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  78      1.15%     21.78% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                326      4.81%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     26.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 3062     45.18%     71.77% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1913     28.23%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              165056     69.84%     69.84% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                194      0.08%     69.92% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.92% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2932      1.24%     71.16% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.16% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.16% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1926      0.81%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              49776     21.06%     93.04% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             16455      6.96%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               236343                       # Type of FU issued
system.cpu07.iq.rate                         1.400858                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      6777                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.028674                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           618232                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          273789                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       221104                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23677                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13380                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10409                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               230936                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12180                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1998                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         7362                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4948                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1405                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  5361                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1026                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            279762                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             344                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               50197                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              18638                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              986                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 976                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          469                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1006                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1475                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              233924                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               48468                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2419                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       32510                       # number of nop insts executed
system.cpu07.iew.exec_refs                      64368                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  47534                       # Number of branches executed
system.cpu07.iew.exec_stores                    15900                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.386520                       # Inst execution rate
system.cpu07.iew.wb_sent                       232716                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      231513                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  129150                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  158356                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.372230                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.815567                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         42507                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1225                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples       107965                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.181272                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.902873                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        53539     49.59%     49.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        14175     13.13%     62.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         5888      5.45%     68.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3410      3.16%     71.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         4489      4.16%     75.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         7042      6.52%     82.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1250      1.16%     83.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         6722      6.23%     89.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        11450     10.61%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total       107965                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             235501                       # Number of instructions committed
system.cpu07.commit.committedOps               235501                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        56525                       # Number of memory references committed
system.cpu07.commit.loads                       42835                       # Number of loads committed
system.cpu07.commit.membars                       782                       # Number of memory barriers committed
system.cpu07.commit.branches                    43018                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  201434                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               4588                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        28094     11.93%     11.93% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         145156     61.64%     73.57% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.05%     73.62% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.22%     74.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      0.82%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         43617     18.52%     94.17% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        13721      5.83%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          235501                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               11450                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     373054                       # The number of ROB reads
system.cpu07.rob.rob_writes                    562177                       # The number of ROB writes
system.cpu07.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     913719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    207411                       # Number of Instructions Simulated
system.cpu07.committedOps                      207411                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.813424                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.813424                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.229372                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.229372                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 299793                       # number of integer regfile reads
system.cpu07.int_regfile_writes                166034                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1941                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  703                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             882                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          29.770186                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             55139                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1000                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           55.139000                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    29.770186                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.232580                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.232580                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          237827                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         237827                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        41801                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         41801                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        12002                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        12002                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          268                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          268                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          210                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        53803                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          53803                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        53803                       # number of overall hits
system.cpu07.dcache.overall_hits::total         53803                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         3125                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         3125                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1361                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1361                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           96                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data          115                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4486                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4486                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4486                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4486                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    116082288                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    116082288                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     90663448                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     90663448                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1006020                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1006020                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data      1227096                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total      1227096                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       136620                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       136620                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    206745736                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    206745736                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    206745736                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    206745736                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        44926                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        44926                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        13363                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        13363                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          325                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          325                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        58289                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        58289                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        58289                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        58289                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.069559                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.069559                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.101848                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.101848                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.263736                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.263736                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.353846                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.353846                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.076961                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.076961                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.076961                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.076961                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 37146.332160                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 37146.332160                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 66615.318148                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 66615.318148                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 10479.375000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 10479.375000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10670.400000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10670.400000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 46086.878288                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 46086.878288                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 46086.878288                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 46086.878288                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2492                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.431373                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu07.dcache.writebacks::total             219                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1497                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1497                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          669                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          669                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2166                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2166                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2166                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2166                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1628                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1628                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          692                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          692                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           83                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data          114                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         2320                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         2320                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         2320                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         2320                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     37633842                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     37633842                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     28173515                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     28173515                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       695520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       695520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data      1090476                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total      1090476                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       131652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       131652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     65807357                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     65807357                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     65807357                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     65807357                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.036237                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.036237                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.051785                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.051785                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.228022                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.228022                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.350769                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.350769                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.039802                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.039802                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.039802                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.039802                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 23116.610565                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 23116.610565                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 40713.171965                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 40713.171965                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  8379.759036                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8379.759036                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9565.578947                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9565.578947                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 28365.240086                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 28365.240086                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 28365.240086                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 28365.240086                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             771                       # number of replacements
system.cpu07.icache.tags.tagsinuse         106.438679                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             49608                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1260                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           39.371429                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   106.438679                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.207888                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.207888                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          103334                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         103334                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        49608                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         49608                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        49608                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          49608                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        49608                       # number of overall hits
system.cpu07.icache.overall_hits::total         49608                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1429                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1429                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1429                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1429                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1429                       # number of overall misses
system.cpu07.icache.overall_misses::total         1429                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     36939563                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     36939563                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     36939563                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     36939563                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     36939563                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     36939563                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        51037                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        51037                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        51037                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        51037                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        51037                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        51037                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.027999                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.027999                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.027999                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.027999                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.027999                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.027999                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 25849.939118                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 25849.939118                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 25849.939118                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 25849.939118                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 25849.939118                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 25849.939118                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          771                       # number of writebacks
system.cpu07.icache.writebacks::total             771                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          169                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          169                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          169                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1260                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1260                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1260                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1260                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     29483837                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     29483837                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     29483837                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     29483837                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     29483837                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     29483837                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.024688                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.024688                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.024688                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.024688                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.024688                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.024688                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 23399.870635                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 23399.870635                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 23399.870635                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 23399.870635                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 23399.870635                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 23399.870635                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 50508                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           37782                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1767                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              33706                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 26681                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           79.158013                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  5654                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           176                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               28                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            148                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      42763                       # DTB read hits
system.cpu08.dtb.read_misses                      433                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  43196                       # DTB read accesses
system.cpu08.dtb.write_hits                     14097                       # DTB write hits
system.cpu08.dtb.write_misses                      45                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 14142                       # DTB write accesses
system.cpu08.dtb.data_hits                      56860                       # DTB hits
system.cpu08.dtb.data_misses                      478                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  57338                       # DTB accesses
system.cpu08.itb.fetch_hits                     46152                       # ITB hits
system.cpu08.itb.fetch_misses                      86                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 46238                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         156179                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       286609                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     50508                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            32363                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       86315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3893                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        47627                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2369                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   46152                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 634                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           149321                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.919415                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.763891                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  91167     61.05%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2761      1.85%     62.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   4747      3.18%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   9116      6.10%     72.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  14834      9.93%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   2104      1.41%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   8478      5.68%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2630      1.76%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  13484      9.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             149321                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.323398                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.835131                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  14154                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               37092                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   45801                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3329                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1318                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               6143                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 652                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               265910                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2783                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1318                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  16362                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9447                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        24268                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   46800                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3499                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               259382                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 248                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  443                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1099                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  375                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            169814                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              304895                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         292087                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              138105                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  31709                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              861                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          834                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   11334                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              44781                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             16600                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            5296                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           3865                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   220788                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1629                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  212369                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             402                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         36439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        18578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          359                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       149321                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.422231                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.152353                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             91472     61.26%     61.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              7913      5.30%     66.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             11614      7.78%     74.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             11194      7.50%     81.83% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              7292      4.88%     86.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              5868      3.93%     90.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             10216      6.84%     97.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              2174      1.46%     98.94% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1578      1.06%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        149321                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1387     24.17%     24.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     24.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     24.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  79      1.38%     25.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                322      5.61%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     31.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2403     41.87%     73.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1548     26.97%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              148378     69.87%     69.87% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                177      0.08%     69.95% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2945      1.39%     71.34% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 2      0.00%     71.34% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.34% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1931      0.91%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              44279     20.85%     93.10% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             14653      6.90%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               212369                       # Type of FU issued
system.cpu08.iq.rate                         1.359779                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      5739                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.027024                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           556555                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          245422                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       197464                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23645                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13499                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10454                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               205946                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12158                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1958                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         6575                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4529                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1318                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4845                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1362                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            251648                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             380                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               44781                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              16600                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              789                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1314                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          449                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          911                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1360                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              210077                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               43196                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2292                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       29231                       # number of nop insts executed
system.cpu08.iew.exec_refs                      57338                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  42906                       # Number of branches executed
system.cpu08.iew.exec_stores                    14142                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.345104                       # Inst execution rate
system.cpu08.iew.wb_sent                       208944                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      207918                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  117188                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  143275                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.331280                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.817924                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         38375                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1139                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        96111                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.197594                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.921724                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        47881     49.82%     49.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        12192     12.69%     62.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         5351      5.57%     68.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2979      3.10%     71.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3675      3.82%     74.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         6477      6.74%     81.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1075      1.12%     82.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         6001      6.24%     89.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        10480     10.90%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        96111                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             211213                       # Number of instructions committed
system.cpu08.commit.committedOps               211213                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        50277                       # Number of memory references committed
system.cpu08.commit.loads                       38206                       # Number of loads committed
system.cpu08.commit.membars                       625                       # Number of memory barriers committed
system.cpu08.commit.branches                    38748                       # Number of branches committed
system.cpu08.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  180289                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               4112                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        25239     11.95%     11.95% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         130115     61.60%     73.55% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           116      0.05%     73.61% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2887      1.37%     74.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            2      0.00%     74.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1921      0.91%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         38831     18.38%     94.27% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        12102      5.73%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          211213                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               10480                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     333659                       # The number of ROB reads
system.cpu08.rob.rob_writes                    504754                       # The number of ROB writes
system.cpu08.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     926253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    185978                       # Number of Instructions Simulated
system.cpu08.committedOps                      185978                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.839771                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.839771                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.190800                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.190800                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 267036                       # number of integer regfile reads
system.cpu08.int_regfile_writes                148074                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11189                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8186                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1693                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  644                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             884                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          28.553175                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             47795                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1001                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           47.747253                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    28.553175                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.223072                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.223072                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          210816                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         210816                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        37038                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         37038                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        10512                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        10512                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          240                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          190                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        47550                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          47550                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        47550                       # number of overall hits
system.cpu08.dcache.overall_hits::total         47550                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2830                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2830                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1259                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1259                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           86                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data          110                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         4089                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         4089                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         4089                       # number of overall misses
system.cpu08.dcache.overall_misses::total         4089                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    109540674                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    109540674                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     87467790                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     87467790                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       930258                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       930258                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data      1256904                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total      1256904                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        83214                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        83214                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    197008464                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    197008464                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    197008464                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    197008464                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        39868                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        39868                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        11771                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        11771                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        51639                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        51639                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        51639                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        51639                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.070984                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.070984                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.106958                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.106958                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.263804                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.263804                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.366667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.366667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.079184                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.079184                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.079184                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.079184                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 38706.951943                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 38706.951943                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 69474.019063                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 69474.019063                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 10816.953488                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 10816.953488                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11426.400000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11426.400000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 48180.108584                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 48180.108584                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 48180.108584                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 48180.108584                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         1921                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.010417                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu08.dcache.writebacks::total             231                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1348                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1348                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          688                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          688                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2036                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2036                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2036                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2036                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1482                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1482                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          571                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          571                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           79                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data          109                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         2053                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         2053                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         2053                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         2053                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     37243854                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     37243854                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25154213                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25154213                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       660744                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       660744                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data      1125252                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total      1125252                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        79488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        79488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     62398067                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     62398067                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     62398067                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     62398067                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.037173                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.037173                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.048509                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.048509                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.242331                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.242331                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.363333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.363333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.039757                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.039757                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.039757                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.039757                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 25130.805668                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 25130.805668                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 44052.912434                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 44052.912434                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8363.848101                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8363.848101                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10323.412844                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10323.412844                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 30393.603020                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 30393.603020                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 30393.603020                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 30393.603020                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             806                       # number of replacements
system.cpu08.icache.tags.tagsinuse         103.830749                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             44660                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1299                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           34.380293                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   103.830749                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.202794                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.202794                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           93595                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          93595                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        44660                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         44660                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        44660                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          44660                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        44660                       # number of overall hits
system.cpu08.icache.overall_hits::total         44660                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1488                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1488                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1488                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1488                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1488                       # number of overall misses
system.cpu08.icache.overall_misses::total         1488                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     36398051                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     36398051                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     36398051                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     36398051                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     36398051                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     36398051                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        46148                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        46148                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        46148                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        46148                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        46148                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        46148                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.032244                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.032244                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.032244                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.032244                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.032244                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.032244                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 24461.055780                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 24461.055780                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 24461.055780                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 24461.055780                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 24461.055780                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 24461.055780                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          806                       # number of writebacks
system.cpu08.icache.writebacks::total             806                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          189                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          189                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          189                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1299                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1299                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1299                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1299                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1299                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1299                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28569725                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28569725                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28569725                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28569725                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28569725                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28569725                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.028149                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.028149                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.028149                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.028149                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.028149                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.028149                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 21993.629715                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 21993.629715                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 21993.629715                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 21993.629715                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 21993.629715                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 21993.629715                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 62134                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           45765                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            2168                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              41220                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 33081                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           80.254731                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  7333                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           179                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               38                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            141                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      53000                       # DTB read hits
system.cpu09.dtb.read_misses                      525                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  53525                       # DTB read accesses
system.cpu09.dtb.write_hits                     18228                       # DTB write hits
system.cpu09.dtb.write_misses                      41                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 18269                       # DTB write accesses
system.cpu09.dtb.data_hits                      71228                       # DTB hits
system.cpu09.dtb.data_misses                      566                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  71794                       # DTB accesses
system.cpu09.itb.fetch_hits                     57101                       # ITB hits
system.cpu09.itb.fetch_misses                      81                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 57182                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         130729                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            12081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       353541                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     62134                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            40452                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                      106907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  4713                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2186                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   57101                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 667                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           123699                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.858075                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.943721                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  51725     41.82%     41.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   3600      2.91%     44.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   6141      4.96%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  10755      8.69%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  18524     14.98%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   2723      2.20%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  10312      8.34%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   3541      2.86%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  16378     13.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             123699                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.475289                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.704381                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  15829                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               46092                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   55904                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                4205                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1659                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               7925                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 723                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               326952                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                3167                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1659                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  18612                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 10928                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        30137                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   57170                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                5183                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               318394                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  872                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1906                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  750                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            208254                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              374254                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         361402                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12844                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps              167261                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  40993                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             1099                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         1073                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   14060                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              55615                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             21434                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            6905                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           5004                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   270117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              2133                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  259101                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             596                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         46678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        24404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          496                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       123699                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.094609                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.332597                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             53308     43.09%     43.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              9840      7.95%     51.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             13697     11.07%     62.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             13353     10.79%     72.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              9295      7.51%     80.43% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              7347      5.94%     86.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             12133      9.81%     96.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              2713      2.19%     98.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              2013      1.63%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        123699                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1597     21.85%     21.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     21.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     21.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  79      1.08%     22.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                314      4.30%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     27.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 3195     43.71%     70.94% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                2124     29.06%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              180070     69.50%     69.50% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                185      0.07%     69.57% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2934      1.13%     70.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     70.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     70.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1928      0.74%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.45% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              55011     21.23%     92.68% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             18969      7.32%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               259101                       # Type of FU issued
system.cpu09.iq.rate                         1.981970                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      7309                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.028209                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           625858                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          305402                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       242745                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23948                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13610                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10423                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               254082                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12324                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2778                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         8647                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         5969                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1659                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  6172                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1233                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            307666                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             340                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               55615                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              21434                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             1033                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   67                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1154                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          610                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1128                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1738                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              256049                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               53525                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            3052                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       35416                       # number of nop insts executed
system.cpu09.iew.exec_refs                      71794                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  51950                       # Number of branches executed
system.cpu09.iew.exec_stores                    18269                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.958624                       # Inst execution rate
system.cpu09.iew.wb_sent                       254512                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      253168                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  141418                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  173970                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.936586                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812887                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         49902                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          1637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1471                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples       116497                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.197911                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.923528                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        57962     49.75%     49.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        14830     12.73%     62.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         6513      5.59%     68.07% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3685      3.16%     71.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         4647      3.99%     75.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         7511      6.45%     81.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         1449      1.24%     82.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         6898      5.92%     88.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        13002     11.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total       116497                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             256050                       # Number of instructions committed
system.cpu09.commit.committedOps               256050                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        62433                       # Number of memory references committed
system.cpu09.commit.loads                       46968                       # Number of loads committed
system.cpu09.commit.membars                       817                       # Number of memory barriers committed
system.cpu09.commit.branches                    46848                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  219587                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               5329                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        30482     11.90%     11.90% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         157367     61.46%     73.36% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           117      0.05%     73.41% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      1.12%     74.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      0.75%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.28% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         47785     18.66%     93.95% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        15501      6.05%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          256050                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               13002                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     407991                       # The number of ROB reads
system.cpu09.rob.rob_writes                    619101                       # The number of ROB writes
system.cpu09.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     904262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    225572                       # Number of Instructions Simulated
system.cpu09.committedOps                      225572                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.579544                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.579544                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.725493                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.725493                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 327298                       # number of integer regfile reads
system.cpu09.int_regfile_writes                181913                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  2152                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  861                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            1071                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          27.124879                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             59443                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1192                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           49.868289                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    27.124879                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.211913                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.211913                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          261358                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         261358                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        45607                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         45607                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        13548                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        13548                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          338                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          257                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          257                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        59155                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          59155                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        59155                       # number of overall hits
system.cpu09.dcache.overall_hits::total         59155                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         3289                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         3289                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1514                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1514                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data          111                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data          143                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         4803                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         4803                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         4803                       # number of overall misses
system.cpu09.dcache.overall_misses::total         4803                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    125756226                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    125756226                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    116792633                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    116792633                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1091718                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1091718                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data      1628262                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total      1628262                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        36018                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        36018                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    242548859                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    242548859                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    242548859                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    242548859                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        48896                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        48896                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        15062                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15062                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          400                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          400                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        63958                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        63958                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        63958                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        63958                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.067265                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067265                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.100518                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.100518                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.247216                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.247216                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.357500                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.357500                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.075096                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.075096                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.075096                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.075096                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 38235.398601                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 38235.398601                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 77141.765522                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 77141.765522                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  9835.297297                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  9835.297297                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11386.447552                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11386.447552                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 50499.450135                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 50499.450135                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 50499.450135                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 50499.450135                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3749                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.479675                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu09.dcache.writebacks::total             253                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1490                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1490                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          824                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          824                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           14                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         2314                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         2314                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         2314                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         2314                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1799                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1799                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          690                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          690                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           97                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data          141                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         2489                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         2489                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         2489                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         2489                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     42368346                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     42368346                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     31734329                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     31734329                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       767556                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       767556                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data      1454382                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total      1454382                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        34776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        34776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     74102675                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     74102675                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     74102675                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     74102675                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.036792                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.036792                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.045811                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.045811                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.216036                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.216036                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.352500                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.352500                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.038916                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.038916                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.038916                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.038916                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 23551.053919                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 23551.053919                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 45991.781159                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 45991.781159                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  7912.948454                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7912.948454                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 10314.765957                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 10314.765957                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 29772.067095                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 29772.067095                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 29772.067095                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 29772.067095                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             938                       # number of replacements
system.cpu09.icache.tags.tagsinuse          98.810226                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             55470                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1433                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           38.709002                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    98.810226                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.192989                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.192989                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          115629                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         115629                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        55470                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         55470                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        55470                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          55470                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        55470                       # number of overall hits
system.cpu09.icache.overall_hits::total         55470                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1628                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1628                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1628                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1628                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1628                       # number of overall misses
system.cpu09.icache.overall_misses::total         1628                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     38565341                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     38565341                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     38565341                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     38565341                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     38565341                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     38565341                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        57098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        57098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        57098                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        57098                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        57098                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        57098                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.028512                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.028512                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.028512                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.028512                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.028512                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.028512                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 23688.784398                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 23688.784398                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 23688.784398                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 23688.784398                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 23688.784398                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 23688.784398                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          938                       # number of writebacks
system.cpu09.icache.writebacks::total             938                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          195                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          195                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          195                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1433                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1433                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1433                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1433                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1433                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1433                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     30134645                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     30134645                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     30134645                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     30134645                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     30134645                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     30134645                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.025097                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.025097                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.025097                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.025097                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.025097                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.025097                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 21029.061410                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 21029.061410                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 21029.061410                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 21029.061410                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 21029.061410                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 21029.061410                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 36764                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           28451                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1446                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              25100                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 19060                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           75.936255                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  3614                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           135                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      30591                       # DTB read hits
system.cpu10.dtb.read_misses                      439                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  31030                       # DTB read accesses
system.cpu10.dtb.write_hits                      9637                       # DTB write hits
system.cpu10.dtb.write_misses                      39                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  9676                       # DTB write accesses
system.cpu10.dtb.data_hits                      40228                       # DTB hits
system.cpu10.dtb.data_misses                      478                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  40706                       # DTB accesses
system.cpu10.itb.fetch_hits                     34027                       # ITB hits
system.cpu10.itb.fetch_misses                      80                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 34107                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         130926                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             9156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       210612                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     36764                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            22686                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       62612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3181                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        47124                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2391                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   34027                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 543                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           122971                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.712696                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.695971                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  80668     65.60%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2027      1.65%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3199      2.60%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   6878      5.59%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  10388      8.45%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1349      1.10%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   6433      5.23%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1574      1.28%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  10455      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             122971                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.280800                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.608634                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  11828                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               27025                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   33411                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2508                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1075                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               3955                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 536                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               193801                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2265                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1075                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  13480                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8377                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        14837                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   34157                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3921                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               188606                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 278                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  883                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1888                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  489                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            124415                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              224417                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         211625                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12785                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               98685                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  25730                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              538                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          513                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    8476                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              32051                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             11629                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            3135                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2502                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   161131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               980                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  154422                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             397                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         29337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        14935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       122971                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.255759                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.087679                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             81285     66.10%     66.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              5419      4.41%     70.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              8608      7.00%     77.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              8301      6.75%     84.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              4800      3.90%     88.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3802      3.09%     91.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              7843      6.38%     97.63% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1688      1.37%     99.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1225      1.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        122971                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1223     29.76%     29.76% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     29.76% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  79      1.92%     31.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     31.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     31.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                318      7.74%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     39.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1563     38.03%     77.45% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 927     22.55%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              107498     69.61%     69.62% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.12%     69.74% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.74% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2923      1.89%     71.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1935      1.25%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              31809     20.60%     93.48% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10067      6.52%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               154422                       # Type of FU issued
system.cpu10.iq.rate                         1.179460                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      4110                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.026615                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           412763                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          177985                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       140124                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23559                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13508                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               146423                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12105                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1221                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         5368                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3431                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1075                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4192                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 854                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            182326                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             255                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               32051                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              11629                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              481                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 815                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          339                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          750                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1089                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              152553                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               31031                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1869                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       20215                       # number of nop insts executed
system.cpu10.iew.exec_refs                      40707                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  30808                       # Number of branches executed
system.cpu10.iew.exec_stores                     9676                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.165185                       # Inst execution rate
system.cpu10.iew.wb_sent                       151436                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      150532                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   86098                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  105238                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.149749                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.818127                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         30603                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             931                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        71358                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.102693                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.893898                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        37254     52.21%     52.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         8649     12.12%     64.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3651      5.12%     69.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2014      2.82%     72.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2303      3.23%     75.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5039      7.06%     82.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          656      0.92%     83.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         4628      6.49%     89.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         7164     10.04%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        71358                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             150044                       # Number of instructions committed
system.cpu10.commit.committedOps               150044                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        34881                       # Number of memory references committed
system.cpu10.commit.loads                       26683                       # Number of loads committed
system.cpu10.commit.membars                       358                       # Number of memory barriers committed
system.cpu10.commit.branches                    27474                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  127538                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2471                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        17274     11.51%     11.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          92600     61.72%     73.23% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.08%     73.30% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.30% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.92%     75.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.28%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.50% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         27041     18.02%     94.52% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         8216      5.48%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          150044                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                7164                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     243502                       # The number of ROB reads
system.cpu10.rob.rob_writes                    365777                       # The number of ROB writes
system.cpu10.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     951506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    132774                       # Number of Instructions Simulated
system.cpu10.committedOps                      132774                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.986082                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.986082                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.014115                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.014115                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 191613                       # number of integer regfile reads
system.cpu10.int_regfile_writes                105176                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   974                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  375                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             707                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          25.658441                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             32898                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             822                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.021898                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    25.658441                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.200457                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.200457                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          148969                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         148969                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        26384                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         26384                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         7123                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         7123                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          141                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          110                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          110                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        33507                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          33507                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        33507                       # number of overall hits
system.cpu10.dcache.overall_hits::total         33507                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2154                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          901                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          901                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           49                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           64                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3055                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3055                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3055                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3055                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    140277690                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    140277690                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     86122694                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     86122694                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       681858                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       681858                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       765072                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       765072                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    226400384                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    226400384                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    226400384                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    226400384                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        28538                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        28538                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         8024                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         8024                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        36562                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        36562                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        36562                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        36562                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.075478                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.075478                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.112288                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.112288                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.257895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.257895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.367816                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.367816                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.083557                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.083557                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.083557                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.083557                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 65124.275766                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 65124.275766                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 95585.675916                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 95585.675916                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 13915.469388                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 13915.469388                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11954.250000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11954.250000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 74108.145336                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 74108.145336                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 74108.145336                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 74108.145336                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2199                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.990000                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu10.dcache.writebacks::total             249                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1100                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1100                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          575                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          575                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1675                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1675                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1675                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1675                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1054                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          326                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           46                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           64                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1380                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1380                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1380                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1380                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     39244716                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     39244716                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21246879                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21246879                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       449604                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       449604                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       685584                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       685584                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     60491595                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     60491595                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     60491595                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     60491595                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.036933                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.036933                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.040628                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.040628                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.242105                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.242105                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.367816                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.367816                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.037744                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.037744                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.037744                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.037744                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 37234.075901                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 37234.075901                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 65174.475460                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 65174.475460                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         9774                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9774                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10712.250000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10712.250000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 43834.489130                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 43834.489130                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 43834.489130                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 43834.489130                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             603                       # number of replacements
system.cpu10.icache.tags.tagsinuse          95.073604                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             32788                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1080                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           30.359259                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    95.073604                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.185691                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.185691                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           69130                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          69130                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        32788                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         32788                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        32788                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          32788                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        32788                       # number of overall hits
system.cpu10.icache.overall_hits::total         32788                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1237                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1237                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1237                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1237                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1237                       # number of overall misses
system.cpu10.icache.overall_misses::total         1237                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     37563048                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     37563048                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     37563048                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     37563048                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     37563048                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     37563048                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        34025                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        34025                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        34025                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        34025                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        34025                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        34025                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.036356                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.036356                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.036356                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.036356                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.036356                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.036356                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 30366.247373                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 30366.247373                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 30366.247373                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 30366.247373                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 30366.247373                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 30366.247373                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          603                       # number of writebacks
system.cpu10.icache.writebacks::total             603                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          157                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          157                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          157                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1080                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1080                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1080                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1080                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1080                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1080                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     29121174                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     29121174                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     29121174                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     29121174                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     29121174                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     29121174                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.031741                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.031741                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.031741                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.031741                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.031741                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.031741                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 26964.050000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 26964.050000                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 26964.050000                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 26964.050000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 26964.050000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 26964.050000                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 45649                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           35723                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1583                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              32967                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 24444                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           74.146874                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  4366                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      36882                       # DTB read hits
system.cpu11.dtb.read_misses                      473                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  37355                       # DTB read accesses
system.cpu11.dtb.write_hits                     11140                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 11178                       # DTB write accesses
system.cpu11.dtb.data_hits                      48022                       # DTB hits
system.cpu11.dtb.data_misses                      511                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  48533                       # DTB accesses
system.cpu11.itb.fetch_hits                     42616                       # ITB hits
system.cpu11.itb.fetch_misses                      76                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 42692                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         140660                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       254061                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     45649                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            28830                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       73281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3479                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        45968                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2148                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   42616                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 578                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           133367                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.904976                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.734577                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  81434     61.06%     61.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2397      1.80%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3669      2.75%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   9013      6.76%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  13294      9.97%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1761      1.32%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   8757      6.57%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1572      1.18%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  11470      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             133367                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.324534                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.806206                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12770                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               28740                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   41973                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2734                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1182                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4798                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 582                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               234360                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2505                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1182                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14593                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8880                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        16388                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   42789                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3567                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               228608                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  607                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1577                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  358                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            149426                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              267943                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         255060                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12876                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              121376                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  28050                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              610                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          583                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8907                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              38598                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             13295                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3578                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2480                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   194433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1111                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  187156                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             431                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         31916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        16116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          287                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       133367                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.403316                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.148442                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             82639     61.96%     61.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              6034      4.52%     66.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             11116      8.33%     74.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             10765      8.07%     82.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5282      3.96%     86.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4392      3.29%     90.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              9857      7.39%     97.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1891      1.42%     98.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1391      1.04%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        133367                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1375     30.48%     30.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     30.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     30.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  77      1.71%     32.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     32.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     32.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                317      7.03%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1639     36.33%     75.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1103     24.45%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              132187     70.63%     70.63% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                197      0.11%     70.74% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.74% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2934      1.57%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1936      1.03%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.34% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              38246     20.44%     93.77% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             11652      6.23%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               187156                       # Type of FU issued
system.cpu11.iq.rate                         1.330556                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4511                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024103                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           489030                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          213847                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       172541                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23591                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13666                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10431                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               179535                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12128                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1639                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5703                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3968                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1182                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4731                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 996                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            221450                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             255                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               38598                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              13295                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              553                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 950                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          379                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          837                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1216                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              185035                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               37355                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2121                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       25906                       # number of nop insts executed
system.cpu11.iew.exec_refs                      48533                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  38812                       # Number of branches executed
system.cpu11.iew.exec_stores                    11178                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.315477                       # Inst execution rate
system.cpu11.iew.wb_sent                       184014                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      182972                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  105382                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  126585                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.300810                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.832500                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         33779                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1026                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        82477                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.257611                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.947175                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        40576     49.20%     49.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        10799     13.09%     62.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4059      4.92%     67.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2100      2.55%     69.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2511      3.04%     72.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         6859      8.32%     81.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          785      0.95%     82.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         6369      7.72%     89.79% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         8419     10.21%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        82477                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             186201                       # Number of instructions committed
system.cpu11.commit.committedOps               186201                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        42222                       # Number of memory references committed
system.cpu11.commit.loads                       32895                       # Number of loads committed
system.cpu11.commit.membars                       401                       # Number of memory barriers committed
system.cpu11.commit.branches                    35180                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  158362                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3097                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        22577     12.13%     12.13% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         116066     62.33%     74.46% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.06%     74.52% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.52% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.55%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.03%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         33296     17.88%     94.98% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         9349      5.02%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          186201                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                8419                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     292634                       # The number of ROB reads
system.cpu11.rob.rob_writes                    444874                       # The number of ROB writes
system.cpu11.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     941772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    163628                       # Number of Instructions Simulated
system.cpu11.committedOps                      163628                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.859633                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.859633                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.163287                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.163287                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 232542                       # number of integer regfile reads
system.cpu11.int_regfile_writes                128965                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8176                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1203                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  512                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             830                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          24.414293                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             40262                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             947                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           42.515312                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    24.414293                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.190737                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.190737                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          177437                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         177437                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        32117                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         32117                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         8132                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         8132                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          196                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          148                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        40249                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          40249                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        40249                       # number of overall hits
system.cpu11.dcache.overall_hits::total         40249                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2290                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2290                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          956                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          956                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           73                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           90                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3246                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3246                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3246                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3246                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    111960090                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    111960090                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     84647203                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     84647203                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       848286                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       848286                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data      1017198                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total      1017198                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        39744                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        39744                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    196607293                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    196607293                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    196607293                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    196607293                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        34407                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        34407                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         9088                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         9088                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        43495                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        43495                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        43495                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        43495                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066556                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066556                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.105194                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.105194                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.271375                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.271375                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.378151                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.378151                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.074629                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.074629                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.074629                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.074629                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 48890.868996                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 48890.868996                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 88543.099372                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 88543.099372                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 11620.356164                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11620.356164                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11302.200000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11302.200000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 60569.098275                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 60569.098275                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 60569.098275                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 60569.098275                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         1840                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.368421                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu11.dcache.writebacks::total             245                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1102                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1102                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          554                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           10                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1656                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1656                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1656                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1656                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1188                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1188                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          402                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           63                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           87                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           87                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1590                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1590                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1590                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1590                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     34405884                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     34405884                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22395729                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22395729                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       619758                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       619758                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       911628                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       911628                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     56801613                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     56801613                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     56801613                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     56801613                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.034528                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.034528                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.044234                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.044234                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.234201                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.234201                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.365546                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.365546                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.036556                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.036556                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.036556                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.036556                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 28961.181818                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 28961.181818                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 55710.768657                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 55710.768657                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9837.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9837.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10478.482759                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10478.482759                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 35724.284906                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 35724.284906                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 35724.284906                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 35724.284906                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             682                       # number of replacements
system.cpu11.icache.tags.tagsinuse          90.787350                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             41282                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1164                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           35.465636                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    90.787350                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.177319                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.177319                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           86394                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          86394                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        41282                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         41282                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        41282                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          41282                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        41282                       # number of overall hits
system.cpu11.icache.overall_hits::total         41282                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1333                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1333                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1333                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1333                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1333                       # number of overall misses
system.cpu11.icache.overall_misses::total         1333                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     36055259                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     36055259                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     36055259                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     36055259                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     36055259                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     36055259                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        42615                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        42615                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        42615                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        42615                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        42615                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        42615                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.031280                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.031280                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.031280                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.031280                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.031280                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.031280                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 27048.206302                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 27048.206302                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 27048.206302                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 27048.206302                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 27048.206302                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 27048.206302                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          682                       # number of writebacks
system.cpu11.icache.writebacks::total             682                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          169                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          169                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          169                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1164                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1164                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1164                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1164                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1164                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1164                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     28718765                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     28718765                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     28718765                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     28718765                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     28718765                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     28718765                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.027314                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.027314                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.027314                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.027314                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.027314                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.027314                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24672.478522                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24672.478522                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24672.478522                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24672.478522                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24672.478522                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24672.478522                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 43532                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           31862                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1650                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              28988                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 22529                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.718366                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  5199                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               25                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      37373                       # DTB read hits
system.cpu12.dtb.read_misses                      453                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  37826                       # DTB read accesses
system.cpu12.dtb.write_hits                     12840                       # DTB write hits
system.cpu12.dtb.write_misses                      38                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 12878                       # DTB write accesses
system.cpu12.dtb.data_hits                      50213                       # DTB hits
system.cpu12.dtb.data_misses                      491                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  50704                       # DTB accesses
system.cpu12.itb.fetch_hits                     40620                       # ITB hits
system.cpu12.itb.fetch_misses                      78                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 40698                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         104316                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11926                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       250399                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     43532                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            27753                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       73559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3631                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2422                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   40620                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 593                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            89806                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.788221                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.960477                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  39148     43.59%     43.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2667      2.97%     46.56% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3961      4.41%     50.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   7836      8.73%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  12607     14.04%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   2054      2.29%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7474      8.32%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1712      1.91%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  12347     13.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              89806                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.417309                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.400389                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  14250                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               31135                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   40337                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2869                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1205                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               5665                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 627                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               231064                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2792                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1205                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  16208                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9568                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        18800                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   41150                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2865                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               225206                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  476                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  743                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  378                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            147764                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              264254                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         251352                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12895                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              119437                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  28327                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              630                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          606                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9103                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              38766                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             15008                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            4040                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2544                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   191287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1225                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  184648                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             431                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         31954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        15814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        89806                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.056076                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.339808                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             39714     44.22%     44.22% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              6743      7.51%     51.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             10186     11.34%     63.07% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              9982     11.12%     74.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5991      6.67%     80.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              4898      5.45%     86.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8516      9.48%     95.80% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2171      2.42%     98.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1605      1.79%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         89806                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1447     29.72%     29.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     29.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     29.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  75      1.54%     31.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                318      6.53%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     37.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1786     36.69%     74.49% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1242     25.51%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              127394     68.99%     69.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                179      0.10%     69.09% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2933      1.59%     70.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     70.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     70.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1943      1.05%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.73% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              38802     21.01%     92.75% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             13393      7.25%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               184648                       # Type of FU issued
system.cpu12.iq.rate                         1.770083                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4868                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.026364                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           440343                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          210789                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       169677                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             24058                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13740                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10435                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               177147                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12365                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2052                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5593                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4069                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1205                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4274                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1543                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            217539                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             308                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               38766                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              15008                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              581                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   45                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1483                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          400                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          849                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1249                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              182461                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               37827                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2187                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       25027                       # number of nop insts executed
system.cpu12.iew.exec_refs                      50705                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  36883                       # Number of branches executed
system.cpu12.iew.exec_stores                    12878                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.749118                       # Inst execution rate
system.cpu12.iew.wb_sent                       181131                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      180112                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  101872                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  125384                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.726600                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.812480                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         33879                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           968                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1040                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        84865                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.146550                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.936659                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        44125     51.99%     51.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         9727     11.46%     63.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         4771      5.62%     69.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2549      3.00%     72.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2931      3.45%     75.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5357      6.31%     81.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          936      1.10%     82.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4626      5.45%     88.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         9843     11.60%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        84865                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             182167                       # Number of instructions committed
system.cpu12.commit.committedOps               182167                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        44112                       # Number of memory references committed
system.cpu12.commit.loads                       33173                       # Number of loads committed
system.cpu12.commit.membars                       482                       # Number of memory barriers committed
system.cpu12.commit.branches                    33187                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  155193                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               3867                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        21613     11.86%     11.86% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         111017     60.94%     72.81% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.06%     72.87% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.87% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.58%     74.45% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.45% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.45% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.05%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         33655     18.47%     93.98% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite        10969      6.02%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          182167                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                9843                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     289664                       # The number of ROB reads
system.cpu12.rob.rob_writes                    437022                       # The number of ROB writes
system.cpu12.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         14510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     929815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    160558                       # Number of Instructions Simulated
system.cpu12.committedOps                      160558                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.649709                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.649709                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.539150                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.539150                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 228913                       # number of integer regfile reads
system.cpu12.int_regfile_writes                127111                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11160                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8184                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1453                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  643                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             913                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          22.694131                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             41256                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1027                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           40.171373                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    22.694131                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.177298                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.177298                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          183500                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         183500                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        31724                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         31724                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         9554                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         9554                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          234                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          234                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          195                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        41278                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          41278                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        41278                       # number of overall hits
system.cpu12.dcache.overall_hits::total         41278                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2500                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2500                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1084                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1084                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           83                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data          105                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3584                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3584                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3584                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3584                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    110207628                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    110207628                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     88907261                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     88907261                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       924048                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       924048                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data      1351296                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total      1351296                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    199114889                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    199114889                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    199114889                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    199114889                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        34224                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        34224                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        10638                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        10638                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        44862                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        44862                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        44862                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        44862                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.073048                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.073048                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.101899                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.101899                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.261830                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.261830                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.079889                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.079889                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.079889                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.079889                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 44083.051200                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 44083.051200                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 82017.768450                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 82017.768450                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 11133.108434                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 11133.108434                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 12869.485714                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 12869.485714                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 55556.609654                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 55556.609654                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 55556.609654                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 55556.609654                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2390                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.150442                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu12.dcache.writebacks::total             238                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1180                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1180                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          653                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          653                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            7                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1833                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1833                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1833                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1833                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1320                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1320                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          431                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           76                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data          105                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1751                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1751                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1751                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1751                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     36759474                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     36759474                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22560919                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22560919                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       689310                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       689310                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data      1220886                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total      1220886                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     59320393                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     59320393                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     59320393                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     59320393                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.038569                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.038569                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040515                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040515                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.239748                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.239748                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.039031                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.039031                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.039031                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.039031                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 27848.086364                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 27848.086364                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 52345.519722                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 52345.519722                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9069.868421                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9069.868421                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 11627.485714                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 11627.485714                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 33878.008567                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 33878.008567                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 33878.008567                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 33878.008567                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             778                       # number of replacements
system.cpu12.icache.tags.tagsinuse          86.724264                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             39166                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           31.010293                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    86.724264                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.169383                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.169383                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           82501                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          82501                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        39166                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         39166                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        39166                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          39166                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        39166                       # number of overall hits
system.cpu12.icache.overall_hits::total         39166                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1453                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1453                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1453                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1453                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1453                       # number of overall misses
system.cpu12.icache.overall_misses::total         1453                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     57139452                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     57139452                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     57139452                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     57139452                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     57139452                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     57139452                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        40619                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        40619                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        40619                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        40619                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        40619                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        40619                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.035771                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.035771                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.035771                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.035771                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.035771                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.035771                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 39325.156228                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 39325.156228                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 39325.156228                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 39325.156228                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 39325.156228                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 39325.156228                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs     2.500000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          778                       # number of writebacks
system.cpu12.icache.writebacks::total             778                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          190                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          190                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          190                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1263                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1263                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1263                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1263                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1263                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1263                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     43261344                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     43261344                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     43261344                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     43261344                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     43261344                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     43261344                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.031094                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.031094                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.031094                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.031094                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.031094                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.031094                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 34252.845606                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 34252.845606                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 34252.845606                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 34252.845606                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 34252.845606                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 34252.845606                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 66955                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           49173                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            2036                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              44274                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 36039                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           81.399919                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  8056                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           158                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               43                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            115                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      57219                       # DTB read hits
system.cpu13.dtb.read_misses                      463                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  57682                       # DTB read accesses
system.cpu13.dtb.write_hits                     18939                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 18974                       # DTB write accesses
system.cpu13.dtb.data_hits                      76158                       # DTB hits
system.cpu13.dtb.data_misses                      498                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  76656                       # DTB accesses
system.cpu13.itb.fetch_hits                     62596                       # ITB hits
system.cpu13.itb.fetch_misses                      72                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 62668                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         179417                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            13380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       373803                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     66955                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            44138                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                      107182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  4483                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        46619                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2316                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   62596                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 661                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           171830                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.175423                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.805693                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  94744     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   3818      2.22%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   5726      3.33%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  12855      7.48%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  20153     11.73%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   3332      1.94%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  12255      7.13%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2410      1.40%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  16537      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             171830                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.373181                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.083431                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  16258                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               41047                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   62473                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                3924                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1509                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               8650                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 755                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               348694                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                3320                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1509                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  18943                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 10410                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        26497                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   63598                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4254                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               340815                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 290                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  814                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1395                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  423                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            221306                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              393211                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         380318                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12886                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              184470                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  36836                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              958                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          930                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   12505                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              59248                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             21644                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            6388                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           3581                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   288428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1853                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  279708                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             655                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         41641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        20276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          341                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       171830                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.627818                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.233174                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             95610     55.64%     55.64% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              9834      5.72%     61.37% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             15992      9.31%     70.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             16016      9.32%     79.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              8634      5.02%     85.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              6962      4.05%     89.07% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             13224      7.70%     96.77% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              3312      1.93%     98.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              2246      1.31%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        171830                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1749     25.64%     25.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     25.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     25.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  61      0.89%     26.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     26.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     26.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                341      5.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     31.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 2630     38.55%     70.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                2041     29.92%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              195855     70.02%     70.02% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                225      0.08%     70.10% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2946      1.05%     71.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1930      0.69%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.85% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              59028     21.10%     92.95% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             19720      7.05%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               279708                       # Type of FU issued
system.cpu13.iq.rate                         1.558983                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      6822                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.024390                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           714849                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          318423                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       263800                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23874                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13594                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10434                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               274241                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12285                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3315                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         7259                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         5595                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1509                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  5493                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 882                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            330566                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             354                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               59248                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              21644                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              898                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   61                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 800                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           99                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          526                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1014                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1540                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              276833                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               57683                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2875                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       40285                       # number of nop insts executed
system.cpu13.iew.exec_refs                      76657                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  58028                       # Number of branches executed
system.cpu13.iew.exec_stores                    18974                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.542959                       # Inst execution rate
system.cpu13.iew.wb_sent                       275527                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      274234                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  155447                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  188333                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.528473                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.825384                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         45019                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          1512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1304                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples       118772                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.393005                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.996147                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        55042     46.34%     46.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        15764     13.27%     59.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         6912      5.82%     65.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3574      3.01%     68.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         4447      3.74%     72.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         9135      7.69%     79.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1394      1.17%     81.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         7947      6.69%     87.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        14557     12.26%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total       118772                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             284222                       # Number of instructions committed
system.cpu13.commit.committedOps               284222                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        68038                       # Number of memory references committed
system.cpu13.commit.loads                       51989                       # Number of loads committed
system.cpu13.commit.membars                       746                       # Number of memory barriers committed
system.cpu13.commit.branches                    53224                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  242853                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               6155                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        35586     12.52%     12.52% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         174859     61.52%     74.04% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           153      0.05%     74.10% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.01%     75.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      0.68%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.78% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         52735     18.55%     94.34% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        16091      5.66%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          284222                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               14557                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     431909                       # The number of ROB reads
system.cpu13.rob.rob_writes                    664926                       # The number of ROB writes
system.cpu13.timesIdled                           118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     903015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    248640                       # Number of Instructions Simulated
system.cpu13.committedOps                      248640                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.721593                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.721593                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.385822                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.385822                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 350233                       # number of integer regfile reads
system.cpu13.int_regfile_writes                197018                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11178                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  2136                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                 1011                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1302                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          21.122462                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             63878                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1423                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.889670                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    21.122462                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.165019                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.165019                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          279135                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         279135                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        49604                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         49604                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        14369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        14369                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          380                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          380                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          323                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        63973                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          63973                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        63973                       # number of overall hits
system.cpu13.dcache.overall_hits::total         63973                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         3082                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         3082                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1202                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1202                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data          131                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          153                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         4284                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         4284                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         4284                       # number of overall misses
system.cpu13.dcache.overall_misses::total         4284                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    111787452                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    111787452                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     87953394                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     87953394                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1342602                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1342602                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1708992                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1708992                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        16146                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        16146                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    199740846                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    199740846                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    199740846                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    199740846                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        52686                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        52686                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        15571                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        15571                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        68257                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        68257                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        68257                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        68257                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.058498                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.058498                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.077195                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.077195                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.256360                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.256360                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.321429                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.321429                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.062763                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.062763                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.062763                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.062763                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 36271.074627                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 36271.074627                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 73172.540765                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 73172.540765                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 10248.870229                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 10248.870229                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11169.882353                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11169.882353                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 46624.847339                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 46624.847339                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 46624.847339                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 46624.847339                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2186                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    19.693694                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          274                       # number of writebacks
system.cpu13.dcache.writebacks::total             274                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1281                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1281                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          676                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          676                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1957                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1957                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1957                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1957                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1801                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1801                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          526                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data          120                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data          153                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         2327                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         2327                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         2327                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         2327                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     38819952                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     38819952                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     23703551                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     23703551                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data      1063152                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total      1063152                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data      1520208                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total      1520208                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        14904                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        14904                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     62523503                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     62523503                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     62523503                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     62523503                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.034184                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.034184                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.033781                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.033781                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.234834                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.234834                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.321429                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.321429                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.034092                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.034092                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.034092                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.034092                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 21554.665186                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 21554.665186                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 45063.785171                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 45063.785171                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  8859.600000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8859.600000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9936                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9936                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 26868.716373                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 26868.716373                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 26868.716373                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 26868.716373                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1090                       # number of replacements
system.cpu13.icache.tags.tagsinuse          79.465242                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             60833                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1557                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           39.070649                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    79.465242                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.155206                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.155206                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          126747                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         126747                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        60833                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         60833                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        60833                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          60833                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        60833                       # number of overall hits
system.cpu13.icache.overall_hits::total         60833                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1762                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1762                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1762                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1762                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1762                       # number of overall misses
system.cpu13.icache.overall_misses::total         1762                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     43601651                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     43601651                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     43601651                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     43601651                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     43601651                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     43601651                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        62595                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        62595                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        62595                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        62595                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        62595                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        62595                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.028149                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.028149                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.028149                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.028149                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.028149                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.028149                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 24745.545403                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 24745.545403                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 24745.545403                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 24745.545403                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 24745.545403                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 24745.545403                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         1090                       # number of writebacks
system.cpu13.icache.writebacks::total            1090                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          205                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          205                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          205                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1557                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1557                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1557                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1557                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1557                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1557                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     34038251                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     34038251                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     34038251                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     34038251                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     34038251                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     34038251                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.024874                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.024874                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.024874                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.024874                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 21861.432884                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 21861.432884                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 21861.432884                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 21861.432884                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 21861.432884                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 21861.432884                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7739                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5983                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             736                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               6295                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1990                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           31.612391                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   637                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6641                       # DTB read hits
system.cpu14.dtb.read_misses                      351                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6992                       # DTB read accesses
system.cpu14.dtb.write_hits                      3429                       # DTB write hits
system.cpu14.dtb.write_misses                      29                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3458                       # DTB write accesses
system.cpu14.dtb.data_hits                      10070                       # DTB hits
system.cpu14.dtb.data_misses                      380                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  10450                       # DTB accesses
system.cpu14.itb.fetch_hits                      6557                       # ITB hits
system.cpu14.itb.fetch_misses                      85                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6642                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          81665                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        58497                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7739                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2628                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       19193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1661                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        46975                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2862                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    6557                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 307                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            75216                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.777720                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.207156                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  65509     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    645      0.86%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    597      0.79%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    785      1.04%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1191      1.58%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    339      0.45%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    509      0.68%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    338      0.45%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   5303      7.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              75216                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.094765                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.716304                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   7858                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               12256                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6389                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1175                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  563                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                707                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 281                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                49887                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1151                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  563                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   8552                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  5996                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         4326                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6808                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1996                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                47748                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  604                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  985                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  136                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             35346                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               67810                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          54859                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12942                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12285                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              111                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3895                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6766                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              4167                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            314                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    43015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               115                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   40582                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             239                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         13101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         6480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        75216                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.539539                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.592663                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             65164     86.64%     86.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1792      2.38%     89.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1444      1.92%     90.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1043      1.39%     92.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1452      1.93%     94.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              1051      1.40%     95.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1846      2.45%     98.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               758      1.01%     99.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               666      0.89%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         75216                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   935     47.70%     47.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     47.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     47.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  68      3.47%     51.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     51.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     51.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                344     17.55%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     68.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  473     24.13%     92.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 140      7.14%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               24680     60.82%     60.82% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                190      0.47%     61.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2957      7.29%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1930      4.76%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.34% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               7253     17.87%     91.21% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3566      8.79%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                40582                       # Type of FU issued
system.cpu14.iq.rate                         0.496933                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1960                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.048297                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           134449                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           42560                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        27575                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24130                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13699                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10449                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                30115                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12423                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            232                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2024                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1213                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  563                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1857                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1133                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             44577                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             131                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6766                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               4167                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1111                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          431                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                548                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               39642                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6992                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             940                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1447                       # number of nop insts executed
system.cpu14.iew.exec_refs                      10450                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5194                       # Number of branches executed
system.cpu14.iew.exec_stores                     3458                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.485422                       # Inst execution rate
system.cpu14.iew.wb_sent                        38623                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       38024                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   22329                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   31644                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.465610                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.705631                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         13116                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             469                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        26219                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.179183                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.474727                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        19643     74.92%     74.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          997      3.80%     78.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1221      4.66%     83.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          652      2.49%     85.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          672      2.56%     88.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          249      0.95%     89.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          211      0.80%     90.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          269      1.03%     91.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2305      8.79%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        26219                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              30917                       # Number of instructions committed
system.cpu14.commit.committedOps                30917                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7696                       # Number of memory references committed
system.cpu14.commit.loads                        4742                       # Number of loads committed
system.cpu14.commit.membars                        21                       # Number of memory barriers committed
system.cpu14.commit.branches                     3733                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                250                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          892      2.89%      2.89% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          17384     56.23%     59.11% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           114      0.37%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      9.34%     68.82% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4763     15.41%     90.45% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           30917                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2305                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66985                       # The number of ROB reads
system.cpu14.rob.rob_writes                     90080                       # The number of ROB writes
system.cpu14.timesIdled                           148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          6449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1000767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu14.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.719538                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.719538                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.367710                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.367710                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  46660                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 21424                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11182                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8200                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   118                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             300                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          20.322521                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6705                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             410                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           16.353659                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    20.322521                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.158770                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.158770                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           34634                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          34634                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4386                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4386                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2386                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2386                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           26                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           16                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6772                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6772                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6772                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6772                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1175                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1175                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          543                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1718                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1718                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1718                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1718                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    102338316                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    102338316                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     76720752                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     76720752                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        84456                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        84456                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       167670                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       167670                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    179059068                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    179059068                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    179059068                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    179059068                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         8490                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         8490                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         8490                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         8490                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.211293                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.211293                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.185388                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.185388                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.202356                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.202356                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.202356                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.202356                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 87096.439149                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 87096.439149                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 141290.519337                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 141290.519337                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 16891.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 16891.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        18630                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        18630                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 104225.301513                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 104225.301513                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 104225.301513                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 104225.301513                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3426                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    30.864865                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          193                       # number of writebacks
system.cpu14.dcache.writebacks::total             193                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          822                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          822                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          417                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          417                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1239                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1239                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1239                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1239                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          353                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          126                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          479                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          479                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     29975670                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     29975670                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     18098413                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     18098413                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       156492                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       156492                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     48074083                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     48074083                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     48074083                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     48074083                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.063478                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.063478                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.056419                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.056419                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.056419                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.056419                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 84916.912181                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 84916.912181                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 143638.198413                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 143638.198413                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        17388                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        17388                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 100363.430063                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 100363.430063                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 100363.430063                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 100363.430063                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             123                       # number of replacements
system.cpu14.icache.tags.tagsinuse          70.311096                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5913                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           10.692586                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    70.311096                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.137326                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.137326                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           13655                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          13655                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5913                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5913                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5913                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5913                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5913                       # number of overall hits
system.cpu14.icache.overall_hits::total          5913                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          638                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          638                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          638                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          638                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          638                       # number of overall misses
system.cpu14.icache.overall_misses::total          638                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     24096039                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     24096039                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     24096039                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     24096039                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     24096039                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     24096039                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6551                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6551                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6551                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6551                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6551                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6551                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.097390                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.097390                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.097390                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.097390                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.097390                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.097390                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 37768.086207                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 37768.086207                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 37768.086207                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 37768.086207                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 37768.086207                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 37768.086207                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu14.icache.writebacks::total             123                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           85                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           85                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           85                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          553                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          553                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          553                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18643659                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18643659                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18643659                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18643659                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18643659                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18643659                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.084415                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.084415                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.084415                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.084415                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.084415                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.084415                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 33713.669078                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 33713.669078                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 33713.669078                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 33713.669078                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 33713.669078                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 33713.669078                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 24722                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           20353                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             866                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              19108                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 12677                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.343940                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1934                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      23234                       # DTB read hits
system.cpu15.dtb.read_misses                      356                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  23590                       # DTB read accesses
system.cpu15.dtb.write_hits                      8187                       # DTB write hits
system.cpu15.dtb.write_misses                      35                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  8222                       # DTB write accesses
system.cpu15.dtb.data_hits                      31421                       # DTB hits
system.cpu15.dtb.data_misses                      391                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  31812                       # DTB accesses
system.cpu15.itb.fetch_hits                     21585                       # ITB hits
system.cpu15.itb.fetch_misses                      75                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 21660                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          76958                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             6639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       152003                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     24722                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            14612                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       55511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1927                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2379                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   21585                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 386                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            65663                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.314896                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.982644                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  36202     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1114      1.70%     56.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2317      3.53%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   4938      7.52%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   6716     10.23%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    622      0.95%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3200      4.87%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2165      3.30%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   8389     12.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              65663                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.321240                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.975142                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   9231                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               31986                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   21553                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2241                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  642                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1984                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 337                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               141914                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1339                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  642                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  10523                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6707                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        22671                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   22449                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2661                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               139309                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 299                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  390                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  525                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  261                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             93955                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              174791                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         161977                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12808                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               80194                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  13761                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              642                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          617                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    8635                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              23544                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              9039                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3388                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           3852                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   121617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1164                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  119612                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             289                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         14974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         7372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        65663                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.821604                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.320135                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             34546     52.61%     52.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4207      6.41%     59.02% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              4438      6.76%     65.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              6080      9.26%     75.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4495      6.85%     81.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              3478      5.30%     87.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6738     10.26%     97.44% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               957      1.46%     98.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               724      1.10%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         65663                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   996     19.95%     19.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.02%     19.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  78      1.56%     21.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     21.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     21.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                317      6.35%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     27.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2442     48.92%     76.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1158     23.20%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               81848     68.43%     68.43% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                186      0.16%     68.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     68.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2923      2.44%     71.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      1.61%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              24361     20.37%     93.01% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              8363      6.99%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               119612                       # Type of FU issued
system.cpu15.iq.rate                         1.554250                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4992                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.041735                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           286352                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          124237                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       106579                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23816                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10394                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               112352                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12248                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            255                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2378                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1456                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          812                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  642                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2080                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1417                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            135856                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             160                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               23544                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               9039                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              610                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1394                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          508                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                644                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              118619                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               23590                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             993                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       13075                       # number of nop insts executed
system.cpu15.iew.exec_refs                      31812                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  21640                       # Number of branches executed
system.cpu15.iew.exec_stores                     8222                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.541347                       # Inst execution rate
system.cpu15.iew.wb_sent                       117622                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      116973                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   63989                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   79282                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.519959                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.807106                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         15185                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             545                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        63360                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.894871                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.719877                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        34489     54.43%     54.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7563     11.94%     66.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3001      4.74%     71.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1878      2.96%     74.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3718      5.87%     79.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3494      5.51%     85.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          642      1.01%     86.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3934      6.21%     92.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         4641      7.32%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        63360                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             120059                       # Number of instructions committed
system.cpu15.commit.committedOps               120059                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        28749                       # Number of memory references committed
system.cpu15.commit.loads                       21166                       # Number of loads committed
system.cpu15.commit.membars                       523                       # Number of memory barriers committed
system.cpu15.commit.branches                    19954                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  102140                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1432                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        12256     10.21%     10.21% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          73616     61.32%     71.52% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.10%     71.62% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     71.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.40%     74.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.60%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         21689     18.07%     93.68% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         7585      6.32%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          120059                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                4641                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     192936                       # The number of ROB reads
system.cpu15.rob.rob_writes                    272775                       # The number of ROB writes
system.cpu15.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                         11295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     957508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    107807                       # Number of Instructions Simulated
system.cpu15.committedOps                      107807                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.713850                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.713850                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.400855                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.400855                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 154908                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 80495                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   292                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   86                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             355                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          18.947838                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             27864                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           59.411514                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    18.947838                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.148030                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.148030                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          119913                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         119913                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        20841                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         20841                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         6240                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         6240                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           41                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           21                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        27081                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          27081                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        27081                       # number of overall hits
system.cpu15.dcache.overall_hits::total         27081                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1350                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1350                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1305                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1305                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           16                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           16                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2655                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2655                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2655                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2655                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     94464036                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     94464036                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     90583966                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     90583966                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       356454                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       356454                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       137862                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       137862                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        84456                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        84456                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    185048002                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    185048002                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    185048002                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    185048002                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        22191                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        22191                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         7545                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         7545                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        29736                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        29736                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        29736                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        29736                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.060835                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.060835                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.172962                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.172962                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.280702                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.280702                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.432432                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.432432                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.089286                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.089286                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.089286                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.089286                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 69973.360000                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 69973.360000                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 69413.000766                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 69413.000766                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 22278.375000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 22278.375000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8616.375000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8616.375000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 69697.929190                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 69697.929190                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 69697.929190                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 69697.929190                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2418                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    24.673469                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          177                       # number of writebacks
system.cpu15.dcache.writebacks::total             177                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          880                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          880                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          767                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1647                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1647                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1647                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1647                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          470                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          538                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          538                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           16                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1008                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1008                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     29365848                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     29365848                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     27232079                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     27232079                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       145314                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       145314                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       120474                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       120474                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        81972                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        81972                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     56597927                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     56597927                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     56597927                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     56597927                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021180                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021180                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.071306                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.071306                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.140351                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.140351                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.033898                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.033898                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.033898                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.033898                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 62480.527660                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 62480.527660                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 50617.247212                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 50617.247212                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 18164.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18164.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7529.625000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7529.625000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 56148.737103                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 56148.737103                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 56148.737103                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 56148.737103                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             218                       # number of replacements
system.cpu15.icache.tags.tagsinuse          69.107252                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             20786                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             674                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           30.839763                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    69.107252                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.134975                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.134975                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           43832                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          43832                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        20786                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         20786                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        20786                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          20786                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        20786                       # number of overall hits
system.cpu15.icache.overall_hits::total         20786                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          793                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          793                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          793                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          793                       # number of overall misses
system.cpu15.icache.overall_misses::total          793                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     45999951                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     45999951                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     45999951                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     45999951                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     45999951                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     45999951                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        21579                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        21579                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        21579                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        21579                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        21579                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        21579                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.036749                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.036749                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.036749                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.036749                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.036749                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.036749                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 58007.504414                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 58007.504414                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 58007.504414                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 58007.504414                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 58007.504414                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 58007.504414                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          218                       # number of writebacks
system.cpu15.icache.writebacks::total             218                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          119                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          119                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          119                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          674                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          674                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          674                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     32382663                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     32382663                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     32382663                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     32382663                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     32382663                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     32382663                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031234                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031234                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031234                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031234                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031234                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031234                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 48045.494065                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 48045.494065                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 48045.494065                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 48045.494065                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 48045.494065                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 48045.494065                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1660                       # number of replacements
system.l2.tags.tagsinuse                  4186.500621                       # Cycle average of tags in use
system.l2.tags.total_refs                       44872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.891214                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2304.317462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1218.823704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      489.135529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       62.891611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        7.414609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.583460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.782986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        2.267622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        5.304682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.248866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.668572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.316769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        6.116948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.071666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.640975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.398975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.073411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.158690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.114209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.158422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.744600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.920233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        6.042945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.879603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.522550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        9.804224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.038734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        3.493323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.143670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.597083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        5.211735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        7.210091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        3.402664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.140644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.255524                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.458618                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    563068                       # Number of tag accesses
system.l2.tags.data_accesses                   563068                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11761                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11761                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6976                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 22                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1900                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          1361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1012                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20409                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9804                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5901                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 716                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 334                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1235                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 558                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 419                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 470                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 400                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 193                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 965                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1190                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 488                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1255                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 470                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1361                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 585                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1012                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 392                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1093                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 414                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1126                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1488                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 700                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 587                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 244                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32113                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5901                       # number of overall hits
system.l2.overall_hits::cpu00.data               5508                       # number of overall hits
system.l2.overall_hits::cpu01.inst                716                       # number of overall hits
system.l2.overall_hits::cpu01.data                334                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1235                       # number of overall hits
system.l2.overall_hits::cpu02.data                558                       # number of overall hits
system.l2.overall_hits::cpu03.inst                419                       # number of overall hits
system.l2.overall_hits::cpu03.data                214                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1135                       # number of overall hits
system.l2.overall_hits::cpu04.data                470                       # number of overall hits
system.l2.overall_hits::cpu05.inst                400                       # number of overall hits
system.l2.overall_hits::cpu05.data                193                       # number of overall hits
system.l2.overall_hits::cpu06.inst                965                       # number of overall hits
system.l2.overall_hits::cpu06.data                417                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1190                       # number of overall hits
system.l2.overall_hits::cpu07.data                488                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1255                       # number of overall hits
system.l2.overall_hits::cpu08.data                470                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1361                       # number of overall hits
system.l2.overall_hits::cpu09.data                585                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1012                       # number of overall hits
system.l2.overall_hits::cpu10.data                392                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1093                       # number of overall hits
system.l2.overall_hits::cpu11.data                414                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1126                       # number of overall hits
system.l2.overall_hits::cpu12.data                459                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1488                       # number of overall hits
system.l2.overall_hits::cpu13.data                700                       # number of overall hits
system.l2.overall_hits::cpu14.inst                526                       # number of overall hits
system.l2.overall_hits::cpu14.data                258                       # number of overall hits
system.l2.overall_hits::cpu15.inst                587                       # number of overall hits
system.l2.overall_hits::cpu15.data                244                       # number of overall hits
system.l2.overall_hits::total                   32113                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           266                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           311                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           384                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           351                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           230                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data           115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data           117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3042                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              218                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             74                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5915                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst          137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3188                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1534                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1977                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5932                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst               137                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                85                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10637                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1977                       # number of overall misses
system.l2.overall_misses::cpu00.data             5932                       # number of overall misses
system.l2.overall_misses::cpu01.inst              240                       # number of overall misses
system.l2.overall_misses::cpu01.data              120                       # number of overall misses
system.l2.overall_misses::cpu02.inst               76                       # number of overall misses
system.l2.overall_misses::cpu02.data              118                       # number of overall misses
system.l2.overall_misses::cpu03.inst               65                       # number of overall misses
system.l2.overall_misses::cpu03.data               81                       # number of overall misses
system.l2.overall_misses::cpu04.inst               79                       # number of overall misses
system.l2.overall_misses::cpu04.data               97                       # number of overall misses
system.l2.overall_misses::cpu05.inst               38                       # number of overall misses
system.l2.overall_misses::cpu05.data               88                       # number of overall misses
system.l2.overall_misses::cpu06.inst               68                       # number of overall misses
system.l2.overall_misses::cpu06.data              101                       # number of overall misses
system.l2.overall_misses::cpu07.inst               70                       # number of overall misses
system.l2.overall_misses::cpu07.data              104                       # number of overall misses
system.l2.overall_misses::cpu08.inst               44                       # number of overall misses
system.l2.overall_misses::cpu08.data               94                       # number of overall misses
system.l2.overall_misses::cpu09.inst               72                       # number of overall misses
system.l2.overall_misses::cpu09.data              132                       # number of overall misses
system.l2.overall_misses::cpu10.inst               68                       # number of overall misses
system.l2.overall_misses::cpu10.data              110                       # number of overall misses
system.l2.overall_misses::cpu11.inst               71                       # number of overall misses
system.l2.overall_misses::cpu11.data              100                       # number of overall misses
system.l2.overall_misses::cpu12.inst              137                       # number of overall misses
system.l2.overall_misses::cpu12.data              101                       # number of overall misses
system.l2.overall_misses::cpu13.inst               69                       # number of overall misses
system.l2.overall_misses::cpu13.data               93                       # number of overall misses
system.l2.overall_misses::cpu14.inst               27                       # number of overall misses
system.l2.overall_misses::cpu14.data               93                       # number of overall misses
system.l2.overall_misses::cpu15.inst               87                       # number of overall misses
system.l2.overall_misses::cpu15.data               85                       # number of overall misses
system.l2.overall_misses::total                 10637                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       193752                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        77004                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        80730                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        33534                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        78246                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        49680                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        44712                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        28566                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       699246                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        14904                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        17388                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64584                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1104269652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11787742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     13062114                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      8906907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10906641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9151056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11600873                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11125836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11338911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     15265422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11184210                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10934568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10970787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11132297                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9423054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10461297                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1271521367                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    426349663                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     48826746                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     14071849                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     11920716                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     14562450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      6857082                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     11484774                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     12596364                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      8203873                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     12274686                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     12766518                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13426327                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     26762168                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     13151538                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      4288626                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     17651304                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    655194684                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    179128692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     13477135                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     11842470                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      8460504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9091440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9345609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      9192042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10545822                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8748648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data     12482100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     11599038                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      9798138                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9830430                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8646804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10020456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7555086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329764414                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    426349663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1283398344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     48826746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     25264877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     14071849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     24904584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     11920716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     17367411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     14562450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19998081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      6857082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18496665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     11484774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     20792915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     12596364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     21671658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      8203873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20087559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     12274686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     27747522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     12766518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     22783248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13426327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     20732706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     26762168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     20801217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     13151538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19779101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      4288626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19443510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     17651304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18016383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2256480465                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    426349663                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1283398344                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     48826746                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     25264877                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     14071849                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     24904584                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     11920716                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     17367411                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     14562450                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19998081                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      6857082                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18496665                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     11484774                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     20792915                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     12596364                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     21671658                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      8203873                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20087559                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     12274686                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     27747522                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     12766518                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     22783248                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13426327                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     20732706                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     26762168                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     20801217                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     13151538                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19779101                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      4288626                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19443510                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     17651304                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18016383                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2256480465                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6976                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          390                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          301                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          394                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3162                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         1214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7878                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11440                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1311                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1033                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1260                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             564                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             502                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1263                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             560                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1557                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             674                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42750                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7878                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11440                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1311                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1033                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1260                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            564                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            502                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1263                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            560                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1557                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            674                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42750                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.361111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.978313                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.985185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.981073                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.984615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.977716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.970464                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.976744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.884058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.927419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.943548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.987310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.962049                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.908333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.483051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.504065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.455556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.477876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.488889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.513274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.464912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.481818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.556391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.513761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.469565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.490909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.427419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.546512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.515464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.756878                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.250952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.251046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.057971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.134298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.065074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.086758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.065828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.055556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.033872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.050244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.062963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.060997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.108472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.044316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.048825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.129080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.135102                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.156926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.187500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.101266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.195122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.094714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.230366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.106173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.106695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.090308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.099315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.137405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.115288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.104444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.059791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.173585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.150862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135297                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.250952                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.518531                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.251046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.264317                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.057971                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.174556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.134298                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.274576                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.065074                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.171076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.086758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.313167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.065828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.194981                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.055556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.175676                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.033872                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.050244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.184100                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.062963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.219124                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.060997                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.194553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.108472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.180357                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.044316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.117276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.048825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.264957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.129080                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.258359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248819                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.250952                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.518531                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.251046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.264317                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.057971                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.174556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.134298                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.274576                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.065074                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.171076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.086758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.313167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.065828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.194981                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.055556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.175676                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.033872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.050244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.184100                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.062963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.219124                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.060997                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.194553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.108472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.180357                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.044316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.117276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.048825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.264957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.129080                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.258359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248819                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        14904                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   189.665025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   303.496241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   107.826367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   203.765625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data           92                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data          216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   152.081633                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   529.377049                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   248.400000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   326.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data    41.506427                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   229.863905                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         8073                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data          648                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data   733.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data   560.903226                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   296.256881                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216311.391185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 206802.491228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 210679.258065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217241.634146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 201974.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 207978.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 200015.051724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 209921.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 213941.716981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 206289.486486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 199718.035714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       202492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 203162.722222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 210043.339623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 200490.510638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 209225.940000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 214965.573457                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215654.862418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 203444.775000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 185155.907895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 183395.630769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 184334.810127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 180449.526316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 168893.735294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 179948.057143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 186451.659091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 170481.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 187742.911765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 189103.197183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 195344.291971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst       190602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst       158838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 202888.551724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205519.035132                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216600.594921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 213922.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 211472.678571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 211512.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 211428.837209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 212400.204545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 213768.418605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 206780.823529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 213381.658537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215208.620690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data       214797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data       213003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 209158.085106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216170.100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data       217836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 215859.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214970.282920                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215654.862418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216351.710047                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 203444.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 210540.641667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 185155.907895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 211055.796610                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 183395.630769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214412.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 184334.810127                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 206165.783505                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 180449.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 210189.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 168893.735294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 205870.445545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 179948.057143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 208381.326923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 186451.659091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 213697.436170                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 170481.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 210208.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 187742.911765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 207120.436364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 189103.197183                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 207327.060000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 195344.291971                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 205952.643564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       190602                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212678.505376                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       158838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       209070                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 202888.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 211957.447059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212135.044185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215654.862418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216351.710047                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 203444.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 210540.641667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 185155.907895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 211055.796610                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 183395.630769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214412.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 184334.810127                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 206165.783505                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 180449.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 210189.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 168893.735294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 205870.445545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 179948.057143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 208381.326923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 186451.659091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 213697.436170                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 170481.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 210208.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 187742.911765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 207120.436364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 189103.197183                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 207327.060000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 195344.291971                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 205952.643564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       190602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212678.505376                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       158838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       209070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 202888.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 211957.447059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212135.044185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                196                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4614                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        15                       # number of cycles access was blocked
system.l2.blocked::no_targets                      45                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.066667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   102.533333                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1176                       # number of writebacks
system.l2.writebacks::total                      1176                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           761                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 822                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                822                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          406                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          266                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          311                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          384                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          351                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          230                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data          115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data          117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          389                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3042                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          218                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5915                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2427                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1473                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9815                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       154930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      5297260                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3465316                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        13064                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      4061123                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      5015350                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      4576128                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      3004929                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      3848138                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       799856                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1502424                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      1290138                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      1519594                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        64386                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      5121002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     39733638                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        25584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        40072                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       295884                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        12256                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       220608                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       164312                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       287696                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       281432                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       404228                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       146108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       262056                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       310872                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       345120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        12880                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        10850                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2819958                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1088820862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11617072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12874404                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8782459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10745303                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9016214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11425712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10963749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11178284                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     15040617                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11012200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10772410                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10801808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10969714                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9277222                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10309591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1253607621                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    411387314                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39483804                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4907358                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2996462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      3837492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       436056                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2352149                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      4051458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2133341                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      2774502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      5141721                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3656433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     14380031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      6013114                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1069726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst     13698125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    518319086                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176050426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     12412902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     10896548                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7490072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      8117507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8581937                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      8329028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9615637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7909225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data     11562261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data     11097231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      8973414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8770606                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      8118130                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9881271                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7269760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    315075955                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    411387314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1264871288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39483804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     24029974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4907358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     23770952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2996462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     16272531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      3837492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18862810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       436056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     17598151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2352149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     19754740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      4051458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     20579386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2133341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19087509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      2774502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     26602878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      5141721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     22109431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3656433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     19745824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     14380031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19572414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      6013114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19087844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1069726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     19158493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst     13698125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     17579351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2087002662                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    411387314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1264871288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39483804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     24029974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4907358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     23770952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2996462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     16272531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      3837492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18862810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       436056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     17598151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2352149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     19754740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      4051458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     20579386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2133341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19087509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      2774502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     26602878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      5141721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     22109431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3656433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     19745824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     14380031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19572414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      6013114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19087844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1069726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     19158493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst     13698125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     17579351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2087002662                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.361111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.978313                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.985185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.981073                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.984615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.977716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.970464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.976744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.884058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.927419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.943548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.987310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962049                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.911765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.908333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.483051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.504065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.455556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.477876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.488889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.513274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.464912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.481818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.556391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.513761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.469565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.490909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.427419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.546512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.515464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.193515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.017544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.028926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.014827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.004566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.010649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.015079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.007698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.009072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.022222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.014605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.053048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.017983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.009042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.094955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.156167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.172619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.092224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.170732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.083700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.209424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.096296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.094142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.081498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.092466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.132316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.105263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.091111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.056801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.173585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.146552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129917                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.518182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.193515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.253304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.167160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.028926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.257627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.014827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.162257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.004566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.298932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.010649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.187259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.015079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.165541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.007698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.159574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.009072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.178522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.022222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.215139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.014605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.186770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.053048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.169643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.017983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.114754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.009042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.264957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.094955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.255319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.518182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.193515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.253304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.167160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.028926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.257627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.014827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.162257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.004566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.298932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.010649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.187259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.015079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.165541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.007698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.159574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.009072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.178522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.022222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.215139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.014605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.186770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.053048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.169643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.017983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.114754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.009042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.264957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.094955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.255319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229591                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 11917.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13047.438424                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13027.503759                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13064                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13058.273312                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13060.807292                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13037.401709                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13064.908696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 13088.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13112.393443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13064.556522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13031.696970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12987.982906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12877.200000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13164.529563                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13061.682446                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 13357.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 12864.521739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        12256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 12976.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 12639.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 13077.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 12792.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 13039.612903                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 13282.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 13102.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        12953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 12782.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        12880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        10850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12935.587156                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213285.183546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 203808.280702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 207651.677419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214206.317073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 198987.092593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 204913.954545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 196995.034483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 206863.188679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 210911.018868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 203251.581081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 196646.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 199489.074074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 200033.481481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 206975.735849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 197387.702128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 206191.820000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 211937.044970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213485.892060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213425.967568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213363.391304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       214033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       213194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       218028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213831.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213234.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213334.100000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213423.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214238.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215084.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214627.328358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214754.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213945.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214033.203125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213563.694273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213913.032807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214015.551724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213657.803922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214002.057143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213618.605263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214548.425000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213564.820513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213680.822222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213762.837838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214115.944444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213408.288462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213652.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213917.219512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data       213635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214810.239130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213816.470588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213900.852003                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213485.892060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213372.349528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213425.967568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 208956.295652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213363.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 210362.407080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       214033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214112.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       213194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 205030.543478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       218028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209501.797619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213831.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 203657.113402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213234.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209993.734694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213334.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212083.433333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213423.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207834.984375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214238.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 204716.953704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215084.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 205685.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214627.328358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 206025.410526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214754.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 209756.527473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213945.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 206005.301075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214033.203125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 209277.988095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212633.995110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213485.892060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213372.349528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213425.967568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 208956.295652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213363.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 210362.407080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       214033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214112.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       213194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 205030.543478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       218028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209501.797619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213831.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 203657.113402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213234.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209993.734694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213334.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212083.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213423.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207834.984375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214238.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 204716.953704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215084.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 205685.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214627.328358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 206025.410526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214754.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 209756.527473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213945.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 206005.301075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214033.203125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 209277.988095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212633.995110                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1176                       # Transaction distribution
system.membus.trans_dist::CleanEvict              271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4614                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1121                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       699520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  699520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2653                       # Total snoops (count)
system.membus.snoop_fanout::samples             18889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18889                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28240230                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48770000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       100243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        31925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        44481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            222                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             47332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4673                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8712                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8712                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23735                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         3161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         4099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         4854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         4204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                146336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       975616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1270272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        91584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        43968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        36608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        29312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       124608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       101184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        49600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       129984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       134720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        50880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       151744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        62080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       107712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        48064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       118144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        48576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       130624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       169408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        68288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        57088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        32384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4519104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17390                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            63591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.536491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.776686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25381     39.91%     39.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15799     24.84%     64.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4399      6.92%     71.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3239      5.09%     76.77% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1921      3.02%     79.79% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1573      2.47%     82.26% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1400      2.20%     84.46% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1338      2.10%     86.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1347      2.12%     88.69% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1366      2.15%     90.84% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1243      1.95%     92.79% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1106      1.74%     94.53% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1240      1.95%     96.48% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   820      1.29%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   828      1.30%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   585      0.92%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193950188                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29725340                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43983573                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3646666                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5930405                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4965878                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           8053001                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1874639                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1788391                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4614301                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           7407015                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1683443                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1706477                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3935455                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          6484316                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4773105                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          8049029                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4897004                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          7287483                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          5427172                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          8823050                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4099030                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          5073540                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4419159                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5822382                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4846702                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          6440679                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          5893947                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          8694127                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2114980                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1779838                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          2585623                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2902529                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
