var group___r_e_n_e_s_a_s___s_y_s_t_e_m___m_o_d_u_l_e_s =
[
    [ "Bus State Controller (r_bsc)", "group___b_s_c.html", "group___b_s_c" ],
    [ "Bus State Controller (BSC) SDRAM (r_bsc_sdram)", "group___b_s_c___s_d_r_a_m.html", "group___b_s_c___s_d_r_a_m" ],
    [ "Clock Generation Circuit (r_cgc)", "group___c_g_c.html", "group___c_g_c" ],
    [ "Event Link Controller (r_elc)", "group___e_l_c.html", "group___e_l_c" ],
    [ "Interrupt Controller Unit (ICU) ERROR (r_icu_error)", "group___i_c_u___e_r_r_o_r.html", "group___i_c_u___e_r_r_o_r" ],
    [ "Inter-CPU IRQ on ICU (r_icu_inter_cpu_irq)", "group___i_c_u___i_n_t_e_r___c_p_u___i_r_q.html", "group___i_c_u___i_n_t_e_r___c_p_u___i_r_q" ],
    [ "I/O Ports (r_ioport)", "group___i_o_p_o_r_t.html", "group___i_o_p_o_r_t" ],
    [ "Shared Memory (r_shared_memory)", "group___s_h_a_r_e_d___m_e_m_o_r_y.html", "group___s_h_a_r_e_d___m_e_m_o_r_y" ]
];