
TP_BusReseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071d4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080073a8  080073a8  000083a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077c0  080077c0  000091fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080077c0  080077c0  000087c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077c8  080077c8  000091fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077c8  080077c8  000087c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077cc  080077cc  000087cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  080077d0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001fc  080079cc  000091fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  080079cc  0000949c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee19  00000000  00000000  0000922c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a6f  00000000  00000000  00018045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  0001aab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ef  00000000  00000000  0001b7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003693  00000000  00000000  0001c197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000127c7  00000000  00000000  0001f82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf9ed  00000000  00000000  00031ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001019de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046a8  00000000  00000000  00101a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001060cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800738c 	.word	0x0800738c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000200 	.word	0x20000200
 800020c:	0800738c 	.word	0x0800738c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <send_temperature>:
extern uint8_t cmd_received;
extern uint8_t rx_buf[RX_BUF_SIZE];

//////////////////////////////////////// FUNCTIONS
void send_temperature()
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af00      	add	r7, sp, #0
    char msg[32];
    sprintf(msg, "T=%+06.2f_C", temperature);
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <send_temperature+0x34>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fb32 	bl	8000588 <__aeabi_f2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4638      	mov	r0, r7
 8000f2a:	4908      	ldr	r1, [pc, #32]	@ (8000f4c <send_temperature+0x38>)
 8000f2c:	f004 f8e8 	bl	8005100 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, 32, HAL_MAX_DELAY);
 8000f30:	4639      	mov	r1, r7
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	2220      	movs	r2, #32
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <send_temperature+0x3c>)
 8000f3a:	f002 fb13 	bl	8003564 <HAL_UART_Transmit>
}
 8000f3e:	bf00      	nop
 8000f40:	3720      	adds	r7, #32
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000004 	.word	0x20000004
 8000f4c:	080073a8 	.word	0x080073a8
 8000f50:	200002bc 	.word	0x200002bc

08000f54 <send_pressure>:

void send_pressure()
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
    char msg[32];
    sprintf(msg, "P=%06dPa", pressure);
 8000f5a:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <send_pressure+0x2c>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4908      	ldr	r1, [pc, #32]	@ (8000f84 <send_pressure+0x30>)
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 f8cc 	bl	8005100 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, 32, HAL_MAX_DELAY);
 8000f68:	4639      	mov	r1, r7
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	2220      	movs	r2, #32
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <send_pressure+0x34>)
 8000f72:	f002 faf7 	bl	8003564 <HAL_UART_Transmit>
}
 8000f76:	bf00      	nop
 8000f78:	3720      	adds	r7, #32
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000000 	.word	0x20000000
 8000f84:	080073b4 	.word	0x080073b4
 8000f88:	200002bc 	.word	0x200002bc

08000f8c <send_K>:

void send_K()
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
    char msg[32];
    sprintf(msg, "K=%08.5f", K);
 8000f92:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc0 <send_K+0x34>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff faf6 	bl	8000588 <__aeabi_f2d>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	4908      	ldr	r1, [pc, #32]	@ (8000fc4 <send_K+0x38>)
 8000fa4:	f004 f8ac 	bl	8005100 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, 32, HAL_MAX_DELAY);
 8000fa8:	4639      	mov	r1, r7
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	2220      	movs	r2, #32
 8000fb0:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <send_K+0x3c>)
 8000fb2:	f002 fad7 	bl	8003564 <HAL_UART_Transmit>
}
 8000fb6:	bf00      	nop
 8000fb8:	3720      	adds	r7, #32
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	080073c0 	.word	0x080073c0
 8000fc8:	200002bc 	.word	0x200002bc

08000fcc <send_angle>:

void send_angle()
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
    char msg[32];
    sprintf(msg, "A=%08.4f", angle);
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <send_angle+0x34>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fad6 	bl	8000588 <__aeabi_f2d>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4638      	mov	r0, r7
 8000fe2:	4908      	ldr	r1, [pc, #32]	@ (8001004 <send_angle+0x38>)
 8000fe4:	f004 f88c 	bl	8005100 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, 32, HAL_MAX_DELAY);
 8000fe8:	4639      	mov	r1, r7
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	2220      	movs	r2, #32
 8000ff0:	4805      	ldr	r0, [pc, #20]	@ (8001008 <send_angle+0x3c>)
 8000ff2:	f002 fab7 	bl	8003564 <HAL_UART_Transmit>
}
 8000ff6:	bf00      	nop
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2000000c 	.word	0x2000000c
 8001004:	080073cc 	.word	0x080073cc
 8001008:	200002bc 	.word	0x200002bc

0800100c <process_command>:

void process_command()
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
    if (!cmd_received) return;
 8001012:	4b2b      	ldr	r3, [pc, #172]	@ (80010c0 <process_command+0xb4>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d04e      	beq.n	80010b8 <process_command+0xac>
    cmd_received = 0;
 800101a:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <process_command+0xb4>)
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]

    if (strncmp((char*)rx_buf, "GET_T", 5) == 0) {
 8001020:	2205      	movs	r2, #5
 8001022:	4928      	ldr	r1, [pc, #160]	@ (80010c4 <process_command+0xb8>)
 8001024:	4828      	ldr	r0, [pc, #160]	@ (80010c8 <process_command+0xbc>)
 8001026:	f004 f8d8 	bl	80051da <strncmp>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <process_command+0x2a>
        send_temperature();
 8001030:	f7ff ff70 	bl	8000f14 <send_temperature>
 8001034:	e041      	b.n	80010ba <process_command+0xae>
    }
    else if (strncmp((char*)rx_buf, "GET_P", 5) == 0) {
 8001036:	2205      	movs	r2, #5
 8001038:	4924      	ldr	r1, [pc, #144]	@ (80010cc <process_command+0xc0>)
 800103a:	4823      	ldr	r0, [pc, #140]	@ (80010c8 <process_command+0xbc>)
 800103c:	f004 f8cd 	bl	80051da <strncmp>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d102      	bne.n	800104c <process_command+0x40>
        send_pressure();
 8001046:	f7ff ff85 	bl	8000f54 <send_pressure>
 800104a:	e036      	b.n	80010ba <process_command+0xae>
    }
    else if (strncmp((char*)rx_buf, "GET_A", 5) == 0) {
 800104c:	2205      	movs	r2, #5
 800104e:	4920      	ldr	r1, [pc, #128]	@ (80010d0 <process_command+0xc4>)
 8001050:	481d      	ldr	r0, [pc, #116]	@ (80010c8 <process_command+0xbc>)
 8001052:	f004 f8c2 	bl	80051da <strncmp>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <process_command+0x56>
        send_angle();
 800105c:	f7ff ffb6 	bl	8000fcc <send_angle>
 8001060:	e02b      	b.n	80010ba <process_command+0xae>
    }
    else if (strncmp((char*)rx_buf, "GET_K", 5) == 0) {
 8001062:	2205      	movs	r2, #5
 8001064:	491b      	ldr	r1, [pc, #108]	@ (80010d4 <process_command+0xc8>)
 8001066:	4818      	ldr	r0, [pc, #96]	@ (80010c8 <process_command+0xbc>)
 8001068:	f004 f8b7 	bl	80051da <strncmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d102      	bne.n	8001078 <process_command+0x6c>
        send_K();
 8001072:	f7ff ff8b 	bl	8000f8c <send_K>
 8001076:	e020      	b.n	80010ba <process_command+0xae>
    }
    else if (strncmp((char*)rx_buf, "SET_K=", 6) == 0) {
 8001078:	2206      	movs	r2, #6
 800107a:	4917      	ldr	r1, [pc, #92]	@ (80010d8 <process_command+0xcc>)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <process_command+0xbc>)
 800107e:	f004 f8ac 	bl	80051da <strncmp>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d118      	bne.n	80010ba <process_command+0xae>
        int val = atoi((char*)&rx_buf[6]);
 8001088:	4814      	ldr	r0, [pc, #80]	@ (80010dc <process_command+0xd0>)
 800108a:	f003 fa87 	bl	800459c <atoi>
 800108e:	6078      	str	r0, [r7, #4]
        K = val / 100.0f;   // stocke le coefficient
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	ee07 3a90 	vmov	s15, r3
 8001096:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800109a:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80010e0 <process_command+0xd4>
 800109e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <process_command+0xd8>)
 80010a4:	edc3 7a00 	vstr	s15, [r3]

        HAL_UART_Transmit(&huart1, (uint8_t*)"SET_K=OK", 8, HAL_MAX_DELAY);
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	2208      	movs	r2, #8
 80010ae:	490e      	ldr	r1, [pc, #56]	@ (80010e8 <process_command+0xdc>)
 80010b0:	480e      	ldr	r0, [pc, #56]	@ (80010ec <process_command+0xe0>)
 80010b2:	f002 fa57 	bl	8003564 <HAL_UART_Transmit>
 80010b6:	e000      	b.n	80010ba <process_command+0xae>
    if (!cmd_received) return;
 80010b8:	bf00      	nop
    }
}
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200002b5 	.word	0x200002b5
 80010c4:	080073d8 	.word	0x080073d8
 80010c8:	20000294 	.word	0x20000294
 80010cc:	080073e0 	.word	0x080073e0
 80010d0:	080073e8 	.word	0x080073e8
 80010d4:	080073f0 	.word	0x080073f0
 80010d8:	080073f8 	.word	0x080073f8
 80010dc:	2000029a 	.word	0x2000029a
 80010e0:	42c80000 	.word	0x42c80000
 80010e4:	20000008 	.word	0x20000008
 80010e8:	08007400 	.word	0x08007400
 80010ec:	200002bc 	.word	0x200002bc

080010f0 <motor_command_send>:
	    .RTR = CAN_RTR_DATA,
		.DLC = 1
};

void motor_command_send(int8_t angle_cmd)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]

    uint32_t tx_mailbox;
    uint8_t tx_data[1];

    // Exemple : un seul octet contient la commande dangle
    tx_data[0] = (uint8_t)angle_cmd;
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	723b      	strb	r3, [r7, #8]

    // Envoi de la trame CAN
    if (HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK)
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	f107 0208 	add.w	r2, r7, #8
 8001106:	4906      	ldr	r1, [pc, #24]	@ (8001120 <motor_command_send+0x30>)
 8001108:	4806      	ldr	r0, [pc, #24]	@ (8001124 <motor_command_send+0x34>)
 800110a:	f000 fe8c 	bl	8001e26 <HAL_CAN_AddTxMessage>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <motor_command_send+0x28>
    {
        Error_Handler();
 8001114:	f000 fa70 	bl	80015f8 <Error_Handler>
    }
}
 8001118:	bf00      	nop
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000010 	.word	0x20000010
 8001124:	20000218 	.word	0x20000218

08001128 <motor_test_loop>:

void motor_test_loop(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    // Dmarrage du module CAN
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800112c:	480c      	ldr	r0, [pc, #48]	@ (8001160 <motor_test_loop+0x38>)
 800112e:	f000 fe36 	bl	8001d9e <HAL_CAN_Start>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <motor_test_loop+0x14>
    {
        Error_Handler();
 8001138:	f000 fa5e 	bl	80015f8 <Error_Handler>
    }

    while (1)
    {
        // +90
        motor_command_send(+90);
 800113c:	205a      	movs	r0, #90	@ 0x5a
 800113e:	f7ff ffd7 	bl	80010f0 <motor_command_send>
        HAL_Delay(1000);     // 1 seconde
 8001142:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001146:	f000 fd0b 	bl	8001b60 <HAL_Delay>

        // -90
        motor_command_send(-90);
 800114a:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 800114e:	f7ff ffcf 	bl	80010f0 <motor_command_send>
        HAL_Delay(1000);     // 1 seconde
 8001152:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001156:	f000 fd03 	bl	8001b60 <HAL_Delay>
        motor_command_send(+90);
 800115a:	bf00      	nop
 800115c:	e7ee      	b.n	800113c <motor_test_loop+0x14>
 800115e:	bf00      	nop
 8001160:	20000218 	.word	0x20000218

08001164 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <MX_CAN1_Init+0x64>)
 800116a:	4a18      	ldr	r2, [pc, #96]	@ (80011cc <MX_CAN1_Init+0x68>)
 800116c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_CAN1_Init+0x64>)
 8001170:	2215      	movs	r2, #21
 8001172:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_CAN1_Init+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_CAN1_Init+0x64>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_CAN1_Init+0x64>)
 8001182:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001186:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <MX_CAN1_Init+0x64>)
 800118a:	2200      	movs	r2, #0
 800118c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_CAN1_Init+0x64>)
 8001190:	2200      	movs	r2, #0
 8001192:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <MX_CAN1_Init+0x64>)
 8001196:	2200      	movs	r2, #0
 8001198:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <MX_CAN1_Init+0x64>)
 800119c:	2200      	movs	r2, #0
 800119e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011a0:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <MX_CAN1_Init+0x64>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <MX_CAN1_Init+0x64>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <MX_CAN1_Init+0x64>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <MX_CAN1_Init+0x64>)
 80011b4:	f000 fcf8 	bl	8001ba8 <HAL_CAN_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80011be:	f000 fa1b 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000218 	.word	0x20000218
 80011cc:	40006400 	.word	0x40006400

080011d0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a19      	ldr	r2, [pc, #100]	@ (8001254 <HAL_CAN_MspInit+0x84>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d12c      	bne.n	800124c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	4b18      	ldr	r3, [pc, #96]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	4a17      	ldr	r2, [pc, #92]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 80011fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001200:	6413      	str	r3, [r2, #64]	@ 0x40
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a10      	ldr	r2, [pc, #64]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_CAN_MspInit+0x88>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800122a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800122e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001238:	2303      	movs	r3, #3
 800123a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800123c:	2309      	movs	r3, #9
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	4805      	ldr	r0, [pc, #20]	@ (800125c <HAL_CAN_MspInit+0x8c>)
 8001248:	f001 f862 	bl	8002310 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800124c:	bf00      	nop
 800124e:	3728      	adds	r7, #40	@ 0x28
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40006400 	.word	0x40006400
 8001258:	40023800 	.word	0x40023800
 800125c:	40020400 	.word	0x40020400

08001260 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	@ 0x28
 8001264:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	4b2d      	ldr	r3, [pc, #180]	@ (8001330 <MX_GPIO_Init+0xd0>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	4a2c      	ldr	r2, [pc, #176]	@ (8001330 <MX_GPIO_Init+0xd0>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6313      	str	r3, [r2, #48]	@ 0x30
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <MX_GPIO_Init+0xd0>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	4b26      	ldr	r3, [pc, #152]	@ (8001330 <MX_GPIO_Init+0xd0>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a25      	ldr	r2, [pc, #148]	@ (8001330 <MX_GPIO_Init+0xd0>)
 800129c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a17      	ldr	r2, [pc, #92]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <MX_GPIO_Init+0xd0>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2120      	movs	r1, #32
 80012ea:	4812      	ldr	r0, [pc, #72]	@ (8001334 <MX_GPIO_Init+0xd4>)
 80012ec:	f001 f9a4 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4619      	mov	r1, r3
 8001306:	480c      	ldr	r0, [pc, #48]	@ (8001338 <MX_GPIO_Init+0xd8>)
 8001308:	f001 f802 	bl	8002310 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800130c:	2320      	movs	r3, #32
 800130e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	2301      	movs	r3, #1
 8001312:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	4619      	mov	r1, r3
 8001322:	4804      	ldr	r0, [pc, #16]	@ (8001334 <MX_GPIO_Init+0xd4>)
 8001324:	f000 fff4 	bl	8002310 <HAL_GPIO_Init>

}
 8001328:	bf00      	nop
 800132a:	3728      	adds	r7, #40	@ 0x28
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020800 	.word	0x40020800

0800133c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001340:	4b12      	ldr	r3, [pc, #72]	@ (800138c <MX_I2C1_Init+0x50>)
 8001342:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <MX_I2C1_Init+0x54>)
 8001344:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001346:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_I2C1_Init+0x50>)
 8001348:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <MX_I2C1_Init+0x58>)
 800134a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800134c:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <MX_I2C1_Init+0x50>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001352:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <MX_I2C1_Init+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_I2C1_Init+0x50>)
 800135a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800135e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <MX_I2C1_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_I2C1_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <MX_I2C1_Init+0x50>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_I2C1_Init+0x50>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_I2C1_Init+0x50>)
 800137a:	f001 f977 	bl	800266c <HAL_I2C_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001384:	f000 f938 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000240 	.word	0x20000240
 8001390:	40005400 	.word	0x40005400
 8001394:	000186a0 	.word	0x000186a0

08001398 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	@ 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a19      	ldr	r2, [pc, #100]	@ (800141c <HAL_I2C_MspInit+0x84>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12b      	bne.n	8001412 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BMP280_SCL_Pin|BMP280_SDA_Pin;
 80013d6:	23c0      	movs	r3, #192	@ 0xc0
 80013d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013da:	2312      	movs	r3, #18
 80013dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e2:	2303      	movs	r3, #3
 80013e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013e6:	2304      	movs	r3, #4
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	480c      	ldr	r0, [pc, #48]	@ (8001424 <HAL_I2C_MspInit+0x8c>)
 80013f2:	f000 ff8d 	bl	8002310 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fe:	4a08      	ldr	r2, [pc, #32]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 8001400:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001404:	6413      	str	r3, [r2, #64]	@ 0x40
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_I2C_MspInit+0x88>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001412:	bf00      	nop
 8001414:	3728      	adds	r7, #40	@ 0x28
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40005400 	.word	0x40005400
 8001420:	40023800 	.word	0x40023800
 8001424:	40020400 	.word	0x40020400

08001428 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8001430:	1d39      	adds	r1, r7, #4
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	2201      	movs	r2, #1
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <__io_putchar+0x30>)
 800143a:	f002 f893 	bl	8003564 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 800143e:	1d39      	adds	r1, r7, #4
 8001440:	f04f 33ff 	mov.w	r3, #4294967295
 8001444:	2201      	movs	r2, #1
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <__io_putchar+0x34>)
 8001448:	f002 f88c 	bl	8003564 <HAL_UART_Transmit>
	return chr;
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200002bc 	.word	0x200002bc
 800145c:	20000304 	.word	0x20000304

08001460 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001464:	f000 fb0a 	bl	8001a7c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001468:	f000 f814 	bl	8001494 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800146c:	f7ff fef8 	bl	8001260 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001470:	f000 fa2c 	bl	80018cc <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8001474:	f7ff fe76 	bl	8001164 <MX_CAN1_Init>
	MX_I2C1_Init();
 8001478:	f7ff ff60 	bl	800133c <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800147c:	f000 f9fc 	bl	8001878 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	printf("\n\r=========== BUS&RESEAU ===========\n\r");
 8001480:	4803      	ldr	r0, [pc, #12]	@ (8001490 <main+0x30>)
 8001482:	f003 fe2b 	bl	80050dc <iprintf>

	motor_test_loop();
 8001486:	f7ff fe4f 	bl	8001128 <motor_test_loop>
		//		compensate_pressure = BMP280_compensate_P_int32(direct_pressure);
		//		printf("\n\r Tdirect : %ld, Tcompensate : %ld, Pdirect : %ld, Pcompensate : %ld \n\r",
		//				direct_temperature, compensate_temperature, direct_pressure, compensate_pressure);
		//		HAL_Delay(1000);

		process_command();
 800148a:	f7ff fdbf 	bl	800100c <process_command>
 800148e:	e7fc      	b.n	800148a <main+0x2a>
 8001490:	0800740c 	.word	0x0800740c

08001494 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	2234      	movs	r2, #52	@ 0x34
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f003 fe91 	bl	80051ca <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	2300      	movs	r3, #0
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001568 <SystemClock_Config+0xd4>)
 80014be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c0:	4a29      	ldr	r2, [pc, #164]	@ (8001568 <SystemClock_Config+0xd4>)
 80014c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c8:	4b27      	ldr	r3, [pc, #156]	@ (8001568 <SystemClock_Config+0xd4>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	4b24      	ldr	r3, [pc, #144]	@ (800156c <SystemClock_Config+0xd8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014e0:	4a22      	ldr	r2, [pc, #136]	@ (800156c <SystemClock_Config+0xd8>)
 80014e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	4b20      	ldr	r3, [pc, #128]	@ (800156c <SystemClock_Config+0xd8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014f0:	603b      	str	r3, [r7, #0]
 80014f2:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014f4:	2302      	movs	r3, #2
 80014f6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f8:	2301      	movs	r3, #1
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014fc:	2310      	movs	r3, #16
 80014fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001500:	2302      	movs	r3, #2
 8001502:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001504:	2300      	movs	r3, #0
 8001506:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001508:	2310      	movs	r3, #16
 800150a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 800150c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001510:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001512:	2304      	movs	r3, #4
 8001514:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001516:	2302      	movs	r3, #2
 8001518:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800151a:	2302      	movs	r3, #2
 800151c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151e:	f107 031c 	add.w	r3, r7, #28
 8001522:	4618      	mov	r0, r3
 8001524:	f001 fd30 	bl	8002f88 <HAL_RCC_OscConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 800152e:	f000 f863 	bl	80015f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001532:	230f      	movs	r3, #15
 8001534:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001536:	2302      	movs	r3, #2
 8001538:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800153e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001542:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	2102      	movs	r1, #2
 800154e:	4618      	mov	r0, r3
 8001550:	f001 f9d0 	bl	80028f4 <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xca>
	{
		Error_Handler();
 800155a:	f000 f84d 	bl	80015f8 <Error_Handler>
	}
}
 800155e:	bf00      	nop
 8001560:	3750      	adds	r7, #80	@ 0x50
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)   // UART vers Raspberry Pi
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a19      	ldr	r2, [pc, #100]	@ (80015e4 <HAL_UART_RxCpltCallback+0x74>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d12c      	bne.n	80015dc <HAL_UART_RxCpltCallback+0x6c>
	{
		uint8_t c = rx_buf[rx_pos];
 8001582:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	4b18      	ldr	r3, [pc, #96]	@ (80015ec <HAL_UART_RxCpltCallback+0x7c>)
 800158a:	5c9b      	ldrb	r3, [r3, r2]
 800158c:	73fb      	strb	r3, [r7, #15]

		if (c == '\n' || c == '\r') {
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	2b0a      	cmp	r3, #10
 8001592:	d002      	beq.n	800159a <HAL_UART_RxCpltCallback+0x2a>
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b0d      	cmp	r3, #13
 8001598:	d10c      	bne.n	80015b4 <HAL_UART_RxCpltCallback+0x44>
			rx_buf[rx_pos] = 0;
 800159a:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <HAL_UART_RxCpltCallback+0x7c>)
 80015a2:	2100      	movs	r1, #0
 80015a4:	5499      	strb	r1, [r3, r2]
			cmd_received = 1;
 80015a6:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <HAL_UART_RxCpltCallback+0x80>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	701a      	strb	r2, [r3, #0]
			rx_pos = 0;
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]
 80015b2:	e009      	b.n	80015c8 <HAL_UART_RxCpltCallback+0x58>
		} else {
			if (rx_pos < RX_BUF_SIZE-1) rx_pos++;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b1e      	cmp	r3, #30
 80015ba:	d805      	bhi.n	80015c8 <HAL_UART_RxCpltCallback+0x58>
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	3301      	adds	r3, #1
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 80015c6:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart1, &rx_buf[rx_pos], 1);
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <HAL_UART_RxCpltCallback+0x78>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <HAL_UART_RxCpltCallback+0x7c>)
 80015d0:	4413      	add	r3, r2
 80015d2:	2201      	movs	r2, #1
 80015d4:	4619      	mov	r1, r3
 80015d6:	4807      	ldr	r0, [pc, #28]	@ (80015f4 <HAL_UART_RxCpltCallback+0x84>)
 80015d8:	f002 f84f 	bl	800367a <HAL_UART_Receive_IT>
	}
}
 80015dc:	bf00      	nop
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40011000 	.word	0x40011000
 80015e8:	200002b4 	.word	0x200002b4
 80015ec:	20000294 	.word	0x20000294
 80015f0:	200002b5 	.word	0x200002b5
 80015f4:	200002bc 	.word	0x200002bc

080015f8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <Error_Handler+0x8>

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <HAL_MspInit+0x4c>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001612:	4a0f      	ldr	r2, [pc, #60]	@ (8001650 <HAL_MspInit+0x4c>)
 8001614:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001618:	6453      	str	r3, [r2, #68]	@ 0x44
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <HAL_MspInit+0x4c>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_MspInit+0x4c>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	4a08      	ldr	r2, [pc, #32]	@ (8001650 <HAL_MspInit+0x4c>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001634:	6413      	str	r3, [r2, #64]	@ 0x40
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <HAL_MspInit+0x4c>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001642:	2007      	movs	r0, #7
 8001644:	f000 fd90 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <NMI_Handler+0x4>

0800165c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <HardFault_Handler+0x4>

08001664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <MemManage_Handler+0x4>

0800166c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <BusFault_Handler+0x4>

08001674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <UsageFault_Handler+0x4>

0800167c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016aa:	f000 fa39 	bl	8001b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016b8:	4802      	ldr	r0, [pc, #8]	@ (80016c4 <USART1_IRQHandler+0x10>)
 80016ba:	f002 f803 	bl	80036c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	200002bc 	.word	0x200002bc

080016c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return 1;
 80016cc:	2301      	movs	r3, #1
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_kill>:

int _kill(int pid, int sig)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016e2:	f003 fdd7 	bl	8005294 <__errno>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2216      	movs	r2, #22
 80016ea:	601a      	str	r2, [r3, #0]
  return -1;
 80016ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <_exit>:

void _exit (int status)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001700:	f04f 31ff 	mov.w	r1, #4294967295
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ffe7 	bl	80016d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800170a:	bf00      	nop
 800170c:	e7fd      	b.n	800170a <_exit+0x12>

0800170e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b086      	sub	sp, #24
 8001712:	af00      	add	r7, sp, #0
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	e00a      	b.n	8001736 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001720:	f3af 8000 	nop.w
 8001724:	4601      	mov	r1, r0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	1c5a      	adds	r2, r3, #1
 800172a:	60ba      	str	r2, [r7, #8]
 800172c:	b2ca      	uxtb	r2, r1
 800172e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	3301      	adds	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	429a      	cmp	r2, r3
 800173c:	dbf0      	blt.n	8001720 <_read+0x12>
  }

  return len;
 800173e:	687b      	ldr	r3, [r7, #4]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3718      	adds	r7, #24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
 8001758:	e009      	b.n	800176e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	1c5a      	adds	r2, r3, #1
 800175e:	60ba      	str	r2, [r7, #8]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fe60 	bl	8001428 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	3301      	adds	r3, #1
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	697a      	ldr	r2, [r7, #20]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	429a      	cmp	r2, r3
 8001774:	dbf1      	blt.n	800175a <_write+0x12>
  }
  return len;
 8001776:	687b      	ldr	r3, [r7, #4]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <_close>:

int _close(int file)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017a8:	605a      	str	r2, [r3, #4]
  return 0;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <_isatty>:

int _isatty(int file)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017c0:	2301      	movs	r3, #1
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr

080017ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b085      	sub	sp, #20
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	60f8      	str	r0, [r7, #12]
 80017d6:	60b9      	str	r1, [r7, #8]
 80017d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f0:	4a14      	ldr	r2, [pc, #80]	@ (8001844 <_sbrk+0x5c>)
 80017f2:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <_sbrk+0x60>)
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017fc:	4b13      	ldr	r3, [pc, #76]	@ (800184c <_sbrk+0x64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d102      	bne.n	800180a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001804:	4b11      	ldr	r3, [pc, #68]	@ (800184c <_sbrk+0x64>)
 8001806:	4a12      	ldr	r2, [pc, #72]	@ (8001850 <_sbrk+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	429a      	cmp	r2, r3
 8001816:	d207      	bcs.n	8001828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001818:	f003 fd3c 	bl	8005294 <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	220c      	movs	r2, #12
 8001820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	e009      	b.n	800183c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001828:	4b08      	ldr	r3, [pc, #32]	@ (800184c <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182e:	4b07      	ldr	r3, [pc, #28]	@ (800184c <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	4a05      	ldr	r2, [pc, #20]	@ (800184c <_sbrk+0x64>)
 8001838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183a:	68fb      	ldr	r3, [r7, #12]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20020000 	.word	0x20020000
 8001848:	00000400 	.word	0x00000400
 800184c:	200002b8 	.word	0x200002b8
 8001850:	200004a0 	.word	0x200004a0

08001854 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001858:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <SystemInit+0x20>)
 800185a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800185e:	4a05      	ldr	r2, [pc, #20]	@ (8001874 <SystemInit+0x20>)
 8001860:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001864:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 800187e:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <MX_USART1_UART_Init+0x50>)
 8001880:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 8001884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001888:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800188a:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001896:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800189c:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 800189e:	220c      	movs	r2, #12
 80018a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a2:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018ae:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <MX_USART1_UART_Init+0x4c>)
 80018b0:	f001 fe08 	bl	80034c4 <HAL_UART_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018ba:	f7ff fe9d 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200002bc 	.word	0x200002bc
 80018c8:	40011000 	.word	0x40011000

080018cc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018d2:	4a12      	ldr	r2, [pc, #72]	@ (800191c <MX_USART2_UART_Init+0x50>)
 80018d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018de:	4b0e      	ldr	r3, [pc, #56]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018f0:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018f2:	220c      	movs	r2, #12
 80018f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018f6:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018fc:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 80018fe:	2200      	movs	r2, #0
 8001900:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001902:	4805      	ldr	r0, [pc, #20]	@ (8001918 <MX_USART2_UART_Init+0x4c>)
 8001904:	f001 fdde 	bl	80034c4 <HAL_UART_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800190e:	f7ff fe73 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000304 	.word	0x20000304
 800191c:	40004400 	.word	0x40004400

08001920 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08c      	sub	sp, #48	@ 0x30
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a36      	ldr	r2, [pc, #216]	@ (8001a18 <HAL_UART_MspInit+0xf8>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d135      	bne.n	80019ae <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
 8001946:	4b35      	ldr	r3, [pc, #212]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	4a34      	ldr	r2, [pc, #208]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 800194c:	f043 0310 	orr.w	r3, r3, #16
 8001950:	6453      	str	r3, [r2, #68]	@ 0x44
 8001952:	4b32      	ldr	r3, [pc, #200]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	4b2e      	ldr	r3, [pc, #184]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a2d      	ldr	r2, [pc, #180]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RBERRY_TX_Pin|RBERRY_RX_Pin;
 800197a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800197e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001988:	2303      	movs	r3, #3
 800198a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800198c:	2307      	movs	r3, #7
 800198e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	f107 031c 	add.w	r3, r7, #28
 8001994:	4619      	mov	r1, r3
 8001996:	4822      	ldr	r0, [pc, #136]	@ (8001a20 <HAL_UART_MspInit+0x100>)
 8001998:	f000 fcba 	bl	8002310 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	2025      	movs	r0, #37	@ 0x25
 80019a2:	f000 fbec 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019a6:	2025      	movs	r0, #37	@ 0x25
 80019a8:	f000 fc05 	bl	80021b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019ac:	e030      	b.n	8001a10 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001a24 <HAL_UART_MspInit+0x104>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d12b      	bne.n	8001a10 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	4b17      	ldr	r3, [pc, #92]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c0:	4a16      	ldr	r2, [pc, #88]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c8:	4b14      	ldr	r3, [pc, #80]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019dc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <HAL_UART_MspInit+0xfc>)
 80019e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USB_TX_Pin|USB_RX_Pin;
 80019f0:	230c      	movs	r3, #12
 80019f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fc:	2303      	movs	r3, #3
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a00:	2307      	movs	r3, #7
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a04:	f107 031c 	add.w	r3, r7, #28
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <HAL_UART_MspInit+0x100>)
 8001a0c:	f000 fc80 	bl	8002310 <HAL_GPIO_Init>
}
 8001a10:	bf00      	nop
 8001a12:	3730      	adds	r7, #48	@ 0x30
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40011000 	.word	0x40011000
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020000 	.word	0x40020000
 8001a24:	40004400 	.word	0x40004400

08001a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a2c:	f7ff ff12 	bl	8001854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a30:	480c      	ldr	r0, [pc, #48]	@ (8001a64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a32:	490d      	ldr	r1, [pc, #52]	@ (8001a68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a34:	4a0d      	ldr	r2, [pc, #52]	@ (8001a6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a38:	e002      	b.n	8001a40 <LoopCopyDataInit>

08001a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3e:	3304      	adds	r3, #4

08001a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a44:	d3f9      	bcc.n	8001a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a46:	4a0a      	ldr	r2, [pc, #40]	@ (8001a70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a48:	4c0a      	ldr	r4, [pc, #40]	@ (8001a74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a4c:	e001      	b.n	8001a52 <LoopFillZerobss>

08001a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a50:	3204      	adds	r2, #4

08001a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a54:	d3fb      	bcc.n	8001a4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a56:	f003 fc23 	bl	80052a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5a:	f7ff fd01 	bl	8001460 <main>
  bx  lr    
 8001a5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a68:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001a6c:	080077d0 	.word	0x080077d0
  ldr r2, =_sbss
 8001a70:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001a74:	2000049c 	.word	0x2000049c

08001a78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a78:	e7fe      	b.n	8001a78 <ADC_IRQHandler>
	...

08001a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a80:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_Init+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0d      	ldr	r2, [pc, #52]	@ (8001abc <HAL_Init+0x40>)
 8001a86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_Init+0x40>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <HAL_Init+0x40>)
 8001a92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <HAL_Init+0x40>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_Init+0x40>)
 8001a9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	f000 fb5f 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f000 f808 	bl	8001ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab0:	f7ff fda8 	bl	8001604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023c00 	.word	0x40023c00

08001ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <HAL_InitTick+0x54>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <HAL_InitTick+0x58>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fb77 	bl	80021d2 <HAL_SYSTICK_Config>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00e      	b.n	8001b0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b0f      	cmp	r3, #15
 8001af2:	d80a      	bhi.n	8001b0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af4:	2200      	movs	r2, #0
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f000 fb3f 	bl	800217e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b00:	4a06      	ldr	r2, [pc, #24]	@ (8001b1c <HAL_InitTick+0x5c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	e000      	b.n	8001b0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000028 	.word	0x20000028
 8001b18:	20000030 	.word	0x20000030
 8001b1c:	2000002c 	.word	0x2000002c

08001b20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b24:	4b06      	ldr	r3, [pc, #24]	@ (8001b40 <HAL_IncTick+0x20>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <HAL_IncTick+0x24>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a04      	ldr	r2, [pc, #16]	@ (8001b44 <HAL_IncTick+0x24>)
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000030 	.word	0x20000030
 8001b44:	2000034c 	.word	0x2000034c

08001b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b4c:	4b03      	ldr	r3, [pc, #12]	@ (8001b5c <HAL_GetTick+0x14>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	2000034c 	.word	0x2000034c

08001b60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b68:	f7ff ffee 	bl	8001b48 <HAL_GetTick>
 8001b6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d005      	beq.n	8001b86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_Delay+0x44>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4413      	add	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b86:	bf00      	nop
 8001b88:	f7ff ffde 	bl	8001b48 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d8f7      	bhi.n	8001b88 <HAL_Delay+0x28>
  {
  }
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000030 	.word	0x20000030

08001ba8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e0ed      	b.n	8001d96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff fb02 	bl	80011d0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bdc:	f7ff ffb4 	bl	8001b48 <HAL_GetTick>
 8001be0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001be2:	e012      	b.n	8001c0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001be4:	f7ff ffb0 	bl	8001b48 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b0a      	cmp	r3, #10
 8001bf0:	d90b      	bls.n	8001c0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2205      	movs	r2, #5
 8001c02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e0c5      	b.n	8001d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0e5      	beq.n	8001be4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0202 	bic.w	r2, r2, #2
 8001c26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c28:	f7ff ff8e 	bl	8001b48 <HAL_GetTick>
 8001c2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c2e:	e012      	b.n	8001c56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c30:	f7ff ff8a 	bl	8001b48 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b0a      	cmp	r3, #10
 8001c3c:	d90b      	bls.n	8001c56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2205      	movs	r2, #5
 8001c4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e09f      	b.n	8001d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1e5      	bne.n	8001c30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7e1b      	ldrb	r3, [r3, #24]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d108      	bne.n	8001c7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e007      	b.n	8001c8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	7e5b      	ldrb	r3, [r3, #25]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d108      	bne.n	8001ca8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e007      	b.n	8001cb8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001cb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	7e9b      	ldrb	r3, [r3, #26]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d108      	bne.n	8001cd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0220 	orr.w	r2, r2, #32
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	e007      	b.n	8001ce2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0220 	bic.w	r2, r2, #32
 8001ce0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	7edb      	ldrb	r3, [r3, #27]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d108      	bne.n	8001cfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0210 	bic.w	r2, r2, #16
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	e007      	b.n	8001d0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0210 	orr.w	r2, r2, #16
 8001d0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	7f1b      	ldrb	r3, [r3, #28]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d108      	bne.n	8001d26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 0208 	orr.w	r2, r2, #8
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	e007      	b.n	8001d36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f022 0208 	bic.w	r2, r2, #8
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7f5b      	ldrb	r3, [r3, #29]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d108      	bne.n	8001d50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f042 0204 	orr.w	r2, r2, #4
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	e007      	b.n	8001d60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0204 	bic.w	r2, r2, #4
 8001d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	ea42 0103 	orr.w	r1, r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	1e5a      	subs	r2, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b084      	sub	sp, #16
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d12e      	bne.n	8001e10 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2202      	movs	r2, #2
 8001db6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 0201 	bic.w	r2, r2, #1
 8001dc8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001dca:	f7ff febd 	bl	8001b48 <HAL_GetTick>
 8001dce:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001dd0:	e012      	b.n	8001df8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001dd2:	f7ff feb9 	bl	8001b48 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b0a      	cmp	r3, #10
 8001dde:	d90b      	bls.n	8001df8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2205      	movs	r2, #5
 8001df0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e012      	b.n	8001e1e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1e5      	bne.n	8001dd2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e006      	b.n	8001e1e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e14:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
  }
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b089      	sub	sp, #36	@ 0x24
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e44:	7ffb      	ldrb	r3, [r7, #31]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d003      	beq.n	8001e52 <HAL_CAN_AddTxMessage+0x2c>
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	f040 80ad 	bne.w	8001fac <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10a      	bne.n	8001e72 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d105      	bne.n	8001e72 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 8095 	beq.w	8001f9c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	0e1b      	lsrs	r3, r3, #24
 8001e76:	f003 0303 	and.w	r3, r3, #3
 8001e7a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	409a      	lsls	r2, r3
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10d      	bne.n	8001eaa <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001e98:	68f9      	ldr	r1, [r7, #12]
 8001e9a:	6809      	ldr	r1, [r1, #0]
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3318      	adds	r3, #24
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	440b      	add	r3, r1
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	e00f      	b.n	8001eca <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001eb4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001eba:	68f9      	ldr	r1, [r7, #12]
 8001ebc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001ebe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	3318      	adds	r3, #24
 8001ec4:	011b      	lsls	r3, r3, #4
 8001ec6:	440b      	add	r3, r1
 8001ec8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6819      	ldr	r1, [r3, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	3318      	adds	r3, #24
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	440b      	add	r3, r1
 8001eda:	3304      	adds	r3, #4
 8001edc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	7d1b      	ldrb	r3, [r3, #20]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d111      	bne.n	8001f0a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	3318      	adds	r3, #24
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	4413      	add	r3, r2
 8001ef2:	3304      	adds	r3, #4
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	6811      	ldr	r1, [r2, #0]
 8001efa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	3318      	adds	r3, #24
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	440b      	add	r3, r1
 8001f06:	3304      	adds	r3, #4
 8001f08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3307      	adds	r3, #7
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	061a      	lsls	r2, r3, #24
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3306      	adds	r3, #6
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	041b      	lsls	r3, r3, #16
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3305      	adds	r3, #5
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	021b      	lsls	r3, r3, #8
 8001f24:	4313      	orrs	r3, r2
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	3204      	adds	r2, #4
 8001f2a:	7812      	ldrb	r2, [r2, #0]
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	6811      	ldr	r1, [r2, #0]
 8001f32:	ea43 0200 	orr.w	r2, r3, r0
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	011b      	lsls	r3, r3, #4
 8001f3a:	440b      	add	r3, r1
 8001f3c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001f40:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3303      	adds	r3, #3
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	061a      	lsls	r2, r3, #24
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	041b      	lsls	r3, r3, #16
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3301      	adds	r3, #1
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	021b      	lsls	r3, r3, #8
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	7812      	ldrb	r2, [r2, #0]
 8001f62:	4610      	mov	r0, r2
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	6811      	ldr	r1, [r2, #0]
 8001f68:	ea43 0200 	orr.w	r2, r3, r0
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	440b      	add	r3, r1
 8001f72:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001f76:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	3318      	adds	r3, #24
 8001f80:	011b      	lsls	r3, r3, #4
 8001f82:	4413      	add	r3, r2
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	6811      	ldr	r1, [r2, #0]
 8001f8a:	f043 0201 	orr.w	r2, r3, #1
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	3318      	adds	r3, #24
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	440b      	add	r3, r1
 8001f96:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	e00e      	b.n	8001fba <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e006      	b.n	8001fba <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
  }
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3724      	adds	r7, #36	@ 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f003 0307 	and.w	r3, r3, #7
 8001fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <__NVIC_SetPriorityGrouping+0x44>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffa:	4a04      	ldr	r2, [pc, #16]	@ (800200c <__NVIC_SetPriorityGrouping+0x44>)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	60d3      	str	r3, [r2, #12]
}
 8002000:	bf00      	nop
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002014:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <__NVIC_GetPriorityGrouping+0x18>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	0a1b      	lsrs	r3, r3, #8
 800201a:	f003 0307 	and.w	r3, r3, #7
}
 800201e:	4618      	mov	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	2b00      	cmp	r3, #0
 800203c:	db0b      	blt.n	8002056 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	f003 021f 	and.w	r2, r3, #31
 8002044:	4907      	ldr	r1, [pc, #28]	@ (8002064 <__NVIC_EnableIRQ+0x38>)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	2001      	movs	r0, #1
 800204e:	fa00 f202 	lsl.w	r2, r0, r2
 8002052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	e000e100 	.word	0xe000e100

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	@ (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	@ (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	@ 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	@ 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f7ff ff8e 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff29 	bl	8001fc8 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002190:	f7ff ff3e 	bl	8002010 <__NVIC_GetPriorityGrouping>
 8002194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	6978      	ldr	r0, [r7, #20]
 800219c:	f7ff ff8e 	bl	80020bc <NVIC_EncodePriority>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff5d 	bl	8002068 <__NVIC_SetPriority>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff31 	bl	800202c <__NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ffa2 	bl	8002124 <SysTick_Config>
 80021e0:	4603      	mov	r3, r0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b084      	sub	sp, #16
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80021f8:	f7ff fca6 	bl	8001b48 <HAL_GetTick>
 80021fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d008      	beq.n	800221c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2280      	movs	r2, #128	@ 0x80
 800220e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e052      	b.n	80022c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0216 	bic.w	r2, r2, #22
 800222a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	695a      	ldr	r2, [r3, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800223a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002240:	2b00      	cmp	r3, #0
 8002242:	d103      	bne.n	800224c <HAL_DMA_Abort+0x62>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002248:	2b00      	cmp	r3, #0
 800224a:	d007      	beq.n	800225c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f022 0208 	bic.w	r2, r2, #8
 800225a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 0201 	bic.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800226c:	e013      	b.n	8002296 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800226e:	f7ff fc6b 	bl	8001b48 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b05      	cmp	r3, #5
 800227a:	d90c      	bls.n	8002296 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2220      	movs	r2, #32
 8002280:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2203      	movs	r2, #3
 8002286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e015      	b.n	80022c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1e4      	bne.n	800226e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a8:	223f      	movs	r2, #63	@ 0x3f
 80022aa:	409a      	lsls	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b083      	sub	sp, #12
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d004      	beq.n	80022e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2280      	movs	r2, #128	@ 0x80
 80022e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e00c      	b.n	8002302 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2205      	movs	r2, #5
 80022ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 0201 	bic.w	r2, r2, #1
 80022fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002326:	2300      	movs	r3, #0
 8002328:	61fb      	str	r3, [r7, #28]
 800232a:	e165      	b.n	80025f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800232c:	2201      	movs	r2, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	429a      	cmp	r2, r3
 8002346:	f040 8154 	bne.w	80025f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d005      	beq.n	8002362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800235e:	2b02      	cmp	r3, #2
 8002360:	d130      	bne.n	80023c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	2203      	movs	r2, #3
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4013      	ands	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68da      	ldr	r2, [r3, #12]
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002398:	2201      	movs	r2, #1
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	f003 0201 	and.w	r2, r3, #1
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d017      	beq.n	8002400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	2203      	movs	r2, #3
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4013      	ands	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0303 	and.w	r3, r3, #3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d123      	bne.n	8002454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	08da      	lsrs	r2, r3, #3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3208      	adds	r2, #8
 8002414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	220f      	movs	r2, #15
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	691a      	ldr	r2, [r3, #16]
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	08da      	lsrs	r2, r3, #3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3208      	adds	r2, #8
 800244e:	69b9      	ldr	r1, [r7, #24]
 8002450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 0203 	and.w	r2, r3, #3
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80ae 	beq.w	80025f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b5d      	ldr	r3, [pc, #372]	@ (8002610 <HAL_GPIO_Init+0x300>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249e:	4a5c      	ldr	r2, [pc, #368]	@ (8002610 <HAL_GPIO_Init+0x300>)
 80024a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002610 <HAL_GPIO_Init+0x300>)
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024b2:	4a58      	ldr	r2, [pc, #352]	@ (8002614 <HAL_GPIO_Init+0x304>)
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	089b      	lsrs	r3, r3, #2
 80024b8:	3302      	adds	r3, #2
 80024ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	220f      	movs	r2, #15
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002618 <HAL_GPIO_Init+0x308>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d025      	beq.n	800252a <HAL_GPIO_Init+0x21a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a4e      	ldr	r2, [pc, #312]	@ (800261c <HAL_GPIO_Init+0x30c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01f      	beq.n	8002526 <HAL_GPIO_Init+0x216>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002620 <HAL_GPIO_Init+0x310>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d019      	beq.n	8002522 <HAL_GPIO_Init+0x212>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002624 <HAL_GPIO_Init+0x314>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d013      	beq.n	800251e <HAL_GPIO_Init+0x20e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002628 <HAL_GPIO_Init+0x318>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d00d      	beq.n	800251a <HAL_GPIO_Init+0x20a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4a      	ldr	r2, [pc, #296]	@ (800262c <HAL_GPIO_Init+0x31c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d007      	beq.n	8002516 <HAL_GPIO_Init+0x206>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a49      	ldr	r2, [pc, #292]	@ (8002630 <HAL_GPIO_Init+0x320>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d101      	bne.n	8002512 <HAL_GPIO_Init+0x202>
 800250e:	2306      	movs	r3, #6
 8002510:	e00c      	b.n	800252c <HAL_GPIO_Init+0x21c>
 8002512:	2307      	movs	r3, #7
 8002514:	e00a      	b.n	800252c <HAL_GPIO_Init+0x21c>
 8002516:	2305      	movs	r3, #5
 8002518:	e008      	b.n	800252c <HAL_GPIO_Init+0x21c>
 800251a:	2304      	movs	r3, #4
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x21c>
 800251e:	2303      	movs	r3, #3
 8002520:	e004      	b.n	800252c <HAL_GPIO_Init+0x21c>
 8002522:	2302      	movs	r3, #2
 8002524:	e002      	b.n	800252c <HAL_GPIO_Init+0x21c>
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <HAL_GPIO_Init+0x21c>
 800252a:	2300      	movs	r3, #0
 800252c:	69fa      	ldr	r2, [r7, #28]
 800252e:	f002 0203 	and.w	r2, r2, #3
 8002532:	0092      	lsls	r2, r2, #2
 8002534:	4093      	lsls	r3, r2
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800253c:	4935      	ldr	r1, [pc, #212]	@ (8002614 <HAL_GPIO_Init+0x304>)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	089b      	lsrs	r3, r3, #2
 8002542:	3302      	adds	r3, #2
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800254a:	4b3a      	ldr	r3, [pc, #232]	@ (8002634 <HAL_GPIO_Init+0x324>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800256e:	4a31      	ldr	r2, [pc, #196]	@ (8002634 <HAL_GPIO_Init+0x324>)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002574:	4b2f      	ldr	r3, [pc, #188]	@ (8002634 <HAL_GPIO_Init+0x324>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002598:	4a26      	ldr	r2, [pc, #152]	@ (8002634 <HAL_GPIO_Init+0x324>)
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800259e:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_GPIO_Init+0x324>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	4013      	ands	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002634 <HAL_GPIO_Init+0x324>)
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002634 <HAL_GPIO_Init+0x324>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	43db      	mvns	r3, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4013      	ands	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025ec:	4a11      	ldr	r2, [pc, #68]	@ (8002634 <HAL_GPIO_Init+0x324>)
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3301      	adds	r3, #1
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	2b0f      	cmp	r3, #15
 80025fc:	f67f ae96 	bls.w	800232c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	3724      	adds	r7, #36	@ 0x24
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40023800 	.word	0x40023800
 8002614:	40013800 	.word	0x40013800
 8002618:	40020000 	.word	0x40020000
 800261c:	40020400 	.word	0x40020400
 8002620:	40020800 	.word	0x40020800
 8002624:	40020c00 	.word	0x40020c00
 8002628:	40021000 	.word	0x40021000
 800262c:	40021400 	.word	0x40021400
 8002630:	40021800 	.word	0x40021800
 8002634:	40013c00 	.word	0x40013c00

08002638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
 8002644:	4613      	mov	r3, r2
 8002646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002648:	787b      	ldrb	r3, [r7, #1]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800264e:	887a      	ldrh	r2, [r7, #2]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002654:	e003      	b.n	800265e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002656:	887b      	ldrh	r3, [r7, #2]
 8002658:	041a      	lsls	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	619a      	str	r2, [r3, #24]
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e12b      	b.n	80028d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d106      	bne.n	8002698 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7fe fe80 	bl	8001398 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2224      	movs	r2, #36	@ 0x24
 800269c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0201 	bic.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026d0:	f000 fa02 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 80026d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	4a81      	ldr	r2, [pc, #516]	@ (80028e0 <HAL_I2C_Init+0x274>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d807      	bhi.n	80026f0 <HAL_I2C_Init+0x84>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4a80      	ldr	r2, [pc, #512]	@ (80028e4 <HAL_I2C_Init+0x278>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	bf94      	ite	ls
 80026e8:	2301      	movls	r3, #1
 80026ea:	2300      	movhi	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	e006      	b.n	80026fe <HAL_I2C_Init+0x92>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a7d      	ldr	r2, [pc, #500]	@ (80028e8 <HAL_I2C_Init+0x27c>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	bf94      	ite	ls
 80026f8:	2301      	movls	r3, #1
 80026fa:	2300      	movhi	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e0e7      	b.n	80028d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4a78      	ldr	r2, [pc, #480]	@ (80028ec <HAL_I2C_Init+0x280>)
 800270a:	fba2 2303 	umull	r2, r3, r2, r3
 800270e:	0c9b      	lsrs	r3, r3, #18
 8002710:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	430a      	orrs	r2, r1
 8002724:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	4a6a      	ldr	r2, [pc, #424]	@ (80028e0 <HAL_I2C_Init+0x274>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d802      	bhi.n	8002740 <HAL_I2C_Init+0xd4>
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	3301      	adds	r3, #1
 800273e:	e009      	b.n	8002754 <HAL_I2C_Init+0xe8>
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002746:	fb02 f303 	mul.w	r3, r2, r3
 800274a:	4a69      	ldr	r2, [pc, #420]	@ (80028f0 <HAL_I2C_Init+0x284>)
 800274c:	fba2 2303 	umull	r2, r3, r2, r3
 8002750:	099b      	lsrs	r3, r3, #6
 8002752:	3301      	adds	r3, #1
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	430b      	orrs	r3, r1
 800275a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002766:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	495c      	ldr	r1, [pc, #368]	@ (80028e0 <HAL_I2C_Init+0x274>)
 8002770:	428b      	cmp	r3, r1
 8002772:	d819      	bhi.n	80027a8 <HAL_I2C_Init+0x13c>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	1e59      	subs	r1, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002782:	1c59      	adds	r1, r3, #1
 8002784:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002788:	400b      	ands	r3, r1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00a      	beq.n	80027a4 <HAL_I2C_Init+0x138>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	1e59      	subs	r1, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fbb1 f3f3 	udiv	r3, r1, r3
 800279c:	3301      	adds	r3, #1
 800279e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a2:	e051      	b.n	8002848 <HAL_I2C_Init+0x1dc>
 80027a4:	2304      	movs	r3, #4
 80027a6:	e04f      	b.n	8002848 <HAL_I2C_Init+0x1dc>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d111      	bne.n	80027d4 <HAL_I2C_Init+0x168>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1e58      	subs	r0, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6859      	ldr	r1, [r3, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	440b      	add	r3, r1
 80027be:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c2:	3301      	adds	r3, #1
 80027c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf0c      	ite	eq
 80027cc:	2301      	moveq	r3, #1
 80027ce:	2300      	movne	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	e012      	b.n	80027fa <HAL_I2C_Init+0x18e>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	1e58      	subs	r0, r3, #1
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	0099      	lsls	r1, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	bf0c      	ite	eq
 80027f4:	2301      	moveq	r3, #1
 80027f6:	2300      	movne	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_I2C_Init+0x196>
 80027fe:	2301      	movs	r3, #1
 8002800:	e022      	b.n	8002848 <HAL_I2C_Init+0x1dc>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10e      	bne.n	8002828 <HAL_I2C_Init+0x1bc>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1e58      	subs	r0, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6859      	ldr	r1, [r3, #4]
 8002812:	460b      	mov	r3, r1
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	440b      	add	r3, r1
 8002818:	fbb0 f3f3 	udiv	r3, r0, r3
 800281c:	3301      	adds	r3, #1
 800281e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002822:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002826:	e00f      	b.n	8002848 <HAL_I2C_Init+0x1dc>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	1e58      	subs	r0, r3, #1
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6859      	ldr	r1, [r3, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	440b      	add	r3, r1
 8002836:	0099      	lsls	r1, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	fbb0 f3f3 	udiv	r3, r0, r3
 800283e:	3301      	adds	r3, #1
 8002840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002844:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002848:	6879      	ldr	r1, [r7, #4]
 800284a:	6809      	ldr	r1, [r1, #0]
 800284c:	4313      	orrs	r3, r2
 800284e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69da      	ldr	r2, [r3, #28]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002876:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6911      	ldr	r1, [r2, #16]
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	68d2      	ldr	r2, [r2, #12]
 8002882:	4311      	orrs	r1, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	430b      	orrs	r3, r1
 800288a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2220      	movs	r2, #32
 80028c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	000186a0 	.word	0x000186a0
 80028e4:	001e847f 	.word	0x001e847f
 80028e8:	003d08ff 	.word	0x003d08ff
 80028ec:	431bde83 	.word	0x431bde83
 80028f0:	10624dd3 	.word	0x10624dd3

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0cc      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002908:	4b68      	ldr	r3, [pc, #416]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d90c      	bls.n	8002930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b65      	ldr	r3, [pc, #404]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4a58      	ldr	r2, [pc, #352]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002952:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a52      	ldr	r2, [pc, #328]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800296a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	4313      	orrs	r3, r2
 800297c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d044      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d119      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d003      	beq.n	80029b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d109      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e06f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e067      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d2:	4b37      	ldr	r3, [pc, #220]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f023 0203 	bic.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4934      	ldr	r1, [pc, #208]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e4:	f7ff f8b0 	bl	8001b48 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ea:	e00a      	b.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ec:	f7ff f8ac 	bl	8001b48 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e04f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 020c 	and.w	r2, r3, #12
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d1eb      	bne.n	80029ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 030f 	and.w	r3, r3, #15
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d20c      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f855 	bl	8002b28 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <HAL_RCC_ClockConfig+0x1c8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff f810 	bl	8001ac0 <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	08007434 	.word	0x08007434
 8002ab8:	20000028 	.word	0x20000028
 8002abc:	2000002c 	.word	0x2000002c

08002ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	@ (8002ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20000028 	.word	0x20000028

08002ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002adc:	f7ff fff0 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0a9b      	lsrs	r3, r3, #10
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	@ (8002afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	08007444 	.word	0x08007444

08002b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b04:	f7ff ffdc 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	0b5b      	lsrs	r3, r3, #13
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b16:	5ccb      	ldrb	r3, [r1, r3]
 8002b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40023800 	.word	0x40023800
 8002b24:	08007444 	.word	0x08007444

08002b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b2c:	b0ae      	sub	sp, #184	@ 0xb8
 8002b2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b4e:	4bcb      	ldr	r3, [pc, #812]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	2b0c      	cmp	r3, #12
 8002b58:	f200 8206 	bhi.w	8002f68 <HAL_RCC_GetSysClockFreq+0x440>
 8002b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b64 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b62:	bf00      	nop
 8002b64:	08002b99 	.word	0x08002b99
 8002b68:	08002f69 	.word	0x08002f69
 8002b6c:	08002f69 	.word	0x08002f69
 8002b70:	08002f69 	.word	0x08002f69
 8002b74:	08002ba1 	.word	0x08002ba1
 8002b78:	08002f69 	.word	0x08002f69
 8002b7c:	08002f69 	.word	0x08002f69
 8002b80:	08002f69 	.word	0x08002f69
 8002b84:	08002ba9 	.word	0x08002ba9
 8002b88:	08002f69 	.word	0x08002f69
 8002b8c:	08002f69 	.word	0x08002f69
 8002b90:	08002f69 	.word	0x08002f69
 8002b94:	08002d99 	.word	0x08002d99
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b98:	4bb9      	ldr	r3, [pc, #740]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0x358>)
 8002b9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002b9e:	e1e7      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ba0:	4bb8      	ldr	r3, [pc, #736]	@ (8002e84 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ba6:	e1e3      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba8:	4bb4      	ldr	r3, [pc, #720]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bb4:	4bb1      	ldr	r3, [pc, #708]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d071      	beq.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc0:	4bae      	ldr	r3, [pc, #696]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	099b      	lsrs	r3, r3, #6
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002bcc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002be2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002be6:	4622      	mov	r2, r4
 8002be8:	462b      	mov	r3, r5
 8002bea:	f04f 0000 	mov.w	r0, #0
 8002bee:	f04f 0100 	mov.w	r1, #0
 8002bf2:	0159      	lsls	r1, r3, #5
 8002bf4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bf8:	0150      	lsls	r0, r2, #5
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4621      	mov	r1, r4
 8002c00:	1a51      	subs	r1, r2, r1
 8002c02:	6439      	str	r1, [r7, #64]	@ 0x40
 8002c04:	4629      	mov	r1, r5
 8002c06:	eb63 0301 	sbc.w	r3, r3, r1
 8002c0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c0c:	f04f 0200 	mov.w	r2, #0
 8002c10:	f04f 0300 	mov.w	r3, #0
 8002c14:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002c18:	4649      	mov	r1, r9
 8002c1a:	018b      	lsls	r3, r1, #6
 8002c1c:	4641      	mov	r1, r8
 8002c1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c22:	4641      	mov	r1, r8
 8002c24:	018a      	lsls	r2, r1, #6
 8002c26:	4641      	mov	r1, r8
 8002c28:	1a51      	subs	r1, r2, r1
 8002c2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c2c:	4649      	mov	r1, r9
 8002c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002c40:	4649      	mov	r1, r9
 8002c42:	00cb      	lsls	r3, r1, #3
 8002c44:	4641      	mov	r1, r8
 8002c46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c4a:	4641      	mov	r1, r8
 8002c4c:	00ca      	lsls	r2, r1, #3
 8002c4e:	4610      	mov	r0, r2
 8002c50:	4619      	mov	r1, r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	4622      	mov	r2, r4
 8002c56:	189b      	adds	r3, r3, r2
 8002c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c5a:	462b      	mov	r3, r5
 8002c5c:	460a      	mov	r2, r1
 8002c5e:	eb42 0303 	adc.w	r3, r2, r3
 8002c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c64:	f04f 0200 	mov.w	r2, #0
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c70:	4629      	mov	r1, r5
 8002c72:	024b      	lsls	r3, r1, #9
 8002c74:	4621      	mov	r1, r4
 8002c76:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c7a:	4621      	mov	r1, r4
 8002c7c:	024a      	lsls	r2, r1, #9
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c86:	2200      	movs	r2, #0
 8002c88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c90:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002c94:	f7fd ffa8 	bl	8000be8 <__aeabi_uldivmod>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ca2:	e067      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca4:	4b75      	ldr	r3, [pc, #468]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	099b      	lsrs	r3, r3, #6
 8002caa:	2200      	movs	r2, #0
 8002cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002cb0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002cb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cc2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002cc6:	4622      	mov	r2, r4
 8002cc8:	462b      	mov	r3, r5
 8002cca:	f04f 0000 	mov.w	r0, #0
 8002cce:	f04f 0100 	mov.w	r1, #0
 8002cd2:	0159      	lsls	r1, r3, #5
 8002cd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cd8:	0150      	lsls	r0, r2, #5
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4621      	mov	r1, r4
 8002ce0:	1a51      	subs	r1, r2, r1
 8002ce2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	eb63 0301 	sbc.w	r3, r3, r1
 8002cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cec:	f04f 0200 	mov.w	r2, #0
 8002cf0:	f04f 0300 	mov.w	r3, #0
 8002cf4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002cf8:	4649      	mov	r1, r9
 8002cfa:	018b      	lsls	r3, r1, #6
 8002cfc:	4641      	mov	r1, r8
 8002cfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d02:	4641      	mov	r1, r8
 8002d04:	018a      	lsls	r2, r1, #6
 8002d06:	4641      	mov	r1, r8
 8002d08:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d0c:	4649      	mov	r1, r9
 8002d0e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	f04f 0300 	mov.w	r3, #0
 8002d1a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d1e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d22:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d26:	4692      	mov	sl, r2
 8002d28:	469b      	mov	fp, r3
 8002d2a:	4623      	mov	r3, r4
 8002d2c:	eb1a 0303 	adds.w	r3, sl, r3
 8002d30:	623b      	str	r3, [r7, #32]
 8002d32:	462b      	mov	r3, r5
 8002d34:	eb4b 0303 	adc.w	r3, fp, r3
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d3a:	f04f 0200 	mov.w	r2, #0
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002d46:	4629      	mov	r1, r5
 8002d48:	028b      	lsls	r3, r1, #10
 8002d4a:	4621      	mov	r1, r4
 8002d4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d50:	4621      	mov	r1, r4
 8002d52:	028a      	lsls	r2, r1, #10
 8002d54:	4610      	mov	r0, r2
 8002d56:	4619      	mov	r1, r3
 8002d58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d60:	677a      	str	r2, [r7, #116]	@ 0x74
 8002d62:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002d66:	f7fd ff3f 	bl	8000be8 <__aeabi_uldivmod>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4613      	mov	r3, r2
 8002d70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d74:	4b41      	ldr	r3, [pc, #260]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	0c1b      	lsrs	r3, r3, #16
 8002d7a:	f003 0303 	and.w	r3, r3, #3
 8002d7e:	3301      	adds	r3, #1
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002d86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002d8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002d96:	e0eb      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d98:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002da0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002da4:	4b35      	ldr	r3, [pc, #212]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d06b      	beq.n	8002e88 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002db0:	4b32      	ldr	r3, [pc, #200]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x354>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	099b      	lsrs	r3, r3, #6
 8002db6:	2200      	movs	r2, #0
 8002db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002dba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002dbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dc2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002dc8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002dcc:	4622      	mov	r2, r4
 8002dce:	462b      	mov	r3, r5
 8002dd0:	f04f 0000 	mov.w	r0, #0
 8002dd4:	f04f 0100 	mov.w	r1, #0
 8002dd8:	0159      	lsls	r1, r3, #5
 8002dda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dde:	0150      	lsls	r0, r2, #5
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4621      	mov	r1, r4
 8002de6:	1a51      	subs	r1, r2, r1
 8002de8:	61b9      	str	r1, [r7, #24]
 8002dea:	4629      	mov	r1, r5
 8002dec:	eb63 0301 	sbc.w	r3, r3, r1
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	f04f 0300 	mov.w	r3, #0
 8002dfa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002dfe:	4659      	mov	r1, fp
 8002e00:	018b      	lsls	r3, r1, #6
 8002e02:	4651      	mov	r1, sl
 8002e04:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e08:	4651      	mov	r1, sl
 8002e0a:	018a      	lsls	r2, r1, #6
 8002e0c:	4651      	mov	r1, sl
 8002e0e:	ebb2 0801 	subs.w	r8, r2, r1
 8002e12:	4659      	mov	r1, fp
 8002e14:	eb63 0901 	sbc.w	r9, r3, r1
 8002e18:	f04f 0200 	mov.w	r2, #0
 8002e1c:	f04f 0300 	mov.w	r3, #0
 8002e20:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e24:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e28:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e2c:	4690      	mov	r8, r2
 8002e2e:	4699      	mov	r9, r3
 8002e30:	4623      	mov	r3, r4
 8002e32:	eb18 0303 	adds.w	r3, r8, r3
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	462b      	mov	r3, r5
 8002e3a:	eb49 0303 	adc.w	r3, r9, r3
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	f04f 0300 	mov.w	r3, #0
 8002e48:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	024b      	lsls	r3, r1, #9
 8002e50:	4621      	mov	r1, r4
 8002e52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e56:	4621      	mov	r1, r4
 8002e58:	024a      	lsls	r2, r1, #9
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e62:	2200      	movs	r2, #0
 8002e64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002e66:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002e68:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002e6c:	f7fd febc 	bl	8000be8 <__aeabi_uldivmod>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4613      	mov	r3, r2
 8002e76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e7a:	e065      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x420>
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	00f42400 	.word	0x00f42400
 8002e84:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e88:	4b3d      	ldr	r3, [pc, #244]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	099b      	lsrs	r3, r3, #6
 8002e8e:	2200      	movs	r2, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	4611      	mov	r1, r2
 8002e94:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e98:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e9e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002ea2:	4642      	mov	r2, r8
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	f04f 0000 	mov.w	r0, #0
 8002eaa:	f04f 0100 	mov.w	r1, #0
 8002eae:	0159      	lsls	r1, r3, #5
 8002eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eb4:	0150      	lsls	r0, r2, #5
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4641      	mov	r1, r8
 8002ebc:	1a51      	subs	r1, r2, r1
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	4649      	mov	r1, r9
 8002ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002ed4:	4659      	mov	r1, fp
 8002ed6:	018b      	lsls	r3, r1, #6
 8002ed8:	4651      	mov	r1, sl
 8002eda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ede:	4651      	mov	r1, sl
 8002ee0:	018a      	lsls	r2, r1, #6
 8002ee2:	4651      	mov	r1, sl
 8002ee4:	1a54      	subs	r4, r2, r1
 8002ee6:	4659      	mov	r1, fp
 8002ee8:	eb63 0501 	sbc.w	r5, r3, r1
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	00eb      	lsls	r3, r5, #3
 8002ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002efa:	00e2      	lsls	r2, r4, #3
 8002efc:	4614      	mov	r4, r2
 8002efe:	461d      	mov	r5, r3
 8002f00:	4643      	mov	r3, r8
 8002f02:	18e3      	adds	r3, r4, r3
 8002f04:	603b      	str	r3, [r7, #0]
 8002f06:	464b      	mov	r3, r9
 8002f08:	eb45 0303 	adc.w	r3, r5, r3
 8002f0c:	607b      	str	r3, [r7, #4]
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	f04f 0300 	mov.w	r3, #0
 8002f16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	028b      	lsls	r3, r1, #10
 8002f1e:	4621      	mov	r1, r4
 8002f20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f24:	4621      	mov	r1, r4
 8002f26:	028a      	lsls	r2, r1, #10
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f30:	2200      	movs	r2, #0
 8002f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f34:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002f36:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f3a:	f7fd fe55 	bl	8000be8 <__aeabi_uldivmod>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4613      	mov	r3, r2
 8002f44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002f48:	4b0d      	ldr	r3, [pc, #52]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x458>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	0f1b      	lsrs	r3, r3, #28
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002f56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f66:	e003      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f68:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002f6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	37b8      	adds	r7, #184	@ 0xb8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023800 	.word	0x40023800
 8002f84:	00f42400 	.word	0x00f42400

08002f88 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e28d      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 8083 	beq.w	80030ae <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002fa8:	4b94      	ldr	r3, [pc, #592]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 030c 	and.w	r3, r3, #12
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d019      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002fb4:	4b91      	ldr	r3, [pc, #580]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 030c 	and.w	r3, r3, #12
        || \
 8002fbc:	2b08      	cmp	r3, #8
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002fc0:	4b8e      	ldr	r3, [pc, #568]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fcc:	d00c      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fce:	4b8b      	ldr	r3, [pc, #556]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002fd6:	2b0c      	cmp	r3, #12
 8002fd8:	d112      	bne.n	8003000 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fda:	4b88      	ldr	r3, [pc, #544]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fe6:	d10b      	bne.n	8003000 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe8:	4b84      	ldr	r3, [pc, #528]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d05b      	beq.n	80030ac <HAL_RCC_OscConfig+0x124>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d157      	bne.n	80030ac <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e25a      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003008:	d106      	bne.n	8003018 <HAL_RCC_OscConfig+0x90>
 800300a:	4b7c      	ldr	r3, [pc, #496]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a7b      	ldr	r2, [pc, #492]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	e01d      	b.n	8003054 <HAL_RCC_OscConfig+0xcc>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0xb4>
 8003022:	4b76      	ldr	r3, [pc, #472]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a75      	ldr	r2, [pc, #468]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b73      	ldr	r3, [pc, #460]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a72      	ldr	r2, [pc, #456]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0xcc>
 800303c:	4b6f      	ldr	r3, [pc, #444]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a6e      	ldr	r2, [pc, #440]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b6c      	ldr	r3, [pc, #432]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a6b      	ldr	r2, [pc, #428]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800304e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe fd74 	bl	8001b48 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe fd70 	bl	8001b48 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e21f      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003076:	4b61      	ldr	r3, [pc, #388]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0xdc>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7fe fd60 	bl	8001b48 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7fe fd5c 	bl	8001b48 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e20b      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800309e:	4b57      	ldr	r3, [pc, #348]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x104>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d06f      	beq.n	800319a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80030ba:	4b50      	ldr	r3, [pc, #320]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d017      	beq.n	80030f6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80030c6:	4b4d      	ldr	r3, [pc, #308]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 030c 	and.w	r3, r3, #12
        || \
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d105      	bne.n	80030de <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80030d2:	4b4a      	ldr	r3, [pc, #296]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00b      	beq.n	80030f6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030de:	4b47      	ldr	r3, [pc, #284]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80030e6:	2b0c      	cmp	r3, #12
 80030e8:	d11c      	bne.n	8003124 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ea:	4b44      	ldr	r3, [pc, #272]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d116      	bne.n	8003124 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f6:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d005      	beq.n	800310e <HAL_RCC_OscConfig+0x186>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d001      	beq.n	800310e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e1d3      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310e:	4b3b      	ldr	r3, [pc, #236]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	4937      	ldr	r1, [pc, #220]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003122:	e03a      	b.n	800319a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d020      	beq.n	800316e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800312c:	4b34      	ldr	r3, [pc, #208]	@ (8003200 <HAL_RCC_OscConfig+0x278>)
 800312e:	2201      	movs	r2, #1
 8003130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003132:	f7fe fd09 	bl	8001b48 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313a:	f7fe fd05 	bl	8001b48 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e1b4      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800314c:	4b2b      	ldr	r3, [pc, #172]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0f0      	beq.n	800313a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003158:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	4925      	ldr	r1, [pc, #148]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003168:	4313      	orrs	r3, r2
 800316a:	600b      	str	r3, [r1, #0]
 800316c:	e015      	b.n	800319a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800316e:	4b24      	ldr	r3, [pc, #144]	@ (8003200 <HAL_RCC_OscConfig+0x278>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fe fce8 	bl	8001b48 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800317c:	f7fe fce4 	bl	8001b48 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e193      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318e:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d036      	beq.n	8003214 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <HAL_RCC_OscConfig+0x27c>)
 80031b0:	2201      	movs	r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fe fcc8 	bl	8001b48 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031bc:	f7fe fcc4 	bl	8001b48 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e173      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ce:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <HAL_RCC_OscConfig+0x274>)
 80031d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0x234>
 80031da:	e01b      	b.n	8003214 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_RCC_OscConfig+0x27c>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e2:	f7fe fcb1 	bl	8001b48 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e8:	e00e      	b.n	8003208 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ea:	f7fe fcad 	bl	8001b48 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d907      	bls.n	8003208 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e15c      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
 80031fc:	40023800 	.word	0x40023800
 8003200:	42470000 	.word	0x42470000
 8003204:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003208:	4b8a      	ldr	r3, [pc, #552]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800320a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1ea      	bne.n	80031ea <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 8097 	beq.w	8003350 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003222:	2300      	movs	r3, #0
 8003224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003226:	4b83      	ldr	r3, [pc, #524]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10f      	bne.n	8003252 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	4b7f      	ldr	r3, [pc, #508]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	4a7e      	ldr	r2, [pc, #504]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800323c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003240:	6413      	str	r3, [r2, #64]	@ 0x40
 8003242:	4b7c      	ldr	r3, [pc, #496]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800324a:	60bb      	str	r3, [r7, #8]
 800324c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800324e:	2301      	movs	r3, #1
 8003250:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003252:	4b79      	ldr	r3, [pc, #484]	@ (8003438 <HAL_RCC_OscConfig+0x4b0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800325a:	2b00      	cmp	r3, #0
 800325c:	d118      	bne.n	8003290 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800325e:	4b76      	ldr	r3, [pc, #472]	@ (8003438 <HAL_RCC_OscConfig+0x4b0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a75      	ldr	r2, [pc, #468]	@ (8003438 <HAL_RCC_OscConfig+0x4b0>)
 8003264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003268:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800326a:	f7fe fc6d 	bl	8001b48 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003272:	f7fe fc69 	bl	8001b48 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e118      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003284:	4b6c      	ldr	r3, [pc, #432]	@ (8003438 <HAL_RCC_OscConfig+0x4b0>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f0      	beq.n	8003272 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d106      	bne.n	80032a6 <HAL_RCC_OscConfig+0x31e>
 8003298:	4b66      	ldr	r3, [pc, #408]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4a65      	ldr	r2, [pc, #404]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a4:	e01c      	b.n	80032e0 <HAL_RCC_OscConfig+0x358>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b05      	cmp	r3, #5
 80032ac:	d10c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x340>
 80032ae:	4b61      	ldr	r3, [pc, #388]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b2:	4a60      	ldr	r2, [pc, #384]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ba:	4b5e      	ldr	r3, [pc, #376]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032be:	4a5d      	ldr	r2, [pc, #372]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c6:	e00b      	b.n	80032e0 <HAL_RCC_OscConfig+0x358>
 80032c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032cc:	4a59      	ldr	r2, [pc, #356]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032ce:	f023 0301 	bic.w	r3, r3, #1
 80032d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032d4:	4b57      	ldr	r3, [pc, #348]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d8:	4a56      	ldr	r2, [pc, #344]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80032da:	f023 0304 	bic.w	r3, r3, #4
 80032de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e8:	f7fe fc2e 	bl	8001b48 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ee:	e00a      	b.n	8003306 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f0:	f7fe fc2a 	bl	8001b48 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032fe:	4293      	cmp	r3, r2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e0d7      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003306:	4b4b      	ldr	r3, [pc, #300]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0ee      	beq.n	80032f0 <HAL_RCC_OscConfig+0x368>
 8003312:	e014      	b.n	800333e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7fe fc18 	bl	8001b48 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331a:	e00a      	b.n	8003332 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800331c:	f7fe fc14 	bl	8001b48 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800332a:	4293      	cmp	r3, r2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e0c1      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003332:	4b40      	ldr	r3, [pc, #256]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1ee      	bne.n	800331c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800333e:	7dfb      	ldrb	r3, [r7, #23]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d105      	bne.n	8003350 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003344:	4b3b      	ldr	r3, [pc, #236]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003348:	4a3a      	ldr	r2, [pc, #232]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800334a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800334e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80ad 	beq.w	80034b4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800335a:	4b36      	ldr	r3, [pc, #216]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b08      	cmp	r3, #8
 8003364:	d060      	beq.n	8003428 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d145      	bne.n	80033fa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	4b33      	ldr	r3, [pc, #204]	@ (800343c <HAL_RCC_OscConfig+0x4b4>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fe fbe8 	bl	8001b48 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337c:	f7fe fbe4 	bl	8001b48 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e093      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338e:	4b29      	ldr	r3, [pc, #164]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69da      	ldr	r2, [r3, #28]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	019b      	lsls	r3, r3, #6
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b0:	085b      	lsrs	r3, r3, #1
 80033b2:	3b01      	subs	r3, #1
 80033b4:	041b      	lsls	r3, r3, #16
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033bc:	061b      	lsls	r3, r3, #24
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c4:	071b      	lsls	r3, r3, #28
 80033c6:	491b      	ldr	r1, [pc, #108]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033cc:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_RCC_OscConfig+0x4b4>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d2:	f7fe fbb9 	bl	8001b48 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033da:	f7fe fbb5 	bl	8001b48 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e064      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x452>
 80033f8:	e05c      	b.n	80034b4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <HAL_RCC_OscConfig+0x4b4>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fe fba2 	bl	8001b48 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fe fb9e 	bl	8001b48 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e04d      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_RCC_OscConfig+0x4ac>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x480>
 8003426:	e045      	b.n	80034b4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e040      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
 8003434:	40023800 	.word	0x40023800
 8003438:	40007000 	.word	0x40007000
 800343c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003440:	4b1f      	ldr	r3, [pc, #124]	@ (80034c0 <HAL_RCC_OscConfig+0x538>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d030      	beq.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d129      	bne.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d122      	bne.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003476:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003478:	4293      	cmp	r3, r2
 800347a:	d119      	bne.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003486:	085b      	lsrs	r3, r3, #1
 8003488:	3b01      	subs	r3, #1
 800348a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800348c:	429a      	cmp	r2, r3
 800348e:	d10f      	bne.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d107      	bne.n	80034b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e000      	b.n	80034b6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800

080034c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e042      	b.n	800355c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7fe fa18 	bl	8001920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2224      	movs	r2, #36	@ 0x24
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 fdd3 	bl	80040b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800351c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800352c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800353c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2220      	movs	r2, #32
 8003548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2220      	movs	r2, #32
 8003550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08a      	sub	sp, #40	@ 0x28
 8003568:	af02      	add	r7, sp, #8
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	603b      	str	r3, [r7, #0]
 8003570:	4613      	mov	r3, r2
 8003572:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b20      	cmp	r3, #32
 8003582:	d175      	bne.n	8003670 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d002      	beq.n	8003590 <HAL_UART_Transmit+0x2c>
 800358a:	88fb      	ldrh	r3, [r7, #6]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e06e      	b.n	8003672 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2221      	movs	r2, #33	@ 0x21
 800359e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035a2:	f7fe fad1 	bl	8001b48 <HAL_GetTick>
 80035a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	88fa      	ldrh	r2, [r7, #6]
 80035ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	88fa      	ldrh	r2, [r7, #6]
 80035b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035bc:	d108      	bne.n	80035d0 <HAL_UART_Transmit+0x6c>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d104      	bne.n	80035d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	e003      	b.n	80035d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035d4:	2300      	movs	r3, #0
 80035d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035d8:	e02e      	b.n	8003638 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2200      	movs	r2, #0
 80035e2:	2180      	movs	r1, #128	@ 0x80
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fb37 	bl	8003c58 <UART_WaitOnFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d005      	beq.n	80035fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e03a      	b.n	8003672 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10b      	bne.n	800361a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	881b      	ldrh	r3, [r3, #0]
 8003606:	461a      	mov	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003610:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	3302      	adds	r3, #2
 8003616:	61bb      	str	r3, [r7, #24]
 8003618:	e007      	b.n	800362a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	781a      	ldrb	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	3301      	adds	r3, #1
 8003628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800363c:	b29b      	uxth	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1cb      	bne.n	80035da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2200      	movs	r2, #0
 800364a:	2140      	movs	r1, #64	@ 0x40
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 fb03 	bl	8003c58 <UART_WaitOnFlagUntilTimeout>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e006      	b.n	8003672 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800366c:	2300      	movs	r3, #0
 800366e:	e000      	b.n	8003672 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003670:	2302      	movs	r3, #2
  }
}
 8003672:	4618      	mov	r0, r3
 8003674:	3720      	adds	r7, #32
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b084      	sub	sp, #16
 800367e:	af00      	add	r7, sp, #0
 8003680:	60f8      	str	r0, [r7, #12]
 8003682:	60b9      	str	r1, [r7, #8]
 8003684:	4613      	mov	r3, r2
 8003686:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b20      	cmp	r3, #32
 8003692:	d112      	bne.n	80036ba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <HAL_UART_Receive_IT+0x26>
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e00b      	b.n	80036bc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036aa:	88fb      	ldrh	r3, [r7, #6]
 80036ac:	461a      	mov	r2, r3
 80036ae:	68b9      	ldr	r1, [r7, #8]
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 fb2a 	bl	8003d0a <UART_Start_Receive_IT>
 80036b6:	4603      	mov	r3, r0
 80036b8:	e000      	b.n	80036bc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80036ba:	2302      	movs	r3, #2
  }
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b0ba      	sub	sp, #232	@ 0xe8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80036f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003702:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10f      	bne.n	800372a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800370a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800370e:	f003 0320 	and.w	r3, r3, #32
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_UART_IRQHandler+0x66>
 8003716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 fc07 	bl	8003f36 <UART_Receive_IT>
      return;
 8003728:	e273      	b.n	8003c12 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800372a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 80de 	beq.w	80038f0 <HAL_UART_IRQHandler+0x22c>
 8003734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b00      	cmp	r3, #0
 800373e:	d106      	bne.n	800374e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003744:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 80d1 	beq.w	80038f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800374e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00b      	beq.n	8003772 <HAL_UART_IRQHandler+0xae>
 800375a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800375e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003762:	2b00      	cmp	r3, #0
 8003764:	d005      	beq.n	8003772 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376a:	f043 0201 	orr.w	r2, r3, #1
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003776:	f003 0304 	and.w	r3, r3, #4
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00b      	beq.n	8003796 <HAL_UART_IRQHandler+0xd2>
 800377e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d005      	beq.n	8003796 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f043 0202 	orr.w	r2, r3, #2
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00b      	beq.n	80037ba <HAL_UART_IRQHandler+0xf6>
 80037a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d005      	beq.n	80037ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	f043 0204 	orr.w	r2, r3, #4
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80037ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d011      	beq.n	80037ea <HAL_UART_IRQHandler+0x126>
 80037c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ca:	f003 0320 	and.w	r3, r3, #32
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d105      	bne.n	80037de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80037d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d005      	beq.n	80037ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	f043 0208 	orr.w	r2, r3, #8
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 820a 	beq.w	8003c08 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037f8:	f003 0320 	and.w	r3, r3, #32
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d008      	beq.n	8003812 <HAL_UART_IRQHandler+0x14e>
 8003800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003804:	f003 0320 	and.w	r3, r3, #32
 8003808:	2b00      	cmp	r3, #0
 800380a:	d002      	beq.n	8003812 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 fb92 	bl	8003f36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800381c:	2b40      	cmp	r3, #64	@ 0x40
 800381e:	bf0c      	ite	eq
 8003820:	2301      	moveq	r3, #1
 8003822:	2300      	movne	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d103      	bne.n	800383e <HAL_UART_IRQHandler+0x17a>
 8003836:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800383a:	2b00      	cmp	r3, #0
 800383c:	d04f      	beq.n	80038de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 fa9d 	bl	8003d7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384e:	2b40      	cmp	r3, #64	@ 0x40
 8003850:	d141      	bne.n	80038d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3314      	adds	r3, #20
 8003858:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003860:	e853 3f00 	ldrex	r3, [r3]
 8003864:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003868:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800386c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003870:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	3314      	adds	r3, #20
 800387a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800387e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003882:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003886:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800388a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800388e:	e841 2300 	strex	r3, r2, [r1]
 8003892:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003896:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1d9      	bne.n	8003852 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d013      	beq.n	80038ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038aa:	4a8a      	ldr	r2, [pc, #552]	@ (8003ad4 <HAL_UART_IRQHandler+0x410>)
 80038ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe fd09 	bl	80022ca <HAL_DMA_Abort_IT>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d016      	beq.n	80038ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038c8:	4610      	mov	r0, r2
 80038ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038cc:	e00e      	b.n	80038ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f9ac 	bl	8003c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d4:	e00a      	b.n	80038ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f9a8 	bl	8003c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038dc:	e006      	b.n	80038ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f9a4 	bl	8003c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80038ea:	e18d      	b.n	8003c08 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ec:	bf00      	nop
    return;
 80038ee:	e18b      	b.n	8003c08 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	f040 8167 	bne.w	8003bc8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 8160 	beq.w	8003bc8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800390c:	f003 0310 	and.w	r3, r3, #16
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 8159 	beq.w	8003bc8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003916:	2300      	movs	r3, #0
 8003918:	60bb      	str	r3, [r7, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60bb      	str	r3, [r7, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	60bb      	str	r3, [r7, #8]
 800392a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003936:	2b40      	cmp	r3, #64	@ 0x40
 8003938:	f040 80ce 	bne.w	8003ad8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003948:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a9 	beq.w	8003aa4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003956:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800395a:	429a      	cmp	r2, r3
 800395c:	f080 80a2 	bcs.w	8003aa4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003966:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003972:	f000 8088 	beq.w	8003a86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	330c      	adds	r3, #12
 800397c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003980:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003984:	e853 3f00 	ldrex	r3, [r3]
 8003988:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800398c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003994:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	330c      	adds	r3, #12
 800399e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80039a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039b2:	e841 2300 	strex	r3, r2, [r1]
 80039b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1d9      	bne.n	8003976 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	3314      	adds	r3, #20
 80039c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039cc:	e853 3f00 	ldrex	r3, [r3]
 80039d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039d4:	f023 0301 	bic.w	r3, r3, #1
 80039d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3314      	adds	r3, #20
 80039e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80039ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80039ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80039f2:	e841 2300 	strex	r3, r2, [r1]
 80039f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1e1      	bne.n	80039c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	3314      	adds	r3, #20
 8003a04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a08:	e853 3f00 	ldrex	r3, [r3]
 8003a0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	3314      	adds	r3, #20
 8003a1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a2a:	e841 2300 	strex	r3, r2, [r1]
 8003a2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1e3      	bne.n	80039fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	330c      	adds	r3, #12
 8003a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a4e:	e853 3f00 	ldrex	r3, [r3]
 8003a52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a56:	f023 0310 	bic.w	r3, r3, #16
 8003a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	330c      	adds	r3, #12
 8003a64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a70:	e841 2300 	strex	r3, r2, [r1]
 8003a74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e3      	bne.n	8003a44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe fbb2 	bl	80021ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 f8cf 	bl	8003c40 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003aa2:	e0b3      	b.n	8003c0c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003aa8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003aac:	429a      	cmp	r2, r3
 8003aae:	f040 80ad 	bne.w	8003c0c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003abc:	f040 80a6 	bne.w	8003c0c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003aca:	4619      	mov	r1, r3
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 f8b7 	bl	8003c40 <HAL_UARTEx_RxEventCallback>
      return;
 8003ad2:	e09b      	b.n	8003c0c <HAL_UART_IRQHandler+0x548>
 8003ad4:	08003e45 	.word	0x08003e45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 808e 	beq.w	8003c10 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003af4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 8089 	beq.w	8003c10 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	330c      	adds	r3, #12
 8003b04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b22:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b2a:	e841 2300 	strex	r3, r2, [r1]
 8003b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1e3      	bne.n	8003afe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3314      	adds	r3, #20
 8003b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b40:	e853 3f00 	ldrex	r3, [r3]
 8003b44:	623b      	str	r3, [r7, #32]
   return(result);
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 8003b4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	3314      	adds	r3, #20
 8003b56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e3      	bne.n	8003b36 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	330c      	adds	r3, #12
 8003b82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	e853 3f00 	ldrex	r3, [r3]
 8003b8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f023 0310 	bic.w	r3, r3, #16
 8003b92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	330c      	adds	r3, #12
 8003b9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ba0:	61fa      	str	r2, [r7, #28]
 8003ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	69fa      	ldr	r2, [r7, #28]
 8003ba8:	e841 2300 	strex	r3, r2, [r1]
 8003bac:	617b      	str	r3, [r7, #20]
   return(result);
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e3      	bne.n	8003b7c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 f83d 	bl	8003c40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bc6:	e023      	b.n	8003c10 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d009      	beq.n	8003be8 <HAL_UART_IRQHandler+0x524>
 8003bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f940 	bl	8003e66 <UART_Transmit_IT>
    return;
 8003be6:	e014      	b.n	8003c12 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00e      	beq.n	8003c12 <HAL_UART_IRQHandler+0x54e>
 8003bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f980 	bl	8003f06 <UART_EndTransmit_IT>
    return;
 8003c06:	e004      	b.n	8003c12 <HAL_UART_IRQHandler+0x54e>
    return;
 8003c08:	bf00      	nop
 8003c0a:	e002      	b.n	8003c12 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c0c:	bf00      	nop
 8003c0e:	e000      	b.n	8003c12 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c10:	bf00      	nop
  }
}
 8003c12:	37e8      	adds	r7, #232	@ 0xe8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c68:	e03b      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c70:	d037      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c72:	f7fd ff69 	bl	8001b48 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	6a3a      	ldr	r2, [r7, #32]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d302      	bcc.n	8003c88 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e03a      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d023      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b80      	cmp	r3, #128	@ 0x80
 8003c9e:	d020      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2b40      	cmp	r3, #64	@ 0x40
 8003ca4:	d01d      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d116      	bne.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f857 	bl	8003d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2208      	movs	r2, #8
 8003cd4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e00f      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d0b4      	beq.n	8003c6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b085      	sub	sp, #20
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	4613      	mov	r3, r2
 8003d16:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	88fa      	ldrh	r2, [r7, #6]
 8003d22:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	88fa      	ldrh	r2, [r7, #6]
 8003d28:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2222      	movs	r2, #34	@ 0x22
 8003d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d4e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695a      	ldr	r2, [r3, #20]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0201 	orr.w	r2, r2, #1
 8003d5e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0220 	orr.w	r2, r2, #32
 8003d6e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b095      	sub	sp, #84	@ 0x54
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	330c      	adds	r3, #12
 8003d8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d90:	e853 3f00 	ldrex	r3, [r3]
 8003d94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	330c      	adds	r3, #12
 8003da4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003da6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003daa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003dac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003dae:	e841 2300 	strex	r3, r2, [r1]
 8003db2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1e5      	bne.n	8003d86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3314      	adds	r3, #20
 8003dc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	e853 3f00 	ldrex	r3, [r3]
 8003dc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	f023 0301 	bic.w	r3, r3, #1
 8003dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3314      	adds	r3, #20
 8003dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003de0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003de2:	e841 2300 	strex	r3, r2, [r1]
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1e5      	bne.n	8003dba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d119      	bne.n	8003e2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	330c      	adds	r3, #12
 8003dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	e853 3f00 	ldrex	r3, [r3]
 8003e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f023 0310 	bic.w	r3, r3, #16
 8003e0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	330c      	adds	r3, #12
 8003e14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e16:	61ba      	str	r2, [r7, #24]
 8003e18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1a:	6979      	ldr	r1, [r7, #20]
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	e841 2300 	strex	r3, r2, [r1]
 8003e22:	613b      	str	r3, [r7, #16]
   return(result);
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1e5      	bne.n	8003df6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e38:	bf00      	nop
 8003e3a:	3754      	adds	r7, #84	@ 0x54
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f7ff fee7 	bl	8003c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b085      	sub	sp, #20
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b21      	cmp	r3, #33	@ 0x21
 8003e78:	d13e      	bne.n	8003ef8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e82:	d114      	bne.n	8003eae <UART_Transmit_IT+0x48>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d110      	bne.n	8003eae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ea0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	1c9a      	adds	r2, r3, #2
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	621a      	str	r2, [r3, #32]
 8003eac:	e008      	b.n	8003ec0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	1c59      	adds	r1, r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6211      	str	r1, [r2, #32]
 8003eb8:	781a      	ldrb	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10f      	bne.n	8003ef4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ee2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ef2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e000      	b.n	8003efa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
  }
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7ff fe76 	bl	8003c18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b08c      	sub	sp, #48	@ 0x30
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003f42:	2300      	movs	r3, #0
 8003f44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b22      	cmp	r3, #34	@ 0x22
 8003f50:	f040 80aa 	bne.w	80040a8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f5c:	d115      	bne.n	8003f8a <UART_Receive_IT+0x54>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d111      	bne.n	8003f8a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f82:	1c9a      	adds	r2, r3, #2
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f88:	e024      	b.n	8003fd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f98:	d007      	beq.n	8003faa <UART_Receive_IT+0x74>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10a      	bne.n	8003fb8 <UART_Receive_IT+0x82>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d106      	bne.n	8003fb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	b2da      	uxtb	r2, r3
 8003fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fb4:	701a      	strb	r2, [r3, #0]
 8003fb6:	e008      	b.n	8003fca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d15d      	bne.n	80040a4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68da      	ldr	r2, [r3, #12]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0220 	bic.w	r2, r2, #32
 8003ff6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68da      	ldr	r2, [r3, #12]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004006:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695a      	ldr	r2, [r3, #20]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402a:	2b01      	cmp	r3, #1
 800402c:	d135      	bne.n	800409a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	e853 3f00 	ldrex	r3, [r3]
 8004042:	613b      	str	r3, [r7, #16]
   return(result);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	f023 0310 	bic.w	r3, r3, #16
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	330c      	adds	r3, #12
 8004052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004054:	623a      	str	r2, [r7, #32]
 8004056:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004058:	69f9      	ldr	r1, [r7, #28]
 800405a:	6a3a      	ldr	r2, [r7, #32]
 800405c:	e841 2300 	strex	r3, r2, [r1]
 8004060:	61bb      	str	r3, [r7, #24]
   return(result);
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1e5      	bne.n	8004034 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0310 	and.w	r3, r3, #16
 8004072:	2b10      	cmp	r3, #16
 8004074:	d10a      	bne.n	800408c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004076:	2300      	movs	r3, #0
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004090:	4619      	mov	r1, r3
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7ff fdd4 	bl	8003c40 <HAL_UARTEx_RxEventCallback>
 8004098:	e002      	b.n	80040a0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fd fa68 	bl	8001570 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	e002      	b.n	80040aa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	e000      	b.n	80040aa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040a8:	2302      	movs	r3, #2
  }
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3730      	adds	r7, #48	@ 0x30
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
	...

080040b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040b8:	b0c0      	sub	sp, #256	@ 0x100
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80040cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d0:	68d9      	ldr	r1, [r3, #12]
 80040d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	ea40 0301 	orr.w	r3, r0, r1
 80040dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	431a      	orrs	r2, r3
 80040ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800410c:	f021 010c 	bic.w	r1, r1, #12
 8004110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800411a:	430b      	orrs	r3, r1
 800411c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800411e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800412a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800412e:	6999      	ldr	r1, [r3, #24]
 8004130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	ea40 0301 	orr.w	r3, r0, r1
 800413a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800413c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	4b8f      	ldr	r3, [pc, #572]	@ (8004380 <UART_SetConfig+0x2cc>)
 8004144:	429a      	cmp	r2, r3
 8004146:	d005      	beq.n	8004154 <UART_SetConfig+0xa0>
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	4b8d      	ldr	r3, [pc, #564]	@ (8004384 <UART_SetConfig+0x2d0>)
 8004150:	429a      	cmp	r2, r3
 8004152:	d104      	bne.n	800415e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004154:	f7fe fcd4 	bl	8002b00 <HAL_RCC_GetPCLK2Freq>
 8004158:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800415c:	e003      	b.n	8004166 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800415e:	f7fe fcbb 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 8004162:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004170:	f040 810c 	bne.w	800438c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004178:	2200      	movs	r2, #0
 800417a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800417e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004182:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004186:	4622      	mov	r2, r4
 8004188:	462b      	mov	r3, r5
 800418a:	1891      	adds	r1, r2, r2
 800418c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800418e:	415b      	adcs	r3, r3
 8004190:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004192:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004196:	4621      	mov	r1, r4
 8004198:	eb12 0801 	adds.w	r8, r2, r1
 800419c:	4629      	mov	r1, r5
 800419e:	eb43 0901 	adc.w	r9, r3, r1
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041b6:	4690      	mov	r8, r2
 80041b8:	4699      	mov	r9, r3
 80041ba:	4623      	mov	r3, r4
 80041bc:	eb18 0303 	adds.w	r3, r8, r3
 80041c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80041c4:	462b      	mov	r3, r5
 80041c6:	eb49 0303 	adc.w	r3, r9, r3
 80041ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80041ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80041da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80041de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80041e2:	460b      	mov	r3, r1
 80041e4:	18db      	adds	r3, r3, r3
 80041e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80041e8:	4613      	mov	r3, r2
 80041ea:	eb42 0303 	adc.w	r3, r2, r3
 80041ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80041f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80041f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80041f8:	f7fc fcf6 	bl	8000be8 <__aeabi_uldivmod>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4b61      	ldr	r3, [pc, #388]	@ (8004388 <UART_SetConfig+0x2d4>)
 8004202:	fba3 2302 	umull	r2, r3, r3, r2
 8004206:	095b      	lsrs	r3, r3, #5
 8004208:	011c      	lsls	r4, r3, #4
 800420a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800420e:	2200      	movs	r2, #0
 8004210:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004214:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004218:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800421c:	4642      	mov	r2, r8
 800421e:	464b      	mov	r3, r9
 8004220:	1891      	adds	r1, r2, r2
 8004222:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004224:	415b      	adcs	r3, r3
 8004226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004228:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800422c:	4641      	mov	r1, r8
 800422e:	eb12 0a01 	adds.w	sl, r2, r1
 8004232:	4649      	mov	r1, r9
 8004234:	eb43 0b01 	adc.w	fp, r3, r1
 8004238:	f04f 0200 	mov.w	r2, #0
 800423c:	f04f 0300 	mov.w	r3, #0
 8004240:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004244:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004248:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800424c:	4692      	mov	sl, r2
 800424e:	469b      	mov	fp, r3
 8004250:	4643      	mov	r3, r8
 8004252:	eb1a 0303 	adds.w	r3, sl, r3
 8004256:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800425a:	464b      	mov	r3, r9
 800425c:	eb4b 0303 	adc.w	r3, fp, r3
 8004260:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004270:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004274:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004278:	460b      	mov	r3, r1
 800427a:	18db      	adds	r3, r3, r3
 800427c:	643b      	str	r3, [r7, #64]	@ 0x40
 800427e:	4613      	mov	r3, r2
 8004280:	eb42 0303 	adc.w	r3, r2, r3
 8004284:	647b      	str	r3, [r7, #68]	@ 0x44
 8004286:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800428a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800428e:	f7fc fcab 	bl	8000be8 <__aeabi_uldivmod>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4611      	mov	r1, r2
 8004298:	4b3b      	ldr	r3, [pc, #236]	@ (8004388 <UART_SetConfig+0x2d4>)
 800429a:	fba3 2301 	umull	r2, r3, r3, r1
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	2264      	movs	r2, #100	@ 0x64
 80042a2:	fb02 f303 	mul.w	r3, r2, r3
 80042a6:	1acb      	subs	r3, r1, r3
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80042ae:	4b36      	ldr	r3, [pc, #216]	@ (8004388 <UART_SetConfig+0x2d4>)
 80042b0:	fba3 2302 	umull	r2, r3, r3, r2
 80042b4:	095b      	lsrs	r3, r3, #5
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80042bc:	441c      	add	r4, r3
 80042be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042c2:	2200      	movs	r2, #0
 80042c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80042cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80042d0:	4642      	mov	r2, r8
 80042d2:	464b      	mov	r3, r9
 80042d4:	1891      	adds	r1, r2, r2
 80042d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80042d8:	415b      	adcs	r3, r3
 80042da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80042e0:	4641      	mov	r1, r8
 80042e2:	1851      	adds	r1, r2, r1
 80042e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80042e6:	4649      	mov	r1, r9
 80042e8:	414b      	adcs	r3, r1
 80042ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80042f8:	4659      	mov	r1, fp
 80042fa:	00cb      	lsls	r3, r1, #3
 80042fc:	4651      	mov	r1, sl
 80042fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004302:	4651      	mov	r1, sl
 8004304:	00ca      	lsls	r2, r1, #3
 8004306:	4610      	mov	r0, r2
 8004308:	4619      	mov	r1, r3
 800430a:	4603      	mov	r3, r0
 800430c:	4642      	mov	r2, r8
 800430e:	189b      	adds	r3, r3, r2
 8004310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004314:	464b      	mov	r3, r9
 8004316:	460a      	mov	r2, r1
 8004318:	eb42 0303 	adc.w	r3, r2, r3
 800431c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800432c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004330:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004334:	460b      	mov	r3, r1
 8004336:	18db      	adds	r3, r3, r3
 8004338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800433a:	4613      	mov	r3, r2
 800433c:	eb42 0303 	adc.w	r3, r2, r3
 8004340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004342:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004346:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800434a:	f7fc fc4d 	bl	8000be8 <__aeabi_uldivmod>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4b0d      	ldr	r3, [pc, #52]	@ (8004388 <UART_SetConfig+0x2d4>)
 8004354:	fba3 1302 	umull	r1, r3, r3, r2
 8004358:	095b      	lsrs	r3, r3, #5
 800435a:	2164      	movs	r1, #100	@ 0x64
 800435c:	fb01 f303 	mul.w	r3, r1, r3
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	3332      	adds	r3, #50	@ 0x32
 8004366:	4a08      	ldr	r2, [pc, #32]	@ (8004388 <UART_SetConfig+0x2d4>)
 8004368:	fba2 2303 	umull	r2, r3, r2, r3
 800436c:	095b      	lsrs	r3, r3, #5
 800436e:	f003 0207 	and.w	r2, r3, #7
 8004372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4422      	add	r2, r4
 800437a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800437c:	e106      	b.n	800458c <UART_SetConfig+0x4d8>
 800437e:	bf00      	nop
 8004380:	40011000 	.word	0x40011000
 8004384:	40011400 	.word	0x40011400
 8004388:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800438c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004390:	2200      	movs	r2, #0
 8004392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004396:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800439a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800439e:	4642      	mov	r2, r8
 80043a0:	464b      	mov	r3, r9
 80043a2:	1891      	adds	r1, r2, r2
 80043a4:	6239      	str	r1, [r7, #32]
 80043a6:	415b      	adcs	r3, r3
 80043a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80043aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043ae:	4641      	mov	r1, r8
 80043b0:	1854      	adds	r4, r2, r1
 80043b2:	4649      	mov	r1, r9
 80043b4:	eb43 0501 	adc.w	r5, r3, r1
 80043b8:	f04f 0200 	mov.w	r2, #0
 80043bc:	f04f 0300 	mov.w	r3, #0
 80043c0:	00eb      	lsls	r3, r5, #3
 80043c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043c6:	00e2      	lsls	r2, r4, #3
 80043c8:	4614      	mov	r4, r2
 80043ca:	461d      	mov	r5, r3
 80043cc:	4643      	mov	r3, r8
 80043ce:	18e3      	adds	r3, r4, r3
 80043d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80043d4:	464b      	mov	r3, r9
 80043d6:	eb45 0303 	adc.w	r3, r5, r3
 80043da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80043de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80043fa:	4629      	mov	r1, r5
 80043fc:	008b      	lsls	r3, r1, #2
 80043fe:	4621      	mov	r1, r4
 8004400:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004404:	4621      	mov	r1, r4
 8004406:	008a      	lsls	r2, r1, #2
 8004408:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800440c:	f7fc fbec 	bl	8000be8 <__aeabi_uldivmod>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4b60      	ldr	r3, [pc, #384]	@ (8004598 <UART_SetConfig+0x4e4>)
 8004416:	fba3 2302 	umull	r2, r3, r3, r2
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	011c      	lsls	r4, r3, #4
 800441e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004422:	2200      	movs	r2, #0
 8004424:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004428:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800442c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004430:	4642      	mov	r2, r8
 8004432:	464b      	mov	r3, r9
 8004434:	1891      	adds	r1, r2, r2
 8004436:	61b9      	str	r1, [r7, #24]
 8004438:	415b      	adcs	r3, r3
 800443a:	61fb      	str	r3, [r7, #28]
 800443c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004440:	4641      	mov	r1, r8
 8004442:	1851      	adds	r1, r2, r1
 8004444:	6139      	str	r1, [r7, #16]
 8004446:	4649      	mov	r1, r9
 8004448:	414b      	adcs	r3, r1
 800444a:	617b      	str	r3, [r7, #20]
 800444c:	f04f 0200 	mov.w	r2, #0
 8004450:	f04f 0300 	mov.w	r3, #0
 8004454:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004458:	4659      	mov	r1, fp
 800445a:	00cb      	lsls	r3, r1, #3
 800445c:	4651      	mov	r1, sl
 800445e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004462:	4651      	mov	r1, sl
 8004464:	00ca      	lsls	r2, r1, #3
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	4603      	mov	r3, r0
 800446c:	4642      	mov	r2, r8
 800446e:	189b      	adds	r3, r3, r2
 8004470:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004474:	464b      	mov	r3, r9
 8004476:	460a      	mov	r2, r1
 8004478:	eb42 0303 	adc.w	r3, r2, r3
 800447c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	67bb      	str	r3, [r7, #120]	@ 0x78
 800448a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	f04f 0300 	mov.w	r3, #0
 8004494:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004498:	4649      	mov	r1, r9
 800449a:	008b      	lsls	r3, r1, #2
 800449c:	4641      	mov	r1, r8
 800449e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044a2:	4641      	mov	r1, r8
 80044a4:	008a      	lsls	r2, r1, #2
 80044a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80044aa:	f7fc fb9d 	bl	8000be8 <__aeabi_uldivmod>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4611      	mov	r1, r2
 80044b4:	4b38      	ldr	r3, [pc, #224]	@ (8004598 <UART_SetConfig+0x4e4>)
 80044b6:	fba3 2301 	umull	r2, r3, r3, r1
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	2264      	movs	r2, #100	@ 0x64
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	1acb      	subs	r3, r1, r3
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	3332      	adds	r3, #50	@ 0x32
 80044c8:	4a33      	ldr	r2, [pc, #204]	@ (8004598 <UART_SetConfig+0x4e4>)
 80044ca:	fba2 2303 	umull	r2, r3, r2, r3
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044d4:	441c      	add	r4, r3
 80044d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044da:	2200      	movs	r2, #0
 80044dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80044de:	677a      	str	r2, [r7, #116]	@ 0x74
 80044e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80044e4:	4642      	mov	r2, r8
 80044e6:	464b      	mov	r3, r9
 80044e8:	1891      	adds	r1, r2, r2
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	415b      	adcs	r3, r3
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044f4:	4641      	mov	r1, r8
 80044f6:	1851      	adds	r1, r2, r1
 80044f8:	6039      	str	r1, [r7, #0]
 80044fa:	4649      	mov	r1, r9
 80044fc:	414b      	adcs	r3, r1
 80044fe:	607b      	str	r3, [r7, #4]
 8004500:	f04f 0200 	mov.w	r2, #0
 8004504:	f04f 0300 	mov.w	r3, #0
 8004508:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800450c:	4659      	mov	r1, fp
 800450e:	00cb      	lsls	r3, r1, #3
 8004510:	4651      	mov	r1, sl
 8004512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004516:	4651      	mov	r1, sl
 8004518:	00ca      	lsls	r2, r1, #3
 800451a:	4610      	mov	r0, r2
 800451c:	4619      	mov	r1, r3
 800451e:	4603      	mov	r3, r0
 8004520:	4642      	mov	r2, r8
 8004522:	189b      	adds	r3, r3, r2
 8004524:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004526:	464b      	mov	r3, r9
 8004528:	460a      	mov	r2, r1
 800452a:	eb42 0303 	adc.w	r3, r2, r3
 800452e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	663b      	str	r3, [r7, #96]	@ 0x60
 800453a:	667a      	str	r2, [r7, #100]	@ 0x64
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004548:	4649      	mov	r1, r9
 800454a:	008b      	lsls	r3, r1, #2
 800454c:	4641      	mov	r1, r8
 800454e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004552:	4641      	mov	r1, r8
 8004554:	008a      	lsls	r2, r1, #2
 8004556:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800455a:	f7fc fb45 	bl	8000be8 <__aeabi_uldivmod>
 800455e:	4602      	mov	r2, r0
 8004560:	460b      	mov	r3, r1
 8004562:	4b0d      	ldr	r3, [pc, #52]	@ (8004598 <UART_SetConfig+0x4e4>)
 8004564:	fba3 1302 	umull	r1, r3, r3, r2
 8004568:	095b      	lsrs	r3, r3, #5
 800456a:	2164      	movs	r1, #100	@ 0x64
 800456c:	fb01 f303 	mul.w	r3, r1, r3
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	3332      	adds	r3, #50	@ 0x32
 8004576:	4a08      	ldr	r2, [pc, #32]	@ (8004598 <UART_SetConfig+0x4e4>)
 8004578:	fba2 2303 	umull	r2, r3, r2, r3
 800457c:	095b      	lsrs	r3, r3, #5
 800457e:	f003 020f 	and.w	r2, r3, #15
 8004582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4422      	add	r2, r4
 800458a:	609a      	str	r2, [r3, #8]
}
 800458c:	bf00      	nop
 800458e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004592:	46bd      	mov	sp, r7
 8004594:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004598:	51eb851f 	.word	0x51eb851f

0800459c <atoi>:
 800459c:	220a      	movs	r2, #10
 800459e:	2100      	movs	r1, #0
 80045a0:	f000 b87a 	b.w	8004698 <strtol>

080045a4 <_strtol_l.isra.0>:
 80045a4:	2b24      	cmp	r3, #36	@ 0x24
 80045a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045aa:	4686      	mov	lr, r0
 80045ac:	4690      	mov	r8, r2
 80045ae:	d801      	bhi.n	80045b4 <_strtol_l.isra.0+0x10>
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d106      	bne.n	80045c2 <_strtol_l.isra.0+0x1e>
 80045b4:	f000 fe6e 	bl	8005294 <__errno>
 80045b8:	2316      	movs	r3, #22
 80045ba:	6003      	str	r3, [r0, #0]
 80045bc:	2000      	movs	r0, #0
 80045be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c2:	4834      	ldr	r0, [pc, #208]	@ (8004694 <_strtol_l.isra.0+0xf0>)
 80045c4:	460d      	mov	r5, r1
 80045c6:	462a      	mov	r2, r5
 80045c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80045cc:	5d06      	ldrb	r6, [r0, r4]
 80045ce:	f016 0608 	ands.w	r6, r6, #8
 80045d2:	d1f8      	bne.n	80045c6 <_strtol_l.isra.0+0x22>
 80045d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80045d6:	d110      	bne.n	80045fa <_strtol_l.isra.0+0x56>
 80045d8:	782c      	ldrb	r4, [r5, #0]
 80045da:	2601      	movs	r6, #1
 80045dc:	1c95      	adds	r5, r2, #2
 80045de:	f033 0210 	bics.w	r2, r3, #16
 80045e2:	d115      	bne.n	8004610 <_strtol_l.isra.0+0x6c>
 80045e4:	2c30      	cmp	r4, #48	@ 0x30
 80045e6:	d10d      	bne.n	8004604 <_strtol_l.isra.0+0x60>
 80045e8:	782a      	ldrb	r2, [r5, #0]
 80045ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80045ee:	2a58      	cmp	r2, #88	@ 0x58
 80045f0:	d108      	bne.n	8004604 <_strtol_l.isra.0+0x60>
 80045f2:	786c      	ldrb	r4, [r5, #1]
 80045f4:	3502      	adds	r5, #2
 80045f6:	2310      	movs	r3, #16
 80045f8:	e00a      	b.n	8004610 <_strtol_l.isra.0+0x6c>
 80045fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80045fc:	bf04      	itt	eq
 80045fe:	782c      	ldrbeq	r4, [r5, #0]
 8004600:	1c95      	addeq	r5, r2, #2
 8004602:	e7ec      	b.n	80045de <_strtol_l.isra.0+0x3a>
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f6      	bne.n	80045f6 <_strtol_l.isra.0+0x52>
 8004608:	2c30      	cmp	r4, #48	@ 0x30
 800460a:	bf14      	ite	ne
 800460c:	230a      	movne	r3, #10
 800460e:	2308      	moveq	r3, #8
 8004610:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004614:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004618:	2200      	movs	r2, #0
 800461a:	fbbc f9f3 	udiv	r9, ip, r3
 800461e:	4610      	mov	r0, r2
 8004620:	fb03 ca19 	mls	sl, r3, r9, ip
 8004624:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004628:	2f09      	cmp	r7, #9
 800462a:	d80f      	bhi.n	800464c <_strtol_l.isra.0+0xa8>
 800462c:	463c      	mov	r4, r7
 800462e:	42a3      	cmp	r3, r4
 8004630:	dd1b      	ble.n	800466a <_strtol_l.isra.0+0xc6>
 8004632:	1c57      	adds	r7, r2, #1
 8004634:	d007      	beq.n	8004646 <_strtol_l.isra.0+0xa2>
 8004636:	4581      	cmp	r9, r0
 8004638:	d314      	bcc.n	8004664 <_strtol_l.isra.0+0xc0>
 800463a:	d101      	bne.n	8004640 <_strtol_l.isra.0+0x9c>
 800463c:	45a2      	cmp	sl, r4
 800463e:	db11      	blt.n	8004664 <_strtol_l.isra.0+0xc0>
 8004640:	fb00 4003 	mla	r0, r0, r3, r4
 8004644:	2201      	movs	r2, #1
 8004646:	f815 4b01 	ldrb.w	r4, [r5], #1
 800464a:	e7eb      	b.n	8004624 <_strtol_l.isra.0+0x80>
 800464c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004650:	2f19      	cmp	r7, #25
 8004652:	d801      	bhi.n	8004658 <_strtol_l.isra.0+0xb4>
 8004654:	3c37      	subs	r4, #55	@ 0x37
 8004656:	e7ea      	b.n	800462e <_strtol_l.isra.0+0x8a>
 8004658:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800465c:	2f19      	cmp	r7, #25
 800465e:	d804      	bhi.n	800466a <_strtol_l.isra.0+0xc6>
 8004660:	3c57      	subs	r4, #87	@ 0x57
 8004662:	e7e4      	b.n	800462e <_strtol_l.isra.0+0x8a>
 8004664:	f04f 32ff 	mov.w	r2, #4294967295
 8004668:	e7ed      	b.n	8004646 <_strtol_l.isra.0+0xa2>
 800466a:	1c53      	adds	r3, r2, #1
 800466c:	d108      	bne.n	8004680 <_strtol_l.isra.0+0xdc>
 800466e:	2322      	movs	r3, #34	@ 0x22
 8004670:	f8ce 3000 	str.w	r3, [lr]
 8004674:	4660      	mov	r0, ip
 8004676:	f1b8 0f00 	cmp.w	r8, #0
 800467a:	d0a0      	beq.n	80045be <_strtol_l.isra.0+0x1a>
 800467c:	1e69      	subs	r1, r5, #1
 800467e:	e006      	b.n	800468e <_strtol_l.isra.0+0xea>
 8004680:	b106      	cbz	r6, 8004684 <_strtol_l.isra.0+0xe0>
 8004682:	4240      	negs	r0, r0
 8004684:	f1b8 0f00 	cmp.w	r8, #0
 8004688:	d099      	beq.n	80045be <_strtol_l.isra.0+0x1a>
 800468a:	2a00      	cmp	r2, #0
 800468c:	d1f6      	bne.n	800467c <_strtol_l.isra.0+0xd8>
 800468e:	f8c8 1000 	str.w	r1, [r8]
 8004692:	e794      	b.n	80045be <_strtol_l.isra.0+0x1a>
 8004694:	0800744d 	.word	0x0800744d

08004698 <strtol>:
 8004698:	4613      	mov	r3, r2
 800469a:	460a      	mov	r2, r1
 800469c:	4601      	mov	r1, r0
 800469e:	4802      	ldr	r0, [pc, #8]	@ (80046a8 <strtol+0x10>)
 80046a0:	6800      	ldr	r0, [r0, #0]
 80046a2:	f7ff bf7f 	b.w	80045a4 <_strtol_l.isra.0>
 80046a6:	bf00      	nop
 80046a8:	20000040 	.word	0x20000040

080046ac <__cvt>:
 80046ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046b0:	ec57 6b10 	vmov	r6, r7, d0
 80046b4:	2f00      	cmp	r7, #0
 80046b6:	460c      	mov	r4, r1
 80046b8:	4619      	mov	r1, r3
 80046ba:	463b      	mov	r3, r7
 80046bc:	bfbb      	ittet	lt
 80046be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80046c2:	461f      	movlt	r7, r3
 80046c4:	2300      	movge	r3, #0
 80046c6:	232d      	movlt	r3, #45	@ 0x2d
 80046c8:	700b      	strb	r3, [r1, #0]
 80046ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80046d0:	4691      	mov	r9, r2
 80046d2:	f023 0820 	bic.w	r8, r3, #32
 80046d6:	bfbc      	itt	lt
 80046d8:	4632      	movlt	r2, r6
 80046da:	4616      	movlt	r6, r2
 80046dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046e0:	d005      	beq.n	80046ee <__cvt+0x42>
 80046e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80046e6:	d100      	bne.n	80046ea <__cvt+0x3e>
 80046e8:	3401      	adds	r4, #1
 80046ea:	2102      	movs	r1, #2
 80046ec:	e000      	b.n	80046f0 <__cvt+0x44>
 80046ee:	2103      	movs	r1, #3
 80046f0:	ab03      	add	r3, sp, #12
 80046f2:	9301      	str	r3, [sp, #4]
 80046f4:	ab02      	add	r3, sp, #8
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	ec47 6b10 	vmov	d0, r6, r7
 80046fc:	4653      	mov	r3, sl
 80046fe:	4622      	mov	r2, r4
 8004700:	f000 fe7e 	bl	8005400 <_dtoa_r>
 8004704:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004708:	4605      	mov	r5, r0
 800470a:	d119      	bne.n	8004740 <__cvt+0x94>
 800470c:	f019 0f01 	tst.w	r9, #1
 8004710:	d00e      	beq.n	8004730 <__cvt+0x84>
 8004712:	eb00 0904 	add.w	r9, r0, r4
 8004716:	2200      	movs	r2, #0
 8004718:	2300      	movs	r3, #0
 800471a:	4630      	mov	r0, r6
 800471c:	4639      	mov	r1, r7
 800471e:	f7fc f9f3 	bl	8000b08 <__aeabi_dcmpeq>
 8004722:	b108      	cbz	r0, 8004728 <__cvt+0x7c>
 8004724:	f8cd 900c 	str.w	r9, [sp, #12]
 8004728:	2230      	movs	r2, #48	@ 0x30
 800472a:	9b03      	ldr	r3, [sp, #12]
 800472c:	454b      	cmp	r3, r9
 800472e:	d31e      	bcc.n	800476e <__cvt+0xc2>
 8004730:	9b03      	ldr	r3, [sp, #12]
 8004732:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004734:	1b5b      	subs	r3, r3, r5
 8004736:	4628      	mov	r0, r5
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	b004      	add	sp, #16
 800473c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004740:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004744:	eb00 0904 	add.w	r9, r0, r4
 8004748:	d1e5      	bne.n	8004716 <__cvt+0x6a>
 800474a:	7803      	ldrb	r3, [r0, #0]
 800474c:	2b30      	cmp	r3, #48	@ 0x30
 800474e:	d10a      	bne.n	8004766 <__cvt+0xba>
 8004750:	2200      	movs	r2, #0
 8004752:	2300      	movs	r3, #0
 8004754:	4630      	mov	r0, r6
 8004756:	4639      	mov	r1, r7
 8004758:	f7fc f9d6 	bl	8000b08 <__aeabi_dcmpeq>
 800475c:	b918      	cbnz	r0, 8004766 <__cvt+0xba>
 800475e:	f1c4 0401 	rsb	r4, r4, #1
 8004762:	f8ca 4000 	str.w	r4, [sl]
 8004766:	f8da 3000 	ldr.w	r3, [sl]
 800476a:	4499      	add	r9, r3
 800476c:	e7d3      	b.n	8004716 <__cvt+0x6a>
 800476e:	1c59      	adds	r1, r3, #1
 8004770:	9103      	str	r1, [sp, #12]
 8004772:	701a      	strb	r2, [r3, #0]
 8004774:	e7d9      	b.n	800472a <__cvt+0x7e>

08004776 <__exponent>:
 8004776:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004778:	2900      	cmp	r1, #0
 800477a:	bfba      	itte	lt
 800477c:	4249      	neglt	r1, r1
 800477e:	232d      	movlt	r3, #45	@ 0x2d
 8004780:	232b      	movge	r3, #43	@ 0x2b
 8004782:	2909      	cmp	r1, #9
 8004784:	7002      	strb	r2, [r0, #0]
 8004786:	7043      	strb	r3, [r0, #1]
 8004788:	dd29      	ble.n	80047de <__exponent+0x68>
 800478a:	f10d 0307 	add.w	r3, sp, #7
 800478e:	461d      	mov	r5, r3
 8004790:	270a      	movs	r7, #10
 8004792:	461a      	mov	r2, r3
 8004794:	fbb1 f6f7 	udiv	r6, r1, r7
 8004798:	fb07 1416 	mls	r4, r7, r6, r1
 800479c:	3430      	adds	r4, #48	@ 0x30
 800479e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80047a2:	460c      	mov	r4, r1
 80047a4:	2c63      	cmp	r4, #99	@ 0x63
 80047a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80047aa:	4631      	mov	r1, r6
 80047ac:	dcf1      	bgt.n	8004792 <__exponent+0x1c>
 80047ae:	3130      	adds	r1, #48	@ 0x30
 80047b0:	1e94      	subs	r4, r2, #2
 80047b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80047b6:	1c41      	adds	r1, r0, #1
 80047b8:	4623      	mov	r3, r4
 80047ba:	42ab      	cmp	r3, r5
 80047bc:	d30a      	bcc.n	80047d4 <__exponent+0x5e>
 80047be:	f10d 0309 	add.w	r3, sp, #9
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	42ac      	cmp	r4, r5
 80047c6:	bf88      	it	hi
 80047c8:	2300      	movhi	r3, #0
 80047ca:	3302      	adds	r3, #2
 80047cc:	4403      	add	r3, r0
 80047ce:	1a18      	subs	r0, r3, r0
 80047d0:	b003      	add	sp, #12
 80047d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80047d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80047dc:	e7ed      	b.n	80047ba <__exponent+0x44>
 80047de:	2330      	movs	r3, #48	@ 0x30
 80047e0:	3130      	adds	r1, #48	@ 0x30
 80047e2:	7083      	strb	r3, [r0, #2]
 80047e4:	70c1      	strb	r1, [r0, #3]
 80047e6:	1d03      	adds	r3, r0, #4
 80047e8:	e7f1      	b.n	80047ce <__exponent+0x58>
	...

080047ec <_printf_float>:
 80047ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f0:	b08d      	sub	sp, #52	@ 0x34
 80047f2:	460c      	mov	r4, r1
 80047f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80047f8:	4616      	mov	r6, r2
 80047fa:	461f      	mov	r7, r3
 80047fc:	4605      	mov	r5, r0
 80047fe:	f000 fcff 	bl	8005200 <_localeconv_r>
 8004802:	6803      	ldr	r3, [r0, #0]
 8004804:	9304      	str	r3, [sp, #16]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fb fd52 	bl	80002b0 <strlen>
 800480c:	2300      	movs	r3, #0
 800480e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004810:	f8d8 3000 	ldr.w	r3, [r8]
 8004814:	9005      	str	r0, [sp, #20]
 8004816:	3307      	adds	r3, #7
 8004818:	f023 0307 	bic.w	r3, r3, #7
 800481c:	f103 0208 	add.w	r2, r3, #8
 8004820:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004824:	f8d4 b000 	ldr.w	fp, [r4]
 8004828:	f8c8 2000 	str.w	r2, [r8]
 800482c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004830:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004834:	9307      	str	r3, [sp, #28]
 8004836:	f8cd 8018 	str.w	r8, [sp, #24]
 800483a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800483e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004842:	4b9c      	ldr	r3, [pc, #624]	@ (8004ab4 <_printf_float+0x2c8>)
 8004844:	f04f 32ff 	mov.w	r2, #4294967295
 8004848:	f7fc f990 	bl	8000b6c <__aeabi_dcmpun>
 800484c:	bb70      	cbnz	r0, 80048ac <_printf_float+0xc0>
 800484e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004852:	4b98      	ldr	r3, [pc, #608]	@ (8004ab4 <_printf_float+0x2c8>)
 8004854:	f04f 32ff 	mov.w	r2, #4294967295
 8004858:	f7fc f96a 	bl	8000b30 <__aeabi_dcmple>
 800485c:	bb30      	cbnz	r0, 80048ac <_printf_float+0xc0>
 800485e:	2200      	movs	r2, #0
 8004860:	2300      	movs	r3, #0
 8004862:	4640      	mov	r0, r8
 8004864:	4649      	mov	r1, r9
 8004866:	f7fc f959 	bl	8000b1c <__aeabi_dcmplt>
 800486a:	b110      	cbz	r0, 8004872 <_printf_float+0x86>
 800486c:	232d      	movs	r3, #45	@ 0x2d
 800486e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004872:	4a91      	ldr	r2, [pc, #580]	@ (8004ab8 <_printf_float+0x2cc>)
 8004874:	4b91      	ldr	r3, [pc, #580]	@ (8004abc <_printf_float+0x2d0>)
 8004876:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800487a:	bf8c      	ite	hi
 800487c:	4690      	movhi	r8, r2
 800487e:	4698      	movls	r8, r3
 8004880:	2303      	movs	r3, #3
 8004882:	6123      	str	r3, [r4, #16]
 8004884:	f02b 0304 	bic.w	r3, fp, #4
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	f04f 0900 	mov.w	r9, #0
 800488e:	9700      	str	r7, [sp, #0]
 8004890:	4633      	mov	r3, r6
 8004892:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004894:	4621      	mov	r1, r4
 8004896:	4628      	mov	r0, r5
 8004898:	f000 f9d2 	bl	8004c40 <_printf_common>
 800489c:	3001      	adds	r0, #1
 800489e:	f040 808d 	bne.w	80049bc <_printf_float+0x1d0>
 80048a2:	f04f 30ff 	mov.w	r0, #4294967295
 80048a6:	b00d      	add	sp, #52	@ 0x34
 80048a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ac:	4642      	mov	r2, r8
 80048ae:	464b      	mov	r3, r9
 80048b0:	4640      	mov	r0, r8
 80048b2:	4649      	mov	r1, r9
 80048b4:	f7fc f95a 	bl	8000b6c <__aeabi_dcmpun>
 80048b8:	b140      	cbz	r0, 80048cc <_printf_float+0xe0>
 80048ba:	464b      	mov	r3, r9
 80048bc:	2b00      	cmp	r3, #0
 80048be:	bfbc      	itt	lt
 80048c0:	232d      	movlt	r3, #45	@ 0x2d
 80048c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80048c6:	4a7e      	ldr	r2, [pc, #504]	@ (8004ac0 <_printf_float+0x2d4>)
 80048c8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ac4 <_printf_float+0x2d8>)
 80048ca:	e7d4      	b.n	8004876 <_printf_float+0x8a>
 80048cc:	6863      	ldr	r3, [r4, #4]
 80048ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80048d2:	9206      	str	r2, [sp, #24]
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	d13b      	bne.n	8004950 <_printf_float+0x164>
 80048d8:	2306      	movs	r3, #6
 80048da:	6063      	str	r3, [r4, #4]
 80048dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80048e0:	2300      	movs	r3, #0
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	9303      	str	r3, [sp, #12]
 80048e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80048e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80048ec:	ab09      	add	r3, sp, #36	@ 0x24
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	6861      	ldr	r1, [r4, #4]
 80048f2:	ec49 8b10 	vmov	d0, r8, r9
 80048f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80048fa:	4628      	mov	r0, r5
 80048fc:	f7ff fed6 	bl	80046ac <__cvt>
 8004900:	9b06      	ldr	r3, [sp, #24]
 8004902:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004904:	2b47      	cmp	r3, #71	@ 0x47
 8004906:	4680      	mov	r8, r0
 8004908:	d129      	bne.n	800495e <_printf_float+0x172>
 800490a:	1cc8      	adds	r0, r1, #3
 800490c:	db02      	blt.n	8004914 <_printf_float+0x128>
 800490e:	6863      	ldr	r3, [r4, #4]
 8004910:	4299      	cmp	r1, r3
 8004912:	dd41      	ble.n	8004998 <_printf_float+0x1ac>
 8004914:	f1aa 0a02 	sub.w	sl, sl, #2
 8004918:	fa5f fa8a 	uxtb.w	sl, sl
 800491c:	3901      	subs	r1, #1
 800491e:	4652      	mov	r2, sl
 8004920:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004924:	9109      	str	r1, [sp, #36]	@ 0x24
 8004926:	f7ff ff26 	bl	8004776 <__exponent>
 800492a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800492c:	1813      	adds	r3, r2, r0
 800492e:	2a01      	cmp	r2, #1
 8004930:	4681      	mov	r9, r0
 8004932:	6123      	str	r3, [r4, #16]
 8004934:	dc02      	bgt.n	800493c <_printf_float+0x150>
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	07d2      	lsls	r2, r2, #31
 800493a:	d501      	bpl.n	8004940 <_printf_float+0x154>
 800493c:	3301      	adds	r3, #1
 800493e:	6123      	str	r3, [r4, #16]
 8004940:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0a2      	beq.n	800488e <_printf_float+0xa2>
 8004948:	232d      	movs	r3, #45	@ 0x2d
 800494a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800494e:	e79e      	b.n	800488e <_printf_float+0xa2>
 8004950:	9a06      	ldr	r2, [sp, #24]
 8004952:	2a47      	cmp	r2, #71	@ 0x47
 8004954:	d1c2      	bne.n	80048dc <_printf_float+0xf0>
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1c0      	bne.n	80048dc <_printf_float+0xf0>
 800495a:	2301      	movs	r3, #1
 800495c:	e7bd      	b.n	80048da <_printf_float+0xee>
 800495e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004962:	d9db      	bls.n	800491c <_printf_float+0x130>
 8004964:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004968:	d118      	bne.n	800499c <_printf_float+0x1b0>
 800496a:	2900      	cmp	r1, #0
 800496c:	6863      	ldr	r3, [r4, #4]
 800496e:	dd0b      	ble.n	8004988 <_printf_float+0x19c>
 8004970:	6121      	str	r1, [r4, #16]
 8004972:	b913      	cbnz	r3, 800497a <_printf_float+0x18e>
 8004974:	6822      	ldr	r2, [r4, #0]
 8004976:	07d0      	lsls	r0, r2, #31
 8004978:	d502      	bpl.n	8004980 <_printf_float+0x194>
 800497a:	3301      	adds	r3, #1
 800497c:	440b      	add	r3, r1
 800497e:	6123      	str	r3, [r4, #16]
 8004980:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004982:	f04f 0900 	mov.w	r9, #0
 8004986:	e7db      	b.n	8004940 <_printf_float+0x154>
 8004988:	b913      	cbnz	r3, 8004990 <_printf_float+0x1a4>
 800498a:	6822      	ldr	r2, [r4, #0]
 800498c:	07d2      	lsls	r2, r2, #31
 800498e:	d501      	bpl.n	8004994 <_printf_float+0x1a8>
 8004990:	3302      	adds	r3, #2
 8004992:	e7f4      	b.n	800497e <_printf_float+0x192>
 8004994:	2301      	movs	r3, #1
 8004996:	e7f2      	b.n	800497e <_printf_float+0x192>
 8004998:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800499c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800499e:	4299      	cmp	r1, r3
 80049a0:	db05      	blt.n	80049ae <_printf_float+0x1c2>
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	6121      	str	r1, [r4, #16]
 80049a6:	07d8      	lsls	r0, r3, #31
 80049a8:	d5ea      	bpl.n	8004980 <_printf_float+0x194>
 80049aa:	1c4b      	adds	r3, r1, #1
 80049ac:	e7e7      	b.n	800497e <_printf_float+0x192>
 80049ae:	2900      	cmp	r1, #0
 80049b0:	bfd4      	ite	le
 80049b2:	f1c1 0202 	rsble	r2, r1, #2
 80049b6:	2201      	movgt	r2, #1
 80049b8:	4413      	add	r3, r2
 80049ba:	e7e0      	b.n	800497e <_printf_float+0x192>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	055a      	lsls	r2, r3, #21
 80049c0:	d407      	bmi.n	80049d2 <_printf_float+0x1e6>
 80049c2:	6923      	ldr	r3, [r4, #16]
 80049c4:	4642      	mov	r2, r8
 80049c6:	4631      	mov	r1, r6
 80049c8:	4628      	mov	r0, r5
 80049ca:	47b8      	blx	r7
 80049cc:	3001      	adds	r0, #1
 80049ce:	d12b      	bne.n	8004a28 <_printf_float+0x23c>
 80049d0:	e767      	b.n	80048a2 <_printf_float+0xb6>
 80049d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049d6:	f240 80dd 	bls.w	8004b94 <_printf_float+0x3a8>
 80049da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049de:	2200      	movs	r2, #0
 80049e0:	2300      	movs	r3, #0
 80049e2:	f7fc f891 	bl	8000b08 <__aeabi_dcmpeq>
 80049e6:	2800      	cmp	r0, #0
 80049e8:	d033      	beq.n	8004a52 <_printf_float+0x266>
 80049ea:	4a37      	ldr	r2, [pc, #220]	@ (8004ac8 <_printf_float+0x2dc>)
 80049ec:	2301      	movs	r3, #1
 80049ee:	4631      	mov	r1, r6
 80049f0:	4628      	mov	r0, r5
 80049f2:	47b8      	blx	r7
 80049f4:	3001      	adds	r0, #1
 80049f6:	f43f af54 	beq.w	80048a2 <_printf_float+0xb6>
 80049fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80049fe:	4543      	cmp	r3, r8
 8004a00:	db02      	blt.n	8004a08 <_printf_float+0x21c>
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	07d8      	lsls	r0, r3, #31
 8004a06:	d50f      	bpl.n	8004a28 <_printf_float+0x23c>
 8004a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	4628      	mov	r0, r5
 8004a10:	47b8      	blx	r7
 8004a12:	3001      	adds	r0, #1
 8004a14:	f43f af45 	beq.w	80048a2 <_printf_float+0xb6>
 8004a18:	f04f 0900 	mov.w	r9, #0
 8004a1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a20:	f104 0a1a 	add.w	sl, r4, #26
 8004a24:	45c8      	cmp	r8, r9
 8004a26:	dc09      	bgt.n	8004a3c <_printf_float+0x250>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	079b      	lsls	r3, r3, #30
 8004a2c:	f100 8103 	bmi.w	8004c36 <_printf_float+0x44a>
 8004a30:	68e0      	ldr	r0, [r4, #12]
 8004a32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a34:	4298      	cmp	r0, r3
 8004a36:	bfb8      	it	lt
 8004a38:	4618      	movlt	r0, r3
 8004a3a:	e734      	b.n	80048a6 <_printf_float+0xba>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	4652      	mov	r2, sl
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	f43f af2b 	beq.w	80048a2 <_printf_float+0xb6>
 8004a4c:	f109 0901 	add.w	r9, r9, #1
 8004a50:	e7e8      	b.n	8004a24 <_printf_float+0x238>
 8004a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	dc39      	bgt.n	8004acc <_printf_float+0x2e0>
 8004a58:	4a1b      	ldr	r2, [pc, #108]	@ (8004ac8 <_printf_float+0x2dc>)
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4631      	mov	r1, r6
 8004a5e:	4628      	mov	r0, r5
 8004a60:	47b8      	blx	r7
 8004a62:	3001      	adds	r0, #1
 8004a64:	f43f af1d 	beq.w	80048a2 <_printf_float+0xb6>
 8004a68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004a6c:	ea59 0303 	orrs.w	r3, r9, r3
 8004a70:	d102      	bne.n	8004a78 <_printf_float+0x28c>
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	07d9      	lsls	r1, r3, #31
 8004a76:	d5d7      	bpl.n	8004a28 <_printf_float+0x23c>
 8004a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a7c:	4631      	mov	r1, r6
 8004a7e:	4628      	mov	r0, r5
 8004a80:	47b8      	blx	r7
 8004a82:	3001      	adds	r0, #1
 8004a84:	f43f af0d 	beq.w	80048a2 <_printf_float+0xb6>
 8004a88:	f04f 0a00 	mov.w	sl, #0
 8004a8c:	f104 0b1a 	add.w	fp, r4, #26
 8004a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a92:	425b      	negs	r3, r3
 8004a94:	4553      	cmp	r3, sl
 8004a96:	dc01      	bgt.n	8004a9c <_printf_float+0x2b0>
 8004a98:	464b      	mov	r3, r9
 8004a9a:	e793      	b.n	80049c4 <_printf_float+0x1d8>
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	465a      	mov	r2, fp
 8004aa0:	4631      	mov	r1, r6
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	47b8      	blx	r7
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	f43f aefb 	beq.w	80048a2 <_printf_float+0xb6>
 8004aac:	f10a 0a01 	add.w	sl, sl, #1
 8004ab0:	e7ee      	b.n	8004a90 <_printf_float+0x2a4>
 8004ab2:	bf00      	nop
 8004ab4:	7fefffff 	.word	0x7fefffff
 8004ab8:	08007551 	.word	0x08007551
 8004abc:	0800754d 	.word	0x0800754d
 8004ac0:	08007559 	.word	0x08007559
 8004ac4:	08007555 	.word	0x08007555
 8004ac8:	0800755d 	.word	0x0800755d
 8004acc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ace:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004ad2:	4553      	cmp	r3, sl
 8004ad4:	bfa8      	it	ge
 8004ad6:	4653      	movge	r3, sl
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	4699      	mov	r9, r3
 8004adc:	dc36      	bgt.n	8004b4c <_printf_float+0x360>
 8004ade:	f04f 0b00 	mov.w	fp, #0
 8004ae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ae6:	f104 021a 	add.w	r2, r4, #26
 8004aea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004aec:	9306      	str	r3, [sp, #24]
 8004aee:	eba3 0309 	sub.w	r3, r3, r9
 8004af2:	455b      	cmp	r3, fp
 8004af4:	dc31      	bgt.n	8004b5a <_printf_float+0x36e>
 8004af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af8:	459a      	cmp	sl, r3
 8004afa:	dc3a      	bgt.n	8004b72 <_printf_float+0x386>
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	07da      	lsls	r2, r3, #31
 8004b00:	d437      	bmi.n	8004b72 <_printf_float+0x386>
 8004b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b04:	ebaa 0903 	sub.w	r9, sl, r3
 8004b08:	9b06      	ldr	r3, [sp, #24]
 8004b0a:	ebaa 0303 	sub.w	r3, sl, r3
 8004b0e:	4599      	cmp	r9, r3
 8004b10:	bfa8      	it	ge
 8004b12:	4699      	movge	r9, r3
 8004b14:	f1b9 0f00 	cmp.w	r9, #0
 8004b18:	dc33      	bgt.n	8004b82 <_printf_float+0x396>
 8004b1a:	f04f 0800 	mov.w	r8, #0
 8004b1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b22:	f104 0b1a 	add.w	fp, r4, #26
 8004b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b28:	ebaa 0303 	sub.w	r3, sl, r3
 8004b2c:	eba3 0309 	sub.w	r3, r3, r9
 8004b30:	4543      	cmp	r3, r8
 8004b32:	f77f af79 	ble.w	8004a28 <_printf_float+0x23c>
 8004b36:	2301      	movs	r3, #1
 8004b38:	465a      	mov	r2, fp
 8004b3a:	4631      	mov	r1, r6
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	47b8      	blx	r7
 8004b40:	3001      	adds	r0, #1
 8004b42:	f43f aeae 	beq.w	80048a2 <_printf_float+0xb6>
 8004b46:	f108 0801 	add.w	r8, r8, #1
 8004b4a:	e7ec      	b.n	8004b26 <_printf_float+0x33a>
 8004b4c:	4642      	mov	r2, r8
 8004b4e:	4631      	mov	r1, r6
 8004b50:	4628      	mov	r0, r5
 8004b52:	47b8      	blx	r7
 8004b54:	3001      	adds	r0, #1
 8004b56:	d1c2      	bne.n	8004ade <_printf_float+0x2f2>
 8004b58:	e6a3      	b.n	80048a2 <_printf_float+0xb6>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	9206      	str	r2, [sp, #24]
 8004b62:	47b8      	blx	r7
 8004b64:	3001      	adds	r0, #1
 8004b66:	f43f ae9c 	beq.w	80048a2 <_printf_float+0xb6>
 8004b6a:	9a06      	ldr	r2, [sp, #24]
 8004b6c:	f10b 0b01 	add.w	fp, fp, #1
 8004b70:	e7bb      	b.n	8004aea <_printf_float+0x2fe>
 8004b72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b76:	4631      	mov	r1, r6
 8004b78:	4628      	mov	r0, r5
 8004b7a:	47b8      	blx	r7
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	d1c0      	bne.n	8004b02 <_printf_float+0x316>
 8004b80:	e68f      	b.n	80048a2 <_printf_float+0xb6>
 8004b82:	9a06      	ldr	r2, [sp, #24]
 8004b84:	464b      	mov	r3, r9
 8004b86:	4442      	add	r2, r8
 8004b88:	4631      	mov	r1, r6
 8004b8a:	4628      	mov	r0, r5
 8004b8c:	47b8      	blx	r7
 8004b8e:	3001      	adds	r0, #1
 8004b90:	d1c3      	bne.n	8004b1a <_printf_float+0x32e>
 8004b92:	e686      	b.n	80048a2 <_printf_float+0xb6>
 8004b94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b98:	f1ba 0f01 	cmp.w	sl, #1
 8004b9c:	dc01      	bgt.n	8004ba2 <_printf_float+0x3b6>
 8004b9e:	07db      	lsls	r3, r3, #31
 8004ba0:	d536      	bpl.n	8004c10 <_printf_float+0x424>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4628      	mov	r0, r5
 8004baa:	47b8      	blx	r7
 8004bac:	3001      	adds	r0, #1
 8004bae:	f43f ae78 	beq.w	80048a2 <_printf_float+0xb6>
 8004bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	47b8      	blx	r7
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	f43f ae70 	beq.w	80048a2 <_printf_float+0xb6>
 8004bc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bce:	f7fb ff9b 	bl	8000b08 <__aeabi_dcmpeq>
 8004bd2:	b9c0      	cbnz	r0, 8004c06 <_printf_float+0x41a>
 8004bd4:	4653      	mov	r3, sl
 8004bd6:	f108 0201 	add.w	r2, r8, #1
 8004bda:	4631      	mov	r1, r6
 8004bdc:	4628      	mov	r0, r5
 8004bde:	47b8      	blx	r7
 8004be0:	3001      	adds	r0, #1
 8004be2:	d10c      	bne.n	8004bfe <_printf_float+0x412>
 8004be4:	e65d      	b.n	80048a2 <_printf_float+0xb6>
 8004be6:	2301      	movs	r3, #1
 8004be8:	465a      	mov	r2, fp
 8004bea:	4631      	mov	r1, r6
 8004bec:	4628      	mov	r0, r5
 8004bee:	47b8      	blx	r7
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	f43f ae56 	beq.w	80048a2 <_printf_float+0xb6>
 8004bf6:	f108 0801 	add.w	r8, r8, #1
 8004bfa:	45d0      	cmp	r8, sl
 8004bfc:	dbf3      	blt.n	8004be6 <_printf_float+0x3fa>
 8004bfe:	464b      	mov	r3, r9
 8004c00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c04:	e6df      	b.n	80049c6 <_printf_float+0x1da>
 8004c06:	f04f 0800 	mov.w	r8, #0
 8004c0a:	f104 0b1a 	add.w	fp, r4, #26
 8004c0e:	e7f4      	b.n	8004bfa <_printf_float+0x40e>
 8004c10:	2301      	movs	r3, #1
 8004c12:	4642      	mov	r2, r8
 8004c14:	e7e1      	b.n	8004bda <_printf_float+0x3ee>
 8004c16:	2301      	movs	r3, #1
 8004c18:	464a      	mov	r2, r9
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae3e 	beq.w	80048a2 <_printf_float+0xb6>
 8004c26:	f108 0801 	add.w	r8, r8, #1
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c2e:	1a5b      	subs	r3, r3, r1
 8004c30:	4543      	cmp	r3, r8
 8004c32:	dcf0      	bgt.n	8004c16 <_printf_float+0x42a>
 8004c34:	e6fc      	b.n	8004a30 <_printf_float+0x244>
 8004c36:	f04f 0800 	mov.w	r8, #0
 8004c3a:	f104 0919 	add.w	r9, r4, #25
 8004c3e:	e7f4      	b.n	8004c2a <_printf_float+0x43e>

08004c40 <_printf_common>:
 8004c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c44:	4616      	mov	r6, r2
 8004c46:	4698      	mov	r8, r3
 8004c48:	688a      	ldr	r2, [r1, #8]
 8004c4a:	690b      	ldr	r3, [r1, #16]
 8004c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c50:	4293      	cmp	r3, r2
 8004c52:	bfb8      	it	lt
 8004c54:	4613      	movlt	r3, r2
 8004c56:	6033      	str	r3, [r6, #0]
 8004c58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c5c:	4607      	mov	r7, r0
 8004c5e:	460c      	mov	r4, r1
 8004c60:	b10a      	cbz	r2, 8004c66 <_printf_common+0x26>
 8004c62:	3301      	adds	r3, #1
 8004c64:	6033      	str	r3, [r6, #0]
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	0699      	lsls	r1, r3, #26
 8004c6a:	bf42      	ittt	mi
 8004c6c:	6833      	ldrmi	r3, [r6, #0]
 8004c6e:	3302      	addmi	r3, #2
 8004c70:	6033      	strmi	r3, [r6, #0]
 8004c72:	6825      	ldr	r5, [r4, #0]
 8004c74:	f015 0506 	ands.w	r5, r5, #6
 8004c78:	d106      	bne.n	8004c88 <_printf_common+0x48>
 8004c7a:	f104 0a19 	add.w	sl, r4, #25
 8004c7e:	68e3      	ldr	r3, [r4, #12]
 8004c80:	6832      	ldr	r2, [r6, #0]
 8004c82:	1a9b      	subs	r3, r3, r2
 8004c84:	42ab      	cmp	r3, r5
 8004c86:	dc26      	bgt.n	8004cd6 <_printf_common+0x96>
 8004c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c8c:	6822      	ldr	r2, [r4, #0]
 8004c8e:	3b00      	subs	r3, #0
 8004c90:	bf18      	it	ne
 8004c92:	2301      	movne	r3, #1
 8004c94:	0692      	lsls	r2, r2, #26
 8004c96:	d42b      	bmi.n	8004cf0 <_printf_common+0xb0>
 8004c98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c9c:	4641      	mov	r1, r8
 8004c9e:	4638      	mov	r0, r7
 8004ca0:	47c8      	blx	r9
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	d01e      	beq.n	8004ce4 <_printf_common+0xa4>
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	6922      	ldr	r2, [r4, #16]
 8004caa:	f003 0306 	and.w	r3, r3, #6
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	bf02      	ittt	eq
 8004cb2:	68e5      	ldreq	r5, [r4, #12]
 8004cb4:	6833      	ldreq	r3, [r6, #0]
 8004cb6:	1aed      	subeq	r5, r5, r3
 8004cb8:	68a3      	ldr	r3, [r4, #8]
 8004cba:	bf0c      	ite	eq
 8004cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cc0:	2500      	movne	r5, #0
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	bfc4      	itt	gt
 8004cc6:	1a9b      	subgt	r3, r3, r2
 8004cc8:	18ed      	addgt	r5, r5, r3
 8004cca:	2600      	movs	r6, #0
 8004ccc:	341a      	adds	r4, #26
 8004cce:	42b5      	cmp	r5, r6
 8004cd0:	d11a      	bne.n	8004d08 <_printf_common+0xc8>
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	e008      	b.n	8004ce8 <_printf_common+0xa8>
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	4652      	mov	r2, sl
 8004cda:	4641      	mov	r1, r8
 8004cdc:	4638      	mov	r0, r7
 8004cde:	47c8      	blx	r9
 8004ce0:	3001      	adds	r0, #1
 8004ce2:	d103      	bne.n	8004cec <_printf_common+0xac>
 8004ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cec:	3501      	adds	r5, #1
 8004cee:	e7c6      	b.n	8004c7e <_printf_common+0x3e>
 8004cf0:	18e1      	adds	r1, r4, r3
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	2030      	movs	r0, #48	@ 0x30
 8004cf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004cfa:	4422      	add	r2, r4
 8004cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d04:	3302      	adds	r3, #2
 8004d06:	e7c7      	b.n	8004c98 <_printf_common+0x58>
 8004d08:	2301      	movs	r3, #1
 8004d0a:	4622      	mov	r2, r4
 8004d0c:	4641      	mov	r1, r8
 8004d0e:	4638      	mov	r0, r7
 8004d10:	47c8      	blx	r9
 8004d12:	3001      	adds	r0, #1
 8004d14:	d0e6      	beq.n	8004ce4 <_printf_common+0xa4>
 8004d16:	3601      	adds	r6, #1
 8004d18:	e7d9      	b.n	8004cce <_printf_common+0x8e>
	...

08004d1c <_printf_i>:
 8004d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d20:	7e0f      	ldrb	r7, [r1, #24]
 8004d22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d24:	2f78      	cmp	r7, #120	@ 0x78
 8004d26:	4691      	mov	r9, r2
 8004d28:	4680      	mov	r8, r0
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	469a      	mov	sl, r3
 8004d2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d32:	d807      	bhi.n	8004d44 <_printf_i+0x28>
 8004d34:	2f62      	cmp	r7, #98	@ 0x62
 8004d36:	d80a      	bhi.n	8004d4e <_printf_i+0x32>
 8004d38:	2f00      	cmp	r7, #0
 8004d3a:	f000 80d1 	beq.w	8004ee0 <_printf_i+0x1c4>
 8004d3e:	2f58      	cmp	r7, #88	@ 0x58
 8004d40:	f000 80b8 	beq.w	8004eb4 <_printf_i+0x198>
 8004d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d4c:	e03a      	b.n	8004dc4 <_printf_i+0xa8>
 8004d4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d52:	2b15      	cmp	r3, #21
 8004d54:	d8f6      	bhi.n	8004d44 <_printf_i+0x28>
 8004d56:	a101      	add	r1, pc, #4	@ (adr r1, 8004d5c <_printf_i+0x40>)
 8004d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d5c:	08004db5 	.word	0x08004db5
 8004d60:	08004dc9 	.word	0x08004dc9
 8004d64:	08004d45 	.word	0x08004d45
 8004d68:	08004d45 	.word	0x08004d45
 8004d6c:	08004d45 	.word	0x08004d45
 8004d70:	08004d45 	.word	0x08004d45
 8004d74:	08004dc9 	.word	0x08004dc9
 8004d78:	08004d45 	.word	0x08004d45
 8004d7c:	08004d45 	.word	0x08004d45
 8004d80:	08004d45 	.word	0x08004d45
 8004d84:	08004d45 	.word	0x08004d45
 8004d88:	08004ec7 	.word	0x08004ec7
 8004d8c:	08004df3 	.word	0x08004df3
 8004d90:	08004e81 	.word	0x08004e81
 8004d94:	08004d45 	.word	0x08004d45
 8004d98:	08004d45 	.word	0x08004d45
 8004d9c:	08004ee9 	.word	0x08004ee9
 8004da0:	08004d45 	.word	0x08004d45
 8004da4:	08004df3 	.word	0x08004df3
 8004da8:	08004d45 	.word	0x08004d45
 8004dac:	08004d45 	.word	0x08004d45
 8004db0:	08004e89 	.word	0x08004e89
 8004db4:	6833      	ldr	r3, [r6, #0]
 8004db6:	1d1a      	adds	r2, r3, #4
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6032      	str	r2, [r6, #0]
 8004dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004dc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e09c      	b.n	8004f02 <_printf_i+0x1e6>
 8004dc8:	6833      	ldr	r3, [r6, #0]
 8004dca:	6820      	ldr	r0, [r4, #0]
 8004dcc:	1d19      	adds	r1, r3, #4
 8004dce:	6031      	str	r1, [r6, #0]
 8004dd0:	0606      	lsls	r6, r0, #24
 8004dd2:	d501      	bpl.n	8004dd8 <_printf_i+0xbc>
 8004dd4:	681d      	ldr	r5, [r3, #0]
 8004dd6:	e003      	b.n	8004de0 <_printf_i+0xc4>
 8004dd8:	0645      	lsls	r5, r0, #25
 8004dda:	d5fb      	bpl.n	8004dd4 <_printf_i+0xb8>
 8004ddc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004de0:	2d00      	cmp	r5, #0
 8004de2:	da03      	bge.n	8004dec <_printf_i+0xd0>
 8004de4:	232d      	movs	r3, #45	@ 0x2d
 8004de6:	426d      	negs	r5, r5
 8004de8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dec:	4858      	ldr	r0, [pc, #352]	@ (8004f50 <_printf_i+0x234>)
 8004dee:	230a      	movs	r3, #10
 8004df0:	e011      	b.n	8004e16 <_printf_i+0xfa>
 8004df2:	6821      	ldr	r1, [r4, #0]
 8004df4:	6833      	ldr	r3, [r6, #0]
 8004df6:	0608      	lsls	r0, r1, #24
 8004df8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004dfc:	d402      	bmi.n	8004e04 <_printf_i+0xe8>
 8004dfe:	0649      	lsls	r1, r1, #25
 8004e00:	bf48      	it	mi
 8004e02:	b2ad      	uxthmi	r5, r5
 8004e04:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e06:	4852      	ldr	r0, [pc, #328]	@ (8004f50 <_printf_i+0x234>)
 8004e08:	6033      	str	r3, [r6, #0]
 8004e0a:	bf14      	ite	ne
 8004e0c:	230a      	movne	r3, #10
 8004e0e:	2308      	moveq	r3, #8
 8004e10:	2100      	movs	r1, #0
 8004e12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e16:	6866      	ldr	r6, [r4, #4]
 8004e18:	60a6      	str	r6, [r4, #8]
 8004e1a:	2e00      	cmp	r6, #0
 8004e1c:	db05      	blt.n	8004e2a <_printf_i+0x10e>
 8004e1e:	6821      	ldr	r1, [r4, #0]
 8004e20:	432e      	orrs	r6, r5
 8004e22:	f021 0104 	bic.w	r1, r1, #4
 8004e26:	6021      	str	r1, [r4, #0]
 8004e28:	d04b      	beq.n	8004ec2 <_printf_i+0x1a6>
 8004e2a:	4616      	mov	r6, r2
 8004e2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e30:	fb03 5711 	mls	r7, r3, r1, r5
 8004e34:	5dc7      	ldrb	r7, [r0, r7]
 8004e36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e3a:	462f      	mov	r7, r5
 8004e3c:	42bb      	cmp	r3, r7
 8004e3e:	460d      	mov	r5, r1
 8004e40:	d9f4      	bls.n	8004e2c <_printf_i+0x110>
 8004e42:	2b08      	cmp	r3, #8
 8004e44:	d10b      	bne.n	8004e5e <_printf_i+0x142>
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	07df      	lsls	r7, r3, #31
 8004e4a:	d508      	bpl.n	8004e5e <_printf_i+0x142>
 8004e4c:	6923      	ldr	r3, [r4, #16]
 8004e4e:	6861      	ldr	r1, [r4, #4]
 8004e50:	4299      	cmp	r1, r3
 8004e52:	bfde      	ittt	le
 8004e54:	2330      	movle	r3, #48	@ 0x30
 8004e56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e5e:	1b92      	subs	r2, r2, r6
 8004e60:	6122      	str	r2, [r4, #16]
 8004e62:	f8cd a000 	str.w	sl, [sp]
 8004e66:	464b      	mov	r3, r9
 8004e68:	aa03      	add	r2, sp, #12
 8004e6a:	4621      	mov	r1, r4
 8004e6c:	4640      	mov	r0, r8
 8004e6e:	f7ff fee7 	bl	8004c40 <_printf_common>
 8004e72:	3001      	adds	r0, #1
 8004e74:	d14a      	bne.n	8004f0c <_printf_i+0x1f0>
 8004e76:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7a:	b004      	add	sp, #16
 8004e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	f043 0320 	orr.w	r3, r3, #32
 8004e86:	6023      	str	r3, [r4, #0]
 8004e88:	4832      	ldr	r0, [pc, #200]	@ (8004f54 <_printf_i+0x238>)
 8004e8a:	2778      	movs	r7, #120	@ 0x78
 8004e8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	6831      	ldr	r1, [r6, #0]
 8004e94:	061f      	lsls	r7, r3, #24
 8004e96:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e9a:	d402      	bmi.n	8004ea2 <_printf_i+0x186>
 8004e9c:	065f      	lsls	r7, r3, #25
 8004e9e:	bf48      	it	mi
 8004ea0:	b2ad      	uxthmi	r5, r5
 8004ea2:	6031      	str	r1, [r6, #0]
 8004ea4:	07d9      	lsls	r1, r3, #31
 8004ea6:	bf44      	itt	mi
 8004ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8004eac:	6023      	strmi	r3, [r4, #0]
 8004eae:	b11d      	cbz	r5, 8004eb8 <_printf_i+0x19c>
 8004eb0:	2310      	movs	r3, #16
 8004eb2:	e7ad      	b.n	8004e10 <_printf_i+0xf4>
 8004eb4:	4826      	ldr	r0, [pc, #152]	@ (8004f50 <_printf_i+0x234>)
 8004eb6:	e7e9      	b.n	8004e8c <_printf_i+0x170>
 8004eb8:	6823      	ldr	r3, [r4, #0]
 8004eba:	f023 0320 	bic.w	r3, r3, #32
 8004ebe:	6023      	str	r3, [r4, #0]
 8004ec0:	e7f6      	b.n	8004eb0 <_printf_i+0x194>
 8004ec2:	4616      	mov	r6, r2
 8004ec4:	e7bd      	b.n	8004e42 <_printf_i+0x126>
 8004ec6:	6833      	ldr	r3, [r6, #0]
 8004ec8:	6825      	ldr	r5, [r4, #0]
 8004eca:	6961      	ldr	r1, [r4, #20]
 8004ecc:	1d18      	adds	r0, r3, #4
 8004ece:	6030      	str	r0, [r6, #0]
 8004ed0:	062e      	lsls	r6, r5, #24
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	d501      	bpl.n	8004eda <_printf_i+0x1be>
 8004ed6:	6019      	str	r1, [r3, #0]
 8004ed8:	e002      	b.n	8004ee0 <_printf_i+0x1c4>
 8004eda:	0668      	lsls	r0, r5, #25
 8004edc:	d5fb      	bpl.n	8004ed6 <_printf_i+0x1ba>
 8004ede:	8019      	strh	r1, [r3, #0]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	6123      	str	r3, [r4, #16]
 8004ee4:	4616      	mov	r6, r2
 8004ee6:	e7bc      	b.n	8004e62 <_printf_i+0x146>
 8004ee8:	6833      	ldr	r3, [r6, #0]
 8004eea:	1d1a      	adds	r2, r3, #4
 8004eec:	6032      	str	r2, [r6, #0]
 8004eee:	681e      	ldr	r6, [r3, #0]
 8004ef0:	6862      	ldr	r2, [r4, #4]
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	4630      	mov	r0, r6
 8004ef6:	f7fb f98b 	bl	8000210 <memchr>
 8004efa:	b108      	cbz	r0, 8004f00 <_printf_i+0x1e4>
 8004efc:	1b80      	subs	r0, r0, r6
 8004efe:	6060      	str	r0, [r4, #4]
 8004f00:	6863      	ldr	r3, [r4, #4]
 8004f02:	6123      	str	r3, [r4, #16]
 8004f04:	2300      	movs	r3, #0
 8004f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f0a:	e7aa      	b.n	8004e62 <_printf_i+0x146>
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	4632      	mov	r2, r6
 8004f10:	4649      	mov	r1, r9
 8004f12:	4640      	mov	r0, r8
 8004f14:	47d0      	blx	sl
 8004f16:	3001      	adds	r0, #1
 8004f18:	d0ad      	beq.n	8004e76 <_printf_i+0x15a>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	079b      	lsls	r3, r3, #30
 8004f1e:	d413      	bmi.n	8004f48 <_printf_i+0x22c>
 8004f20:	68e0      	ldr	r0, [r4, #12]
 8004f22:	9b03      	ldr	r3, [sp, #12]
 8004f24:	4298      	cmp	r0, r3
 8004f26:	bfb8      	it	lt
 8004f28:	4618      	movlt	r0, r3
 8004f2a:	e7a6      	b.n	8004e7a <_printf_i+0x15e>
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	4632      	mov	r2, r6
 8004f30:	4649      	mov	r1, r9
 8004f32:	4640      	mov	r0, r8
 8004f34:	47d0      	blx	sl
 8004f36:	3001      	adds	r0, #1
 8004f38:	d09d      	beq.n	8004e76 <_printf_i+0x15a>
 8004f3a:	3501      	adds	r5, #1
 8004f3c:	68e3      	ldr	r3, [r4, #12]
 8004f3e:	9903      	ldr	r1, [sp, #12]
 8004f40:	1a5b      	subs	r3, r3, r1
 8004f42:	42ab      	cmp	r3, r5
 8004f44:	dcf2      	bgt.n	8004f2c <_printf_i+0x210>
 8004f46:	e7eb      	b.n	8004f20 <_printf_i+0x204>
 8004f48:	2500      	movs	r5, #0
 8004f4a:	f104 0619 	add.w	r6, r4, #25
 8004f4e:	e7f5      	b.n	8004f3c <_printf_i+0x220>
 8004f50:	0800755f 	.word	0x0800755f
 8004f54:	08007570 	.word	0x08007570

08004f58 <std>:
 8004f58:	2300      	movs	r3, #0
 8004f5a:	b510      	push	{r4, lr}
 8004f5c:	4604      	mov	r4, r0
 8004f5e:	e9c0 3300 	strd	r3, r3, [r0]
 8004f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f66:	6083      	str	r3, [r0, #8]
 8004f68:	8181      	strh	r1, [r0, #12]
 8004f6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f6c:	81c2      	strh	r2, [r0, #14]
 8004f6e:	6183      	str	r3, [r0, #24]
 8004f70:	4619      	mov	r1, r3
 8004f72:	2208      	movs	r2, #8
 8004f74:	305c      	adds	r0, #92	@ 0x5c
 8004f76:	f000 f928 	bl	80051ca <memset>
 8004f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb0 <std+0x58>)
 8004f7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb4 <std+0x5c>)
 8004f80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f82:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb8 <std+0x60>)
 8004f84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f86:	4b0d      	ldr	r3, [pc, #52]	@ (8004fbc <std+0x64>)
 8004f88:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fc0 <std+0x68>)
 8004f8c:	6224      	str	r4, [r4, #32]
 8004f8e:	429c      	cmp	r4, r3
 8004f90:	d006      	beq.n	8004fa0 <std+0x48>
 8004f92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f96:	4294      	cmp	r4, r2
 8004f98:	d002      	beq.n	8004fa0 <std+0x48>
 8004f9a:	33d0      	adds	r3, #208	@ 0xd0
 8004f9c:	429c      	cmp	r4, r3
 8004f9e:	d105      	bne.n	8004fac <std+0x54>
 8004fa0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fa8:	f000 b99e 	b.w	80052e8 <__retarget_lock_init_recursive>
 8004fac:	bd10      	pop	{r4, pc}
 8004fae:	bf00      	nop
 8004fb0:	08005145 	.word	0x08005145
 8004fb4:	08005167 	.word	0x08005167
 8004fb8:	0800519f 	.word	0x0800519f
 8004fbc:	080051c3 	.word	0x080051c3
 8004fc0:	20000350 	.word	0x20000350

08004fc4 <stdio_exit_handler>:
 8004fc4:	4a02      	ldr	r2, [pc, #8]	@ (8004fd0 <stdio_exit_handler+0xc>)
 8004fc6:	4903      	ldr	r1, [pc, #12]	@ (8004fd4 <stdio_exit_handler+0x10>)
 8004fc8:	4803      	ldr	r0, [pc, #12]	@ (8004fd8 <stdio_exit_handler+0x14>)
 8004fca:	f000 b869 	b.w	80050a0 <_fwalk_sglue>
 8004fce:	bf00      	nop
 8004fd0:	20000034 	.word	0x20000034
 8004fd4:	08006ed1 	.word	0x08006ed1
 8004fd8:	20000044 	.word	0x20000044

08004fdc <cleanup_stdio>:
 8004fdc:	6841      	ldr	r1, [r0, #4]
 8004fde:	4b0c      	ldr	r3, [pc, #48]	@ (8005010 <cleanup_stdio+0x34>)
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	b510      	push	{r4, lr}
 8004fe4:	4604      	mov	r4, r0
 8004fe6:	d001      	beq.n	8004fec <cleanup_stdio+0x10>
 8004fe8:	f001 ff72 	bl	8006ed0 <_fflush_r>
 8004fec:	68a1      	ldr	r1, [r4, #8]
 8004fee:	4b09      	ldr	r3, [pc, #36]	@ (8005014 <cleanup_stdio+0x38>)
 8004ff0:	4299      	cmp	r1, r3
 8004ff2:	d002      	beq.n	8004ffa <cleanup_stdio+0x1e>
 8004ff4:	4620      	mov	r0, r4
 8004ff6:	f001 ff6b 	bl	8006ed0 <_fflush_r>
 8004ffa:	68e1      	ldr	r1, [r4, #12]
 8004ffc:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <cleanup_stdio+0x3c>)
 8004ffe:	4299      	cmp	r1, r3
 8005000:	d004      	beq.n	800500c <cleanup_stdio+0x30>
 8005002:	4620      	mov	r0, r4
 8005004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005008:	f001 bf62 	b.w	8006ed0 <_fflush_r>
 800500c:	bd10      	pop	{r4, pc}
 800500e:	bf00      	nop
 8005010:	20000350 	.word	0x20000350
 8005014:	200003b8 	.word	0x200003b8
 8005018:	20000420 	.word	0x20000420

0800501c <global_stdio_init.part.0>:
 800501c:	b510      	push	{r4, lr}
 800501e:	4b0b      	ldr	r3, [pc, #44]	@ (800504c <global_stdio_init.part.0+0x30>)
 8005020:	4c0b      	ldr	r4, [pc, #44]	@ (8005050 <global_stdio_init.part.0+0x34>)
 8005022:	4a0c      	ldr	r2, [pc, #48]	@ (8005054 <global_stdio_init.part.0+0x38>)
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	4620      	mov	r0, r4
 8005028:	2200      	movs	r2, #0
 800502a:	2104      	movs	r1, #4
 800502c:	f7ff ff94 	bl	8004f58 <std>
 8005030:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005034:	2201      	movs	r2, #1
 8005036:	2109      	movs	r1, #9
 8005038:	f7ff ff8e 	bl	8004f58 <std>
 800503c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005040:	2202      	movs	r2, #2
 8005042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005046:	2112      	movs	r1, #18
 8005048:	f7ff bf86 	b.w	8004f58 <std>
 800504c:	20000488 	.word	0x20000488
 8005050:	20000350 	.word	0x20000350
 8005054:	08004fc5 	.word	0x08004fc5

08005058 <__sfp_lock_acquire>:
 8005058:	4801      	ldr	r0, [pc, #4]	@ (8005060 <__sfp_lock_acquire+0x8>)
 800505a:	f000 b946 	b.w	80052ea <__retarget_lock_acquire_recursive>
 800505e:	bf00      	nop
 8005060:	20000491 	.word	0x20000491

08005064 <__sfp_lock_release>:
 8005064:	4801      	ldr	r0, [pc, #4]	@ (800506c <__sfp_lock_release+0x8>)
 8005066:	f000 b941 	b.w	80052ec <__retarget_lock_release_recursive>
 800506a:	bf00      	nop
 800506c:	20000491 	.word	0x20000491

08005070 <__sinit>:
 8005070:	b510      	push	{r4, lr}
 8005072:	4604      	mov	r4, r0
 8005074:	f7ff fff0 	bl	8005058 <__sfp_lock_acquire>
 8005078:	6a23      	ldr	r3, [r4, #32]
 800507a:	b11b      	cbz	r3, 8005084 <__sinit+0x14>
 800507c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005080:	f7ff bff0 	b.w	8005064 <__sfp_lock_release>
 8005084:	4b04      	ldr	r3, [pc, #16]	@ (8005098 <__sinit+0x28>)
 8005086:	6223      	str	r3, [r4, #32]
 8005088:	4b04      	ldr	r3, [pc, #16]	@ (800509c <__sinit+0x2c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1f5      	bne.n	800507c <__sinit+0xc>
 8005090:	f7ff ffc4 	bl	800501c <global_stdio_init.part.0>
 8005094:	e7f2      	b.n	800507c <__sinit+0xc>
 8005096:	bf00      	nop
 8005098:	08004fdd 	.word	0x08004fdd
 800509c:	20000488 	.word	0x20000488

080050a0 <_fwalk_sglue>:
 80050a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050a4:	4607      	mov	r7, r0
 80050a6:	4688      	mov	r8, r1
 80050a8:	4614      	mov	r4, r2
 80050aa:	2600      	movs	r6, #0
 80050ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050b0:	f1b9 0901 	subs.w	r9, r9, #1
 80050b4:	d505      	bpl.n	80050c2 <_fwalk_sglue+0x22>
 80050b6:	6824      	ldr	r4, [r4, #0]
 80050b8:	2c00      	cmp	r4, #0
 80050ba:	d1f7      	bne.n	80050ac <_fwalk_sglue+0xc>
 80050bc:	4630      	mov	r0, r6
 80050be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050c2:	89ab      	ldrh	r3, [r5, #12]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d907      	bls.n	80050d8 <_fwalk_sglue+0x38>
 80050c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050cc:	3301      	adds	r3, #1
 80050ce:	d003      	beq.n	80050d8 <_fwalk_sglue+0x38>
 80050d0:	4629      	mov	r1, r5
 80050d2:	4638      	mov	r0, r7
 80050d4:	47c0      	blx	r8
 80050d6:	4306      	orrs	r6, r0
 80050d8:	3568      	adds	r5, #104	@ 0x68
 80050da:	e7e9      	b.n	80050b0 <_fwalk_sglue+0x10>

080050dc <iprintf>:
 80050dc:	b40f      	push	{r0, r1, r2, r3}
 80050de:	b507      	push	{r0, r1, r2, lr}
 80050e0:	4906      	ldr	r1, [pc, #24]	@ (80050fc <iprintf+0x20>)
 80050e2:	ab04      	add	r3, sp, #16
 80050e4:	6808      	ldr	r0, [r1, #0]
 80050e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80050ea:	6881      	ldr	r1, [r0, #8]
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	f001 fd53 	bl	8006b98 <_vfiprintf_r>
 80050f2:	b003      	add	sp, #12
 80050f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050f8:	b004      	add	sp, #16
 80050fa:	4770      	bx	lr
 80050fc:	20000040 	.word	0x20000040

08005100 <siprintf>:
 8005100:	b40e      	push	{r1, r2, r3}
 8005102:	b510      	push	{r4, lr}
 8005104:	b09d      	sub	sp, #116	@ 0x74
 8005106:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005108:	9002      	str	r0, [sp, #8]
 800510a:	9006      	str	r0, [sp, #24]
 800510c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005110:	480a      	ldr	r0, [pc, #40]	@ (800513c <siprintf+0x3c>)
 8005112:	9107      	str	r1, [sp, #28]
 8005114:	9104      	str	r1, [sp, #16]
 8005116:	490a      	ldr	r1, [pc, #40]	@ (8005140 <siprintf+0x40>)
 8005118:	f853 2b04 	ldr.w	r2, [r3], #4
 800511c:	9105      	str	r1, [sp, #20]
 800511e:	2400      	movs	r4, #0
 8005120:	a902      	add	r1, sp, #8
 8005122:	6800      	ldr	r0, [r0, #0]
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005128:	f001 fc10 	bl	800694c <_svfiprintf_r>
 800512c:	9b02      	ldr	r3, [sp, #8]
 800512e:	701c      	strb	r4, [r3, #0]
 8005130:	b01d      	add	sp, #116	@ 0x74
 8005132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005136:	b003      	add	sp, #12
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	20000040 	.word	0x20000040
 8005140:	ffff0208 	.word	0xffff0208

08005144 <__sread>:
 8005144:	b510      	push	{r4, lr}
 8005146:	460c      	mov	r4, r1
 8005148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800514c:	f000 f87e 	bl	800524c <_read_r>
 8005150:	2800      	cmp	r0, #0
 8005152:	bfab      	itete	ge
 8005154:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005156:	89a3      	ldrhlt	r3, [r4, #12]
 8005158:	181b      	addge	r3, r3, r0
 800515a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800515e:	bfac      	ite	ge
 8005160:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005162:	81a3      	strhlt	r3, [r4, #12]
 8005164:	bd10      	pop	{r4, pc}

08005166 <__swrite>:
 8005166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800516a:	461f      	mov	r7, r3
 800516c:	898b      	ldrh	r3, [r1, #12]
 800516e:	05db      	lsls	r3, r3, #23
 8005170:	4605      	mov	r5, r0
 8005172:	460c      	mov	r4, r1
 8005174:	4616      	mov	r6, r2
 8005176:	d505      	bpl.n	8005184 <__swrite+0x1e>
 8005178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517c:	2302      	movs	r3, #2
 800517e:	2200      	movs	r2, #0
 8005180:	f000 f852 	bl	8005228 <_lseek_r>
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800518a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800518e:	81a3      	strh	r3, [r4, #12]
 8005190:	4632      	mov	r2, r6
 8005192:	463b      	mov	r3, r7
 8005194:	4628      	mov	r0, r5
 8005196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800519a:	f000 b869 	b.w	8005270 <_write_r>

0800519e <__sseek>:
 800519e:	b510      	push	{r4, lr}
 80051a0:	460c      	mov	r4, r1
 80051a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a6:	f000 f83f 	bl	8005228 <_lseek_r>
 80051aa:	1c43      	adds	r3, r0, #1
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	bf15      	itete	ne
 80051b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051ba:	81a3      	strheq	r3, [r4, #12]
 80051bc:	bf18      	it	ne
 80051be:	81a3      	strhne	r3, [r4, #12]
 80051c0:	bd10      	pop	{r4, pc}

080051c2 <__sclose>:
 80051c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c6:	f000 b81f 	b.w	8005208 <_close_r>

080051ca <memset>:
 80051ca:	4402      	add	r2, r0
 80051cc:	4603      	mov	r3, r0
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d100      	bne.n	80051d4 <memset+0xa>
 80051d2:	4770      	bx	lr
 80051d4:	f803 1b01 	strb.w	r1, [r3], #1
 80051d8:	e7f9      	b.n	80051ce <memset+0x4>

080051da <strncmp>:
 80051da:	b510      	push	{r4, lr}
 80051dc:	b16a      	cbz	r2, 80051fa <strncmp+0x20>
 80051de:	3901      	subs	r1, #1
 80051e0:	1884      	adds	r4, r0, r2
 80051e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d103      	bne.n	80051f6 <strncmp+0x1c>
 80051ee:	42a0      	cmp	r0, r4
 80051f0:	d001      	beq.n	80051f6 <strncmp+0x1c>
 80051f2:	2a00      	cmp	r2, #0
 80051f4:	d1f5      	bne.n	80051e2 <strncmp+0x8>
 80051f6:	1ad0      	subs	r0, r2, r3
 80051f8:	bd10      	pop	{r4, pc}
 80051fa:	4610      	mov	r0, r2
 80051fc:	e7fc      	b.n	80051f8 <strncmp+0x1e>
	...

08005200 <_localeconv_r>:
 8005200:	4800      	ldr	r0, [pc, #0]	@ (8005204 <_localeconv_r+0x4>)
 8005202:	4770      	bx	lr
 8005204:	20000180 	.word	0x20000180

08005208 <_close_r>:
 8005208:	b538      	push	{r3, r4, r5, lr}
 800520a:	4d06      	ldr	r5, [pc, #24]	@ (8005224 <_close_r+0x1c>)
 800520c:	2300      	movs	r3, #0
 800520e:	4604      	mov	r4, r0
 8005210:	4608      	mov	r0, r1
 8005212:	602b      	str	r3, [r5, #0]
 8005214:	f7fc fab4 	bl	8001780 <_close>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d102      	bne.n	8005222 <_close_r+0x1a>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	b103      	cbz	r3, 8005222 <_close_r+0x1a>
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	2000048c 	.word	0x2000048c

08005228 <_lseek_r>:
 8005228:	b538      	push	{r3, r4, r5, lr}
 800522a:	4d07      	ldr	r5, [pc, #28]	@ (8005248 <_lseek_r+0x20>)
 800522c:	4604      	mov	r4, r0
 800522e:	4608      	mov	r0, r1
 8005230:	4611      	mov	r1, r2
 8005232:	2200      	movs	r2, #0
 8005234:	602a      	str	r2, [r5, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	f7fc fac9 	bl	80017ce <_lseek>
 800523c:	1c43      	adds	r3, r0, #1
 800523e:	d102      	bne.n	8005246 <_lseek_r+0x1e>
 8005240:	682b      	ldr	r3, [r5, #0]
 8005242:	b103      	cbz	r3, 8005246 <_lseek_r+0x1e>
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	bd38      	pop	{r3, r4, r5, pc}
 8005248:	2000048c 	.word	0x2000048c

0800524c <_read_r>:
 800524c:	b538      	push	{r3, r4, r5, lr}
 800524e:	4d07      	ldr	r5, [pc, #28]	@ (800526c <_read_r+0x20>)
 8005250:	4604      	mov	r4, r0
 8005252:	4608      	mov	r0, r1
 8005254:	4611      	mov	r1, r2
 8005256:	2200      	movs	r2, #0
 8005258:	602a      	str	r2, [r5, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	f7fc fa57 	bl	800170e <_read>
 8005260:	1c43      	adds	r3, r0, #1
 8005262:	d102      	bne.n	800526a <_read_r+0x1e>
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	b103      	cbz	r3, 800526a <_read_r+0x1e>
 8005268:	6023      	str	r3, [r4, #0]
 800526a:	bd38      	pop	{r3, r4, r5, pc}
 800526c:	2000048c 	.word	0x2000048c

08005270 <_write_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	4d07      	ldr	r5, [pc, #28]	@ (8005290 <_write_r+0x20>)
 8005274:	4604      	mov	r4, r0
 8005276:	4608      	mov	r0, r1
 8005278:	4611      	mov	r1, r2
 800527a:	2200      	movs	r2, #0
 800527c:	602a      	str	r2, [r5, #0]
 800527e:	461a      	mov	r2, r3
 8005280:	f7fc fa62 	bl	8001748 <_write>
 8005284:	1c43      	adds	r3, r0, #1
 8005286:	d102      	bne.n	800528e <_write_r+0x1e>
 8005288:	682b      	ldr	r3, [r5, #0]
 800528a:	b103      	cbz	r3, 800528e <_write_r+0x1e>
 800528c:	6023      	str	r3, [r4, #0]
 800528e:	bd38      	pop	{r3, r4, r5, pc}
 8005290:	2000048c 	.word	0x2000048c

08005294 <__errno>:
 8005294:	4b01      	ldr	r3, [pc, #4]	@ (800529c <__errno+0x8>)
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	20000040 	.word	0x20000040

080052a0 <__libc_init_array>:
 80052a0:	b570      	push	{r4, r5, r6, lr}
 80052a2:	4d0d      	ldr	r5, [pc, #52]	@ (80052d8 <__libc_init_array+0x38>)
 80052a4:	4c0d      	ldr	r4, [pc, #52]	@ (80052dc <__libc_init_array+0x3c>)
 80052a6:	1b64      	subs	r4, r4, r5
 80052a8:	10a4      	asrs	r4, r4, #2
 80052aa:	2600      	movs	r6, #0
 80052ac:	42a6      	cmp	r6, r4
 80052ae:	d109      	bne.n	80052c4 <__libc_init_array+0x24>
 80052b0:	4d0b      	ldr	r5, [pc, #44]	@ (80052e0 <__libc_init_array+0x40>)
 80052b2:	4c0c      	ldr	r4, [pc, #48]	@ (80052e4 <__libc_init_array+0x44>)
 80052b4:	f002 f86a 	bl	800738c <_init>
 80052b8:	1b64      	subs	r4, r4, r5
 80052ba:	10a4      	asrs	r4, r4, #2
 80052bc:	2600      	movs	r6, #0
 80052be:	42a6      	cmp	r6, r4
 80052c0:	d105      	bne.n	80052ce <__libc_init_array+0x2e>
 80052c2:	bd70      	pop	{r4, r5, r6, pc}
 80052c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052c8:	4798      	blx	r3
 80052ca:	3601      	adds	r6, #1
 80052cc:	e7ee      	b.n	80052ac <__libc_init_array+0xc>
 80052ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80052d2:	4798      	blx	r3
 80052d4:	3601      	adds	r6, #1
 80052d6:	e7f2      	b.n	80052be <__libc_init_array+0x1e>
 80052d8:	080077c8 	.word	0x080077c8
 80052dc:	080077c8 	.word	0x080077c8
 80052e0:	080077c8 	.word	0x080077c8
 80052e4:	080077cc 	.word	0x080077cc

080052e8 <__retarget_lock_init_recursive>:
 80052e8:	4770      	bx	lr

080052ea <__retarget_lock_acquire_recursive>:
 80052ea:	4770      	bx	lr

080052ec <__retarget_lock_release_recursive>:
 80052ec:	4770      	bx	lr

080052ee <quorem>:
 80052ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f2:	6903      	ldr	r3, [r0, #16]
 80052f4:	690c      	ldr	r4, [r1, #16]
 80052f6:	42a3      	cmp	r3, r4
 80052f8:	4607      	mov	r7, r0
 80052fa:	db7e      	blt.n	80053fa <quorem+0x10c>
 80052fc:	3c01      	subs	r4, #1
 80052fe:	f101 0814 	add.w	r8, r1, #20
 8005302:	00a3      	lsls	r3, r4, #2
 8005304:	f100 0514 	add.w	r5, r0, #20
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800530e:	9301      	str	r3, [sp, #4]
 8005310:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005314:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005318:	3301      	adds	r3, #1
 800531a:	429a      	cmp	r2, r3
 800531c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005320:	fbb2 f6f3 	udiv	r6, r2, r3
 8005324:	d32e      	bcc.n	8005384 <quorem+0x96>
 8005326:	f04f 0a00 	mov.w	sl, #0
 800532a:	46c4      	mov	ip, r8
 800532c:	46ae      	mov	lr, r5
 800532e:	46d3      	mov	fp, sl
 8005330:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005334:	b298      	uxth	r0, r3
 8005336:	fb06 a000 	mla	r0, r6, r0, sl
 800533a:	0c02      	lsrs	r2, r0, #16
 800533c:	0c1b      	lsrs	r3, r3, #16
 800533e:	fb06 2303 	mla	r3, r6, r3, r2
 8005342:	f8de 2000 	ldr.w	r2, [lr]
 8005346:	b280      	uxth	r0, r0
 8005348:	b292      	uxth	r2, r2
 800534a:	1a12      	subs	r2, r2, r0
 800534c:	445a      	add	r2, fp
 800534e:	f8de 0000 	ldr.w	r0, [lr]
 8005352:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005356:	b29b      	uxth	r3, r3
 8005358:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800535c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005360:	b292      	uxth	r2, r2
 8005362:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005366:	45e1      	cmp	r9, ip
 8005368:	f84e 2b04 	str.w	r2, [lr], #4
 800536c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005370:	d2de      	bcs.n	8005330 <quorem+0x42>
 8005372:	9b00      	ldr	r3, [sp, #0]
 8005374:	58eb      	ldr	r3, [r5, r3]
 8005376:	b92b      	cbnz	r3, 8005384 <quorem+0x96>
 8005378:	9b01      	ldr	r3, [sp, #4]
 800537a:	3b04      	subs	r3, #4
 800537c:	429d      	cmp	r5, r3
 800537e:	461a      	mov	r2, r3
 8005380:	d32f      	bcc.n	80053e2 <quorem+0xf4>
 8005382:	613c      	str	r4, [r7, #16]
 8005384:	4638      	mov	r0, r7
 8005386:	f001 f97d 	bl	8006684 <__mcmp>
 800538a:	2800      	cmp	r0, #0
 800538c:	db25      	blt.n	80053da <quorem+0xec>
 800538e:	4629      	mov	r1, r5
 8005390:	2000      	movs	r0, #0
 8005392:	f858 2b04 	ldr.w	r2, [r8], #4
 8005396:	f8d1 c000 	ldr.w	ip, [r1]
 800539a:	fa1f fe82 	uxth.w	lr, r2
 800539e:	fa1f f38c 	uxth.w	r3, ip
 80053a2:	eba3 030e 	sub.w	r3, r3, lr
 80053a6:	4403      	add	r3, r0
 80053a8:	0c12      	lsrs	r2, r2, #16
 80053aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80053ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053b8:	45c1      	cmp	r9, r8
 80053ba:	f841 3b04 	str.w	r3, [r1], #4
 80053be:	ea4f 4022 	mov.w	r0, r2, asr #16
 80053c2:	d2e6      	bcs.n	8005392 <quorem+0xa4>
 80053c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053cc:	b922      	cbnz	r2, 80053d8 <quorem+0xea>
 80053ce:	3b04      	subs	r3, #4
 80053d0:	429d      	cmp	r5, r3
 80053d2:	461a      	mov	r2, r3
 80053d4:	d30b      	bcc.n	80053ee <quorem+0x100>
 80053d6:	613c      	str	r4, [r7, #16]
 80053d8:	3601      	adds	r6, #1
 80053da:	4630      	mov	r0, r6
 80053dc:	b003      	add	sp, #12
 80053de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053e2:	6812      	ldr	r2, [r2, #0]
 80053e4:	3b04      	subs	r3, #4
 80053e6:	2a00      	cmp	r2, #0
 80053e8:	d1cb      	bne.n	8005382 <quorem+0x94>
 80053ea:	3c01      	subs	r4, #1
 80053ec:	e7c6      	b.n	800537c <quorem+0x8e>
 80053ee:	6812      	ldr	r2, [r2, #0]
 80053f0:	3b04      	subs	r3, #4
 80053f2:	2a00      	cmp	r2, #0
 80053f4:	d1ef      	bne.n	80053d6 <quorem+0xe8>
 80053f6:	3c01      	subs	r4, #1
 80053f8:	e7ea      	b.n	80053d0 <quorem+0xe2>
 80053fa:	2000      	movs	r0, #0
 80053fc:	e7ee      	b.n	80053dc <quorem+0xee>
	...

08005400 <_dtoa_r>:
 8005400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005404:	69c7      	ldr	r7, [r0, #28]
 8005406:	b097      	sub	sp, #92	@ 0x5c
 8005408:	ed8d 0b04 	vstr	d0, [sp, #16]
 800540c:	ec55 4b10 	vmov	r4, r5, d0
 8005410:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005412:	9107      	str	r1, [sp, #28]
 8005414:	4681      	mov	r9, r0
 8005416:	920c      	str	r2, [sp, #48]	@ 0x30
 8005418:	9311      	str	r3, [sp, #68]	@ 0x44
 800541a:	b97f      	cbnz	r7, 800543c <_dtoa_r+0x3c>
 800541c:	2010      	movs	r0, #16
 800541e:	f000 fe09 	bl	8006034 <malloc>
 8005422:	4602      	mov	r2, r0
 8005424:	f8c9 001c 	str.w	r0, [r9, #28]
 8005428:	b920      	cbnz	r0, 8005434 <_dtoa_r+0x34>
 800542a:	4ba9      	ldr	r3, [pc, #676]	@ (80056d0 <_dtoa_r+0x2d0>)
 800542c:	21ef      	movs	r1, #239	@ 0xef
 800542e:	48a9      	ldr	r0, [pc, #676]	@ (80056d4 <_dtoa_r+0x2d4>)
 8005430:	f001 fe42 	bl	80070b8 <__assert_func>
 8005434:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005438:	6007      	str	r7, [r0, #0]
 800543a:	60c7      	str	r7, [r0, #12]
 800543c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005440:	6819      	ldr	r1, [r3, #0]
 8005442:	b159      	cbz	r1, 800545c <_dtoa_r+0x5c>
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	604a      	str	r2, [r1, #4]
 8005448:	2301      	movs	r3, #1
 800544a:	4093      	lsls	r3, r2
 800544c:	608b      	str	r3, [r1, #8]
 800544e:	4648      	mov	r0, r9
 8005450:	f000 fee6 	bl	8006220 <_Bfree>
 8005454:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	1e2b      	subs	r3, r5, #0
 800545e:	bfb9      	ittee	lt
 8005460:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005464:	9305      	strlt	r3, [sp, #20]
 8005466:	2300      	movge	r3, #0
 8005468:	6033      	strge	r3, [r6, #0]
 800546a:	9f05      	ldr	r7, [sp, #20]
 800546c:	4b9a      	ldr	r3, [pc, #616]	@ (80056d8 <_dtoa_r+0x2d8>)
 800546e:	bfbc      	itt	lt
 8005470:	2201      	movlt	r2, #1
 8005472:	6032      	strlt	r2, [r6, #0]
 8005474:	43bb      	bics	r3, r7
 8005476:	d112      	bne.n	800549e <_dtoa_r+0x9e>
 8005478:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800547a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005484:	4323      	orrs	r3, r4
 8005486:	f000 855a 	beq.w	8005f3e <_dtoa_r+0xb3e>
 800548a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800548c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80056ec <_dtoa_r+0x2ec>
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 855c 	beq.w	8005f4e <_dtoa_r+0xb4e>
 8005496:	f10a 0303 	add.w	r3, sl, #3
 800549a:	f000 bd56 	b.w	8005f4a <_dtoa_r+0xb4a>
 800549e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80054a2:	2200      	movs	r2, #0
 80054a4:	ec51 0b17 	vmov	r0, r1, d7
 80054a8:	2300      	movs	r3, #0
 80054aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80054ae:	f7fb fb2b 	bl	8000b08 <__aeabi_dcmpeq>
 80054b2:	4680      	mov	r8, r0
 80054b4:	b158      	cbz	r0, 80054ce <_dtoa_r+0xce>
 80054b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80054b8:	2301      	movs	r3, #1
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054be:	b113      	cbz	r3, 80054c6 <_dtoa_r+0xc6>
 80054c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80054c2:	4b86      	ldr	r3, [pc, #536]	@ (80056dc <_dtoa_r+0x2dc>)
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80056f0 <_dtoa_r+0x2f0>
 80054ca:	f000 bd40 	b.w	8005f4e <_dtoa_r+0xb4e>
 80054ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80054d2:	aa14      	add	r2, sp, #80	@ 0x50
 80054d4:	a915      	add	r1, sp, #84	@ 0x54
 80054d6:	4648      	mov	r0, r9
 80054d8:	f001 f984 	bl	80067e4 <__d2b>
 80054dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80054e0:	9002      	str	r0, [sp, #8]
 80054e2:	2e00      	cmp	r6, #0
 80054e4:	d078      	beq.n	80055d8 <_dtoa_r+0x1d8>
 80054e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80054ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80054f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80054f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80054fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005500:	4619      	mov	r1, r3
 8005502:	2200      	movs	r2, #0
 8005504:	4b76      	ldr	r3, [pc, #472]	@ (80056e0 <_dtoa_r+0x2e0>)
 8005506:	f7fa fedf 	bl	80002c8 <__aeabi_dsub>
 800550a:	a36b      	add	r3, pc, #428	@ (adr r3, 80056b8 <_dtoa_r+0x2b8>)
 800550c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005510:	f7fb f892 	bl	8000638 <__aeabi_dmul>
 8005514:	a36a      	add	r3, pc, #424	@ (adr r3, 80056c0 <_dtoa_r+0x2c0>)
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	f7fa fed7 	bl	80002cc <__adddf3>
 800551e:	4604      	mov	r4, r0
 8005520:	4630      	mov	r0, r6
 8005522:	460d      	mov	r5, r1
 8005524:	f7fb f81e 	bl	8000564 <__aeabi_i2d>
 8005528:	a367      	add	r3, pc, #412	@ (adr r3, 80056c8 <_dtoa_r+0x2c8>)
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	f7fb f883 	bl	8000638 <__aeabi_dmul>
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4620      	mov	r0, r4
 8005538:	4629      	mov	r1, r5
 800553a:	f7fa fec7 	bl	80002cc <__adddf3>
 800553e:	4604      	mov	r4, r0
 8005540:	460d      	mov	r5, r1
 8005542:	f7fb fb29 	bl	8000b98 <__aeabi_d2iz>
 8005546:	2200      	movs	r2, #0
 8005548:	4607      	mov	r7, r0
 800554a:	2300      	movs	r3, #0
 800554c:	4620      	mov	r0, r4
 800554e:	4629      	mov	r1, r5
 8005550:	f7fb fae4 	bl	8000b1c <__aeabi_dcmplt>
 8005554:	b140      	cbz	r0, 8005568 <_dtoa_r+0x168>
 8005556:	4638      	mov	r0, r7
 8005558:	f7fb f804 	bl	8000564 <__aeabi_i2d>
 800555c:	4622      	mov	r2, r4
 800555e:	462b      	mov	r3, r5
 8005560:	f7fb fad2 	bl	8000b08 <__aeabi_dcmpeq>
 8005564:	b900      	cbnz	r0, 8005568 <_dtoa_r+0x168>
 8005566:	3f01      	subs	r7, #1
 8005568:	2f16      	cmp	r7, #22
 800556a:	d852      	bhi.n	8005612 <_dtoa_r+0x212>
 800556c:	4b5d      	ldr	r3, [pc, #372]	@ (80056e4 <_dtoa_r+0x2e4>)
 800556e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800557a:	f7fb facf 	bl	8000b1c <__aeabi_dcmplt>
 800557e:	2800      	cmp	r0, #0
 8005580:	d049      	beq.n	8005616 <_dtoa_r+0x216>
 8005582:	3f01      	subs	r7, #1
 8005584:	2300      	movs	r3, #0
 8005586:	9310      	str	r3, [sp, #64]	@ 0x40
 8005588:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800558a:	1b9b      	subs	r3, r3, r6
 800558c:	1e5a      	subs	r2, r3, #1
 800558e:	bf45      	ittet	mi
 8005590:	f1c3 0301 	rsbmi	r3, r3, #1
 8005594:	9300      	strmi	r3, [sp, #0]
 8005596:	2300      	movpl	r3, #0
 8005598:	2300      	movmi	r3, #0
 800559a:	9206      	str	r2, [sp, #24]
 800559c:	bf54      	ite	pl
 800559e:	9300      	strpl	r3, [sp, #0]
 80055a0:	9306      	strmi	r3, [sp, #24]
 80055a2:	2f00      	cmp	r7, #0
 80055a4:	db39      	blt.n	800561a <_dtoa_r+0x21a>
 80055a6:	9b06      	ldr	r3, [sp, #24]
 80055a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80055aa:	443b      	add	r3, r7
 80055ac:	9306      	str	r3, [sp, #24]
 80055ae:	2300      	movs	r3, #0
 80055b0:	9308      	str	r3, [sp, #32]
 80055b2:	9b07      	ldr	r3, [sp, #28]
 80055b4:	2b09      	cmp	r3, #9
 80055b6:	d863      	bhi.n	8005680 <_dtoa_r+0x280>
 80055b8:	2b05      	cmp	r3, #5
 80055ba:	bfc4      	itt	gt
 80055bc:	3b04      	subgt	r3, #4
 80055be:	9307      	strgt	r3, [sp, #28]
 80055c0:	9b07      	ldr	r3, [sp, #28]
 80055c2:	f1a3 0302 	sub.w	r3, r3, #2
 80055c6:	bfcc      	ite	gt
 80055c8:	2400      	movgt	r4, #0
 80055ca:	2401      	movle	r4, #1
 80055cc:	2b03      	cmp	r3, #3
 80055ce:	d863      	bhi.n	8005698 <_dtoa_r+0x298>
 80055d0:	e8df f003 	tbb	[pc, r3]
 80055d4:	2b375452 	.word	0x2b375452
 80055d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80055dc:	441e      	add	r6, r3
 80055de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80055e2:	2b20      	cmp	r3, #32
 80055e4:	bfc1      	itttt	gt
 80055e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80055ea:	409f      	lslgt	r7, r3
 80055ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80055f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80055f4:	bfd6      	itet	le
 80055f6:	f1c3 0320 	rsble	r3, r3, #32
 80055fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80055fe:	fa04 f003 	lslle.w	r0, r4, r3
 8005602:	f7fa ff9f 	bl	8000544 <__aeabi_ui2d>
 8005606:	2201      	movs	r2, #1
 8005608:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800560c:	3e01      	subs	r6, #1
 800560e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005610:	e776      	b.n	8005500 <_dtoa_r+0x100>
 8005612:	2301      	movs	r3, #1
 8005614:	e7b7      	b.n	8005586 <_dtoa_r+0x186>
 8005616:	9010      	str	r0, [sp, #64]	@ 0x40
 8005618:	e7b6      	b.n	8005588 <_dtoa_r+0x188>
 800561a:	9b00      	ldr	r3, [sp, #0]
 800561c:	1bdb      	subs	r3, r3, r7
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	427b      	negs	r3, r7
 8005622:	9308      	str	r3, [sp, #32]
 8005624:	2300      	movs	r3, #0
 8005626:	930d      	str	r3, [sp, #52]	@ 0x34
 8005628:	e7c3      	b.n	80055b2 <_dtoa_r+0x1b2>
 800562a:	2301      	movs	r3, #1
 800562c:	9309      	str	r3, [sp, #36]	@ 0x24
 800562e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005630:	eb07 0b03 	add.w	fp, r7, r3
 8005634:	f10b 0301 	add.w	r3, fp, #1
 8005638:	2b01      	cmp	r3, #1
 800563a:	9303      	str	r3, [sp, #12]
 800563c:	bfb8      	it	lt
 800563e:	2301      	movlt	r3, #1
 8005640:	e006      	b.n	8005650 <_dtoa_r+0x250>
 8005642:	2301      	movs	r3, #1
 8005644:	9309      	str	r3, [sp, #36]	@ 0x24
 8005646:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005648:	2b00      	cmp	r3, #0
 800564a:	dd28      	ble.n	800569e <_dtoa_r+0x29e>
 800564c:	469b      	mov	fp, r3
 800564e:	9303      	str	r3, [sp, #12]
 8005650:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005654:	2100      	movs	r1, #0
 8005656:	2204      	movs	r2, #4
 8005658:	f102 0514 	add.w	r5, r2, #20
 800565c:	429d      	cmp	r5, r3
 800565e:	d926      	bls.n	80056ae <_dtoa_r+0x2ae>
 8005660:	6041      	str	r1, [r0, #4]
 8005662:	4648      	mov	r0, r9
 8005664:	f000 fd9c 	bl	80061a0 <_Balloc>
 8005668:	4682      	mov	sl, r0
 800566a:	2800      	cmp	r0, #0
 800566c:	d142      	bne.n	80056f4 <_dtoa_r+0x2f4>
 800566e:	4b1e      	ldr	r3, [pc, #120]	@ (80056e8 <_dtoa_r+0x2e8>)
 8005670:	4602      	mov	r2, r0
 8005672:	f240 11af 	movw	r1, #431	@ 0x1af
 8005676:	e6da      	b.n	800542e <_dtoa_r+0x2e>
 8005678:	2300      	movs	r3, #0
 800567a:	e7e3      	b.n	8005644 <_dtoa_r+0x244>
 800567c:	2300      	movs	r3, #0
 800567e:	e7d5      	b.n	800562c <_dtoa_r+0x22c>
 8005680:	2401      	movs	r4, #1
 8005682:	2300      	movs	r3, #0
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	9409      	str	r4, [sp, #36]	@ 0x24
 8005688:	f04f 3bff 	mov.w	fp, #4294967295
 800568c:	2200      	movs	r2, #0
 800568e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005692:	2312      	movs	r3, #18
 8005694:	920c      	str	r2, [sp, #48]	@ 0x30
 8005696:	e7db      	b.n	8005650 <_dtoa_r+0x250>
 8005698:	2301      	movs	r3, #1
 800569a:	9309      	str	r3, [sp, #36]	@ 0x24
 800569c:	e7f4      	b.n	8005688 <_dtoa_r+0x288>
 800569e:	f04f 0b01 	mov.w	fp, #1
 80056a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80056a6:	465b      	mov	r3, fp
 80056a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80056ac:	e7d0      	b.n	8005650 <_dtoa_r+0x250>
 80056ae:	3101      	adds	r1, #1
 80056b0:	0052      	lsls	r2, r2, #1
 80056b2:	e7d1      	b.n	8005658 <_dtoa_r+0x258>
 80056b4:	f3af 8000 	nop.w
 80056b8:	636f4361 	.word	0x636f4361
 80056bc:	3fd287a7 	.word	0x3fd287a7
 80056c0:	8b60c8b3 	.word	0x8b60c8b3
 80056c4:	3fc68a28 	.word	0x3fc68a28
 80056c8:	509f79fb 	.word	0x509f79fb
 80056cc:	3fd34413 	.word	0x3fd34413
 80056d0:	0800758e 	.word	0x0800758e
 80056d4:	080075a5 	.word	0x080075a5
 80056d8:	7ff00000 	.word	0x7ff00000
 80056dc:	0800755e 	.word	0x0800755e
 80056e0:	3ff80000 	.word	0x3ff80000
 80056e4:	080076f8 	.word	0x080076f8
 80056e8:	080075fd 	.word	0x080075fd
 80056ec:	0800758a 	.word	0x0800758a
 80056f0:	0800755d 	.word	0x0800755d
 80056f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80056f8:	6018      	str	r0, [r3, #0]
 80056fa:	9b03      	ldr	r3, [sp, #12]
 80056fc:	2b0e      	cmp	r3, #14
 80056fe:	f200 80a1 	bhi.w	8005844 <_dtoa_r+0x444>
 8005702:	2c00      	cmp	r4, #0
 8005704:	f000 809e 	beq.w	8005844 <_dtoa_r+0x444>
 8005708:	2f00      	cmp	r7, #0
 800570a:	dd33      	ble.n	8005774 <_dtoa_r+0x374>
 800570c:	4b9c      	ldr	r3, [pc, #624]	@ (8005980 <_dtoa_r+0x580>)
 800570e:	f007 020f 	and.w	r2, r7, #15
 8005712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005716:	ed93 7b00 	vldr	d7, [r3]
 800571a:	05f8      	lsls	r0, r7, #23
 800571c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005720:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005724:	d516      	bpl.n	8005754 <_dtoa_r+0x354>
 8005726:	4b97      	ldr	r3, [pc, #604]	@ (8005984 <_dtoa_r+0x584>)
 8005728:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800572c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005730:	f7fb f8ac 	bl	800088c <__aeabi_ddiv>
 8005734:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005738:	f004 040f 	and.w	r4, r4, #15
 800573c:	2603      	movs	r6, #3
 800573e:	4d91      	ldr	r5, [pc, #580]	@ (8005984 <_dtoa_r+0x584>)
 8005740:	b954      	cbnz	r4, 8005758 <_dtoa_r+0x358>
 8005742:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800574a:	f7fb f89f 	bl	800088c <__aeabi_ddiv>
 800574e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005752:	e028      	b.n	80057a6 <_dtoa_r+0x3a6>
 8005754:	2602      	movs	r6, #2
 8005756:	e7f2      	b.n	800573e <_dtoa_r+0x33e>
 8005758:	07e1      	lsls	r1, r4, #31
 800575a:	d508      	bpl.n	800576e <_dtoa_r+0x36e>
 800575c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005760:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005764:	f7fa ff68 	bl	8000638 <__aeabi_dmul>
 8005768:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800576c:	3601      	adds	r6, #1
 800576e:	1064      	asrs	r4, r4, #1
 8005770:	3508      	adds	r5, #8
 8005772:	e7e5      	b.n	8005740 <_dtoa_r+0x340>
 8005774:	f000 80af 	beq.w	80058d6 <_dtoa_r+0x4d6>
 8005778:	427c      	negs	r4, r7
 800577a:	4b81      	ldr	r3, [pc, #516]	@ (8005980 <_dtoa_r+0x580>)
 800577c:	4d81      	ldr	r5, [pc, #516]	@ (8005984 <_dtoa_r+0x584>)
 800577e:	f004 020f 	and.w	r2, r4, #15
 8005782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800578e:	f7fa ff53 	bl	8000638 <__aeabi_dmul>
 8005792:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005796:	1124      	asrs	r4, r4, #4
 8005798:	2300      	movs	r3, #0
 800579a:	2602      	movs	r6, #2
 800579c:	2c00      	cmp	r4, #0
 800579e:	f040 808f 	bne.w	80058c0 <_dtoa_r+0x4c0>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1d3      	bne.n	800574e <_dtoa_r+0x34e>
 80057a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 8094 	beq.w	80058da <_dtoa_r+0x4da>
 80057b2:	4b75      	ldr	r3, [pc, #468]	@ (8005988 <_dtoa_r+0x588>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	4620      	mov	r0, r4
 80057b8:	4629      	mov	r1, r5
 80057ba:	f7fb f9af 	bl	8000b1c <__aeabi_dcmplt>
 80057be:	2800      	cmp	r0, #0
 80057c0:	f000 808b 	beq.w	80058da <_dtoa_r+0x4da>
 80057c4:	9b03      	ldr	r3, [sp, #12]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 8087 	beq.w	80058da <_dtoa_r+0x4da>
 80057cc:	f1bb 0f00 	cmp.w	fp, #0
 80057d0:	dd34      	ble.n	800583c <_dtoa_r+0x43c>
 80057d2:	4620      	mov	r0, r4
 80057d4:	4b6d      	ldr	r3, [pc, #436]	@ (800598c <_dtoa_r+0x58c>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	4629      	mov	r1, r5
 80057da:	f7fa ff2d 	bl	8000638 <__aeabi_dmul>
 80057de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057e2:	f107 38ff 	add.w	r8, r7, #4294967295
 80057e6:	3601      	adds	r6, #1
 80057e8:	465c      	mov	r4, fp
 80057ea:	4630      	mov	r0, r6
 80057ec:	f7fa feba 	bl	8000564 <__aeabi_i2d>
 80057f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057f4:	f7fa ff20 	bl	8000638 <__aeabi_dmul>
 80057f8:	4b65      	ldr	r3, [pc, #404]	@ (8005990 <_dtoa_r+0x590>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	f7fa fd66 	bl	80002cc <__adddf3>
 8005800:	4605      	mov	r5, r0
 8005802:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005806:	2c00      	cmp	r4, #0
 8005808:	d16a      	bne.n	80058e0 <_dtoa_r+0x4e0>
 800580a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800580e:	4b61      	ldr	r3, [pc, #388]	@ (8005994 <_dtoa_r+0x594>)
 8005810:	2200      	movs	r2, #0
 8005812:	f7fa fd59 	bl	80002c8 <__aeabi_dsub>
 8005816:	4602      	mov	r2, r0
 8005818:	460b      	mov	r3, r1
 800581a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800581e:	462a      	mov	r2, r5
 8005820:	4633      	mov	r3, r6
 8005822:	f7fb f999 	bl	8000b58 <__aeabi_dcmpgt>
 8005826:	2800      	cmp	r0, #0
 8005828:	f040 8298 	bne.w	8005d5c <_dtoa_r+0x95c>
 800582c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005830:	462a      	mov	r2, r5
 8005832:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005836:	f7fb f971 	bl	8000b1c <__aeabi_dcmplt>
 800583a:	bb38      	cbnz	r0, 800588c <_dtoa_r+0x48c>
 800583c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005840:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005844:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005846:	2b00      	cmp	r3, #0
 8005848:	f2c0 8157 	blt.w	8005afa <_dtoa_r+0x6fa>
 800584c:	2f0e      	cmp	r7, #14
 800584e:	f300 8154 	bgt.w	8005afa <_dtoa_r+0x6fa>
 8005852:	4b4b      	ldr	r3, [pc, #300]	@ (8005980 <_dtoa_r+0x580>)
 8005854:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005858:	ed93 7b00 	vldr	d7, [r3]
 800585c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800585e:	2b00      	cmp	r3, #0
 8005860:	ed8d 7b00 	vstr	d7, [sp]
 8005864:	f280 80e5 	bge.w	8005a32 <_dtoa_r+0x632>
 8005868:	9b03      	ldr	r3, [sp, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	f300 80e1 	bgt.w	8005a32 <_dtoa_r+0x632>
 8005870:	d10c      	bne.n	800588c <_dtoa_r+0x48c>
 8005872:	4b48      	ldr	r3, [pc, #288]	@ (8005994 <_dtoa_r+0x594>)
 8005874:	2200      	movs	r2, #0
 8005876:	ec51 0b17 	vmov	r0, r1, d7
 800587a:	f7fa fedd 	bl	8000638 <__aeabi_dmul>
 800587e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005882:	f7fb f95f 	bl	8000b44 <__aeabi_dcmpge>
 8005886:	2800      	cmp	r0, #0
 8005888:	f000 8266 	beq.w	8005d58 <_dtoa_r+0x958>
 800588c:	2400      	movs	r4, #0
 800588e:	4625      	mov	r5, r4
 8005890:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005892:	4656      	mov	r6, sl
 8005894:	ea6f 0803 	mvn.w	r8, r3
 8005898:	2700      	movs	r7, #0
 800589a:	4621      	mov	r1, r4
 800589c:	4648      	mov	r0, r9
 800589e:	f000 fcbf 	bl	8006220 <_Bfree>
 80058a2:	2d00      	cmp	r5, #0
 80058a4:	f000 80bd 	beq.w	8005a22 <_dtoa_r+0x622>
 80058a8:	b12f      	cbz	r7, 80058b6 <_dtoa_r+0x4b6>
 80058aa:	42af      	cmp	r7, r5
 80058ac:	d003      	beq.n	80058b6 <_dtoa_r+0x4b6>
 80058ae:	4639      	mov	r1, r7
 80058b0:	4648      	mov	r0, r9
 80058b2:	f000 fcb5 	bl	8006220 <_Bfree>
 80058b6:	4629      	mov	r1, r5
 80058b8:	4648      	mov	r0, r9
 80058ba:	f000 fcb1 	bl	8006220 <_Bfree>
 80058be:	e0b0      	b.n	8005a22 <_dtoa_r+0x622>
 80058c0:	07e2      	lsls	r2, r4, #31
 80058c2:	d505      	bpl.n	80058d0 <_dtoa_r+0x4d0>
 80058c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80058c8:	f7fa feb6 	bl	8000638 <__aeabi_dmul>
 80058cc:	3601      	adds	r6, #1
 80058ce:	2301      	movs	r3, #1
 80058d0:	1064      	asrs	r4, r4, #1
 80058d2:	3508      	adds	r5, #8
 80058d4:	e762      	b.n	800579c <_dtoa_r+0x39c>
 80058d6:	2602      	movs	r6, #2
 80058d8:	e765      	b.n	80057a6 <_dtoa_r+0x3a6>
 80058da:	9c03      	ldr	r4, [sp, #12]
 80058dc:	46b8      	mov	r8, r7
 80058de:	e784      	b.n	80057ea <_dtoa_r+0x3ea>
 80058e0:	4b27      	ldr	r3, [pc, #156]	@ (8005980 <_dtoa_r+0x580>)
 80058e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058ec:	4454      	add	r4, sl
 80058ee:	2900      	cmp	r1, #0
 80058f0:	d054      	beq.n	800599c <_dtoa_r+0x59c>
 80058f2:	4929      	ldr	r1, [pc, #164]	@ (8005998 <_dtoa_r+0x598>)
 80058f4:	2000      	movs	r0, #0
 80058f6:	f7fa ffc9 	bl	800088c <__aeabi_ddiv>
 80058fa:	4633      	mov	r3, r6
 80058fc:	462a      	mov	r2, r5
 80058fe:	f7fa fce3 	bl	80002c8 <__aeabi_dsub>
 8005902:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005906:	4656      	mov	r6, sl
 8005908:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800590c:	f7fb f944 	bl	8000b98 <__aeabi_d2iz>
 8005910:	4605      	mov	r5, r0
 8005912:	f7fa fe27 	bl	8000564 <__aeabi_i2d>
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800591e:	f7fa fcd3 	bl	80002c8 <__aeabi_dsub>
 8005922:	3530      	adds	r5, #48	@ 0x30
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800592c:	f806 5b01 	strb.w	r5, [r6], #1
 8005930:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005934:	f7fb f8f2 	bl	8000b1c <__aeabi_dcmplt>
 8005938:	2800      	cmp	r0, #0
 800593a:	d172      	bne.n	8005a22 <_dtoa_r+0x622>
 800593c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005940:	4911      	ldr	r1, [pc, #68]	@ (8005988 <_dtoa_r+0x588>)
 8005942:	2000      	movs	r0, #0
 8005944:	f7fa fcc0 	bl	80002c8 <__aeabi_dsub>
 8005948:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800594c:	f7fb f8e6 	bl	8000b1c <__aeabi_dcmplt>
 8005950:	2800      	cmp	r0, #0
 8005952:	f040 80b4 	bne.w	8005abe <_dtoa_r+0x6be>
 8005956:	42a6      	cmp	r6, r4
 8005958:	f43f af70 	beq.w	800583c <_dtoa_r+0x43c>
 800595c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005960:	4b0a      	ldr	r3, [pc, #40]	@ (800598c <_dtoa_r+0x58c>)
 8005962:	2200      	movs	r2, #0
 8005964:	f7fa fe68 	bl	8000638 <__aeabi_dmul>
 8005968:	4b08      	ldr	r3, [pc, #32]	@ (800598c <_dtoa_r+0x58c>)
 800596a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800596e:	2200      	movs	r2, #0
 8005970:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005974:	f7fa fe60 	bl	8000638 <__aeabi_dmul>
 8005978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800597c:	e7c4      	b.n	8005908 <_dtoa_r+0x508>
 800597e:	bf00      	nop
 8005980:	080076f8 	.word	0x080076f8
 8005984:	080076d0 	.word	0x080076d0
 8005988:	3ff00000 	.word	0x3ff00000
 800598c:	40240000 	.word	0x40240000
 8005990:	401c0000 	.word	0x401c0000
 8005994:	40140000 	.word	0x40140000
 8005998:	3fe00000 	.word	0x3fe00000
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	f7fa fe4a 	bl	8000638 <__aeabi_dmul>
 80059a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80059a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80059aa:	4656      	mov	r6, sl
 80059ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059b0:	f7fb f8f2 	bl	8000b98 <__aeabi_d2iz>
 80059b4:	4605      	mov	r5, r0
 80059b6:	f7fa fdd5 	bl	8000564 <__aeabi_i2d>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059c2:	f7fa fc81 	bl	80002c8 <__aeabi_dsub>
 80059c6:	3530      	adds	r5, #48	@ 0x30
 80059c8:	f806 5b01 	strb.w	r5, [r6], #1
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	42a6      	cmp	r6, r4
 80059d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059d6:	f04f 0200 	mov.w	r2, #0
 80059da:	d124      	bne.n	8005a26 <_dtoa_r+0x626>
 80059dc:	4baf      	ldr	r3, [pc, #700]	@ (8005c9c <_dtoa_r+0x89c>)
 80059de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80059e2:	f7fa fc73 	bl	80002cc <__adddf3>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059ee:	f7fb f8b3 	bl	8000b58 <__aeabi_dcmpgt>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	d163      	bne.n	8005abe <_dtoa_r+0x6be>
 80059f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80059fa:	49a8      	ldr	r1, [pc, #672]	@ (8005c9c <_dtoa_r+0x89c>)
 80059fc:	2000      	movs	r0, #0
 80059fe:	f7fa fc63 	bl	80002c8 <__aeabi_dsub>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0a:	f7fb f887 	bl	8000b1c <__aeabi_dcmplt>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	f43f af14 	beq.w	800583c <_dtoa_r+0x43c>
 8005a14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005a16:	1e73      	subs	r3, r6, #1
 8005a18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005a1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a1e:	2b30      	cmp	r3, #48	@ 0x30
 8005a20:	d0f8      	beq.n	8005a14 <_dtoa_r+0x614>
 8005a22:	4647      	mov	r7, r8
 8005a24:	e03b      	b.n	8005a9e <_dtoa_r+0x69e>
 8005a26:	4b9e      	ldr	r3, [pc, #632]	@ (8005ca0 <_dtoa_r+0x8a0>)
 8005a28:	f7fa fe06 	bl	8000638 <__aeabi_dmul>
 8005a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a30:	e7bc      	b.n	80059ac <_dtoa_r+0x5ac>
 8005a32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005a36:	4656      	mov	r6, sl
 8005a38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	4629      	mov	r1, r5
 8005a40:	f7fa ff24 	bl	800088c <__aeabi_ddiv>
 8005a44:	f7fb f8a8 	bl	8000b98 <__aeabi_d2iz>
 8005a48:	4680      	mov	r8, r0
 8005a4a:	f7fa fd8b 	bl	8000564 <__aeabi_i2d>
 8005a4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a52:	f7fa fdf1 	bl	8000638 <__aeabi_dmul>
 8005a56:	4602      	mov	r2, r0
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	4629      	mov	r1, r5
 8005a5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005a62:	f7fa fc31 	bl	80002c8 <__aeabi_dsub>
 8005a66:	f806 4b01 	strb.w	r4, [r6], #1
 8005a6a:	9d03      	ldr	r5, [sp, #12]
 8005a6c:	eba6 040a 	sub.w	r4, r6, sl
 8005a70:	42a5      	cmp	r5, r4
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	d133      	bne.n	8005ae0 <_dtoa_r+0x6e0>
 8005a78:	f7fa fc28 	bl	80002cc <__adddf3>
 8005a7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a80:	4604      	mov	r4, r0
 8005a82:	460d      	mov	r5, r1
 8005a84:	f7fb f868 	bl	8000b58 <__aeabi_dcmpgt>
 8005a88:	b9c0      	cbnz	r0, 8005abc <_dtoa_r+0x6bc>
 8005a8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a8e:	4620      	mov	r0, r4
 8005a90:	4629      	mov	r1, r5
 8005a92:	f7fb f839 	bl	8000b08 <__aeabi_dcmpeq>
 8005a96:	b110      	cbz	r0, 8005a9e <_dtoa_r+0x69e>
 8005a98:	f018 0f01 	tst.w	r8, #1
 8005a9c:	d10e      	bne.n	8005abc <_dtoa_r+0x6bc>
 8005a9e:	9902      	ldr	r1, [sp, #8]
 8005aa0:	4648      	mov	r0, r9
 8005aa2:	f000 fbbd 	bl	8006220 <_Bfree>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	7033      	strb	r3, [r6, #0]
 8005aaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005aac:	3701      	adds	r7, #1
 8005aae:	601f      	str	r7, [r3, #0]
 8005ab0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f000 824b 	beq.w	8005f4e <_dtoa_r+0xb4e>
 8005ab8:	601e      	str	r6, [r3, #0]
 8005aba:	e248      	b.n	8005f4e <_dtoa_r+0xb4e>
 8005abc:	46b8      	mov	r8, r7
 8005abe:	4633      	mov	r3, r6
 8005ac0:	461e      	mov	r6, r3
 8005ac2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ac6:	2a39      	cmp	r2, #57	@ 0x39
 8005ac8:	d106      	bne.n	8005ad8 <_dtoa_r+0x6d8>
 8005aca:	459a      	cmp	sl, r3
 8005acc:	d1f8      	bne.n	8005ac0 <_dtoa_r+0x6c0>
 8005ace:	2230      	movs	r2, #48	@ 0x30
 8005ad0:	f108 0801 	add.w	r8, r8, #1
 8005ad4:	f88a 2000 	strb.w	r2, [sl]
 8005ad8:	781a      	ldrb	r2, [r3, #0]
 8005ada:	3201      	adds	r2, #1
 8005adc:	701a      	strb	r2, [r3, #0]
 8005ade:	e7a0      	b.n	8005a22 <_dtoa_r+0x622>
 8005ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8005ca0 <_dtoa_r+0x8a0>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f7fa fda8 	bl	8000638 <__aeabi_dmul>
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2300      	movs	r3, #0
 8005aec:	4604      	mov	r4, r0
 8005aee:	460d      	mov	r5, r1
 8005af0:	f7fb f80a 	bl	8000b08 <__aeabi_dcmpeq>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	d09f      	beq.n	8005a38 <_dtoa_r+0x638>
 8005af8:	e7d1      	b.n	8005a9e <_dtoa_r+0x69e>
 8005afa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005afc:	2a00      	cmp	r2, #0
 8005afe:	f000 80ea 	beq.w	8005cd6 <_dtoa_r+0x8d6>
 8005b02:	9a07      	ldr	r2, [sp, #28]
 8005b04:	2a01      	cmp	r2, #1
 8005b06:	f300 80cd 	bgt.w	8005ca4 <_dtoa_r+0x8a4>
 8005b0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005b0c:	2a00      	cmp	r2, #0
 8005b0e:	f000 80c1 	beq.w	8005c94 <_dtoa_r+0x894>
 8005b12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b16:	9c08      	ldr	r4, [sp, #32]
 8005b18:	9e00      	ldr	r6, [sp, #0]
 8005b1a:	9a00      	ldr	r2, [sp, #0]
 8005b1c:	441a      	add	r2, r3
 8005b1e:	9200      	str	r2, [sp, #0]
 8005b20:	9a06      	ldr	r2, [sp, #24]
 8005b22:	2101      	movs	r1, #1
 8005b24:	441a      	add	r2, r3
 8005b26:	4648      	mov	r0, r9
 8005b28:	9206      	str	r2, [sp, #24]
 8005b2a:	f000 fc2d 	bl	8006388 <__i2b>
 8005b2e:	4605      	mov	r5, r0
 8005b30:	b166      	cbz	r6, 8005b4c <_dtoa_r+0x74c>
 8005b32:	9b06      	ldr	r3, [sp, #24]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	dd09      	ble.n	8005b4c <_dtoa_r+0x74c>
 8005b38:	42b3      	cmp	r3, r6
 8005b3a:	9a00      	ldr	r2, [sp, #0]
 8005b3c:	bfa8      	it	ge
 8005b3e:	4633      	movge	r3, r6
 8005b40:	1ad2      	subs	r2, r2, r3
 8005b42:	9200      	str	r2, [sp, #0]
 8005b44:	9a06      	ldr	r2, [sp, #24]
 8005b46:	1af6      	subs	r6, r6, r3
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	9306      	str	r3, [sp, #24]
 8005b4c:	9b08      	ldr	r3, [sp, #32]
 8005b4e:	b30b      	cbz	r3, 8005b94 <_dtoa_r+0x794>
 8005b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 80c6 	beq.w	8005ce4 <_dtoa_r+0x8e4>
 8005b58:	2c00      	cmp	r4, #0
 8005b5a:	f000 80c0 	beq.w	8005cde <_dtoa_r+0x8de>
 8005b5e:	4629      	mov	r1, r5
 8005b60:	4622      	mov	r2, r4
 8005b62:	4648      	mov	r0, r9
 8005b64:	f000 fcc8 	bl	80064f8 <__pow5mult>
 8005b68:	9a02      	ldr	r2, [sp, #8]
 8005b6a:	4601      	mov	r1, r0
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	4648      	mov	r0, r9
 8005b70:	f000 fc20 	bl	80063b4 <__multiply>
 8005b74:	9902      	ldr	r1, [sp, #8]
 8005b76:	4680      	mov	r8, r0
 8005b78:	4648      	mov	r0, r9
 8005b7a:	f000 fb51 	bl	8006220 <_Bfree>
 8005b7e:	9b08      	ldr	r3, [sp, #32]
 8005b80:	1b1b      	subs	r3, r3, r4
 8005b82:	9308      	str	r3, [sp, #32]
 8005b84:	f000 80b1 	beq.w	8005cea <_dtoa_r+0x8ea>
 8005b88:	9a08      	ldr	r2, [sp, #32]
 8005b8a:	4641      	mov	r1, r8
 8005b8c:	4648      	mov	r0, r9
 8005b8e:	f000 fcb3 	bl	80064f8 <__pow5mult>
 8005b92:	9002      	str	r0, [sp, #8]
 8005b94:	2101      	movs	r1, #1
 8005b96:	4648      	mov	r0, r9
 8005b98:	f000 fbf6 	bl	8006388 <__i2b>
 8005b9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 81d8 	beq.w	8005f56 <_dtoa_r+0xb56>
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	4601      	mov	r1, r0
 8005baa:	4648      	mov	r0, r9
 8005bac:	f000 fca4 	bl	80064f8 <__pow5mult>
 8005bb0:	9b07      	ldr	r3, [sp, #28]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	f300 809f 	bgt.w	8005cf8 <_dtoa_r+0x8f8>
 8005bba:	9b04      	ldr	r3, [sp, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f040 8097 	bne.w	8005cf0 <_dtoa_r+0x8f0>
 8005bc2:	9b05      	ldr	r3, [sp, #20]
 8005bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f040 8093 	bne.w	8005cf4 <_dtoa_r+0x8f4>
 8005bce:	9b05      	ldr	r3, [sp, #20]
 8005bd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bd4:	0d1b      	lsrs	r3, r3, #20
 8005bd6:	051b      	lsls	r3, r3, #20
 8005bd8:	b133      	cbz	r3, 8005be8 <_dtoa_r+0x7e8>
 8005bda:	9b00      	ldr	r3, [sp, #0]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	9b06      	ldr	r3, [sp, #24]
 8005be2:	3301      	adds	r3, #1
 8005be4:	9306      	str	r3, [sp, #24]
 8005be6:	2301      	movs	r3, #1
 8005be8:	9308      	str	r3, [sp, #32]
 8005bea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 81b8 	beq.w	8005f62 <_dtoa_r+0xb62>
 8005bf2:	6923      	ldr	r3, [r4, #16]
 8005bf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005bf8:	6918      	ldr	r0, [r3, #16]
 8005bfa:	f000 fb79 	bl	80062f0 <__hi0bits>
 8005bfe:	f1c0 0020 	rsb	r0, r0, #32
 8005c02:	9b06      	ldr	r3, [sp, #24]
 8005c04:	4418      	add	r0, r3
 8005c06:	f010 001f 	ands.w	r0, r0, #31
 8005c0a:	f000 8082 	beq.w	8005d12 <_dtoa_r+0x912>
 8005c0e:	f1c0 0320 	rsb	r3, r0, #32
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	dd73      	ble.n	8005cfe <_dtoa_r+0x8fe>
 8005c16:	9b00      	ldr	r3, [sp, #0]
 8005c18:	f1c0 001c 	rsb	r0, r0, #28
 8005c1c:	4403      	add	r3, r0
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	9b06      	ldr	r3, [sp, #24]
 8005c22:	4403      	add	r3, r0
 8005c24:	4406      	add	r6, r0
 8005c26:	9306      	str	r3, [sp, #24]
 8005c28:	9b00      	ldr	r3, [sp, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	dd05      	ble.n	8005c3a <_dtoa_r+0x83a>
 8005c2e:	9902      	ldr	r1, [sp, #8]
 8005c30:	461a      	mov	r2, r3
 8005c32:	4648      	mov	r0, r9
 8005c34:	f000 fcba 	bl	80065ac <__lshift>
 8005c38:	9002      	str	r0, [sp, #8]
 8005c3a:	9b06      	ldr	r3, [sp, #24]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	dd05      	ble.n	8005c4c <_dtoa_r+0x84c>
 8005c40:	4621      	mov	r1, r4
 8005c42:	461a      	mov	r2, r3
 8005c44:	4648      	mov	r0, r9
 8005c46:	f000 fcb1 	bl	80065ac <__lshift>
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d061      	beq.n	8005d16 <_dtoa_r+0x916>
 8005c52:	9802      	ldr	r0, [sp, #8]
 8005c54:	4621      	mov	r1, r4
 8005c56:	f000 fd15 	bl	8006684 <__mcmp>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	da5b      	bge.n	8005d16 <_dtoa_r+0x916>
 8005c5e:	2300      	movs	r3, #0
 8005c60:	9902      	ldr	r1, [sp, #8]
 8005c62:	220a      	movs	r2, #10
 8005c64:	4648      	mov	r0, r9
 8005c66:	f000 fafd 	bl	8006264 <__multadd>
 8005c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c6c:	9002      	str	r0, [sp, #8]
 8005c6e:	f107 38ff 	add.w	r8, r7, #4294967295
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 8177 	beq.w	8005f66 <_dtoa_r+0xb66>
 8005c78:	4629      	mov	r1, r5
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	220a      	movs	r2, #10
 8005c7e:	4648      	mov	r0, r9
 8005c80:	f000 faf0 	bl	8006264 <__multadd>
 8005c84:	f1bb 0f00 	cmp.w	fp, #0
 8005c88:	4605      	mov	r5, r0
 8005c8a:	dc6f      	bgt.n	8005d6c <_dtoa_r+0x96c>
 8005c8c:	9b07      	ldr	r3, [sp, #28]
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	dc49      	bgt.n	8005d26 <_dtoa_r+0x926>
 8005c92:	e06b      	b.n	8005d6c <_dtoa_r+0x96c>
 8005c94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c9a:	e73c      	b.n	8005b16 <_dtoa_r+0x716>
 8005c9c:	3fe00000 	.word	0x3fe00000
 8005ca0:	40240000 	.word	0x40240000
 8005ca4:	9b03      	ldr	r3, [sp, #12]
 8005ca6:	1e5c      	subs	r4, r3, #1
 8005ca8:	9b08      	ldr	r3, [sp, #32]
 8005caa:	42a3      	cmp	r3, r4
 8005cac:	db09      	blt.n	8005cc2 <_dtoa_r+0x8c2>
 8005cae:	1b1c      	subs	r4, r3, r4
 8005cb0:	9b03      	ldr	r3, [sp, #12]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f6bf af30 	bge.w	8005b18 <_dtoa_r+0x718>
 8005cb8:	9b00      	ldr	r3, [sp, #0]
 8005cba:	9a03      	ldr	r2, [sp, #12]
 8005cbc:	1a9e      	subs	r6, r3, r2
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	e72b      	b.n	8005b1a <_dtoa_r+0x71a>
 8005cc2:	9b08      	ldr	r3, [sp, #32]
 8005cc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005cc6:	9408      	str	r4, [sp, #32]
 8005cc8:	1ae3      	subs	r3, r4, r3
 8005cca:	441a      	add	r2, r3
 8005ccc:	9e00      	ldr	r6, [sp, #0]
 8005cce:	9b03      	ldr	r3, [sp, #12]
 8005cd0:	920d      	str	r2, [sp, #52]	@ 0x34
 8005cd2:	2400      	movs	r4, #0
 8005cd4:	e721      	b.n	8005b1a <_dtoa_r+0x71a>
 8005cd6:	9c08      	ldr	r4, [sp, #32]
 8005cd8:	9e00      	ldr	r6, [sp, #0]
 8005cda:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005cdc:	e728      	b.n	8005b30 <_dtoa_r+0x730>
 8005cde:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005ce2:	e751      	b.n	8005b88 <_dtoa_r+0x788>
 8005ce4:	9a08      	ldr	r2, [sp, #32]
 8005ce6:	9902      	ldr	r1, [sp, #8]
 8005ce8:	e750      	b.n	8005b8c <_dtoa_r+0x78c>
 8005cea:	f8cd 8008 	str.w	r8, [sp, #8]
 8005cee:	e751      	b.n	8005b94 <_dtoa_r+0x794>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e779      	b.n	8005be8 <_dtoa_r+0x7e8>
 8005cf4:	9b04      	ldr	r3, [sp, #16]
 8005cf6:	e777      	b.n	8005be8 <_dtoa_r+0x7e8>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	9308      	str	r3, [sp, #32]
 8005cfc:	e779      	b.n	8005bf2 <_dtoa_r+0x7f2>
 8005cfe:	d093      	beq.n	8005c28 <_dtoa_r+0x828>
 8005d00:	9a00      	ldr	r2, [sp, #0]
 8005d02:	331c      	adds	r3, #28
 8005d04:	441a      	add	r2, r3
 8005d06:	9200      	str	r2, [sp, #0]
 8005d08:	9a06      	ldr	r2, [sp, #24]
 8005d0a:	441a      	add	r2, r3
 8005d0c:	441e      	add	r6, r3
 8005d0e:	9206      	str	r2, [sp, #24]
 8005d10:	e78a      	b.n	8005c28 <_dtoa_r+0x828>
 8005d12:	4603      	mov	r3, r0
 8005d14:	e7f4      	b.n	8005d00 <_dtoa_r+0x900>
 8005d16:	9b03      	ldr	r3, [sp, #12]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	46b8      	mov	r8, r7
 8005d1c:	dc20      	bgt.n	8005d60 <_dtoa_r+0x960>
 8005d1e:	469b      	mov	fp, r3
 8005d20:	9b07      	ldr	r3, [sp, #28]
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	dd1e      	ble.n	8005d64 <_dtoa_r+0x964>
 8005d26:	f1bb 0f00 	cmp.w	fp, #0
 8005d2a:	f47f adb1 	bne.w	8005890 <_dtoa_r+0x490>
 8005d2e:	4621      	mov	r1, r4
 8005d30:	465b      	mov	r3, fp
 8005d32:	2205      	movs	r2, #5
 8005d34:	4648      	mov	r0, r9
 8005d36:	f000 fa95 	bl	8006264 <__multadd>
 8005d3a:	4601      	mov	r1, r0
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	9802      	ldr	r0, [sp, #8]
 8005d40:	f000 fca0 	bl	8006684 <__mcmp>
 8005d44:	2800      	cmp	r0, #0
 8005d46:	f77f ada3 	ble.w	8005890 <_dtoa_r+0x490>
 8005d4a:	4656      	mov	r6, sl
 8005d4c:	2331      	movs	r3, #49	@ 0x31
 8005d4e:	f806 3b01 	strb.w	r3, [r6], #1
 8005d52:	f108 0801 	add.w	r8, r8, #1
 8005d56:	e59f      	b.n	8005898 <_dtoa_r+0x498>
 8005d58:	9c03      	ldr	r4, [sp, #12]
 8005d5a:	46b8      	mov	r8, r7
 8005d5c:	4625      	mov	r5, r4
 8005d5e:	e7f4      	b.n	8005d4a <_dtoa_r+0x94a>
 8005d60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 8101 	beq.w	8005f6e <_dtoa_r+0xb6e>
 8005d6c:	2e00      	cmp	r6, #0
 8005d6e:	dd05      	ble.n	8005d7c <_dtoa_r+0x97c>
 8005d70:	4629      	mov	r1, r5
 8005d72:	4632      	mov	r2, r6
 8005d74:	4648      	mov	r0, r9
 8005d76:	f000 fc19 	bl	80065ac <__lshift>
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	9b08      	ldr	r3, [sp, #32]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d05c      	beq.n	8005e3c <_dtoa_r+0xa3c>
 8005d82:	6869      	ldr	r1, [r5, #4]
 8005d84:	4648      	mov	r0, r9
 8005d86:	f000 fa0b 	bl	80061a0 <_Balloc>
 8005d8a:	4606      	mov	r6, r0
 8005d8c:	b928      	cbnz	r0, 8005d9a <_dtoa_r+0x99a>
 8005d8e:	4b82      	ldr	r3, [pc, #520]	@ (8005f98 <_dtoa_r+0xb98>)
 8005d90:	4602      	mov	r2, r0
 8005d92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d96:	f7ff bb4a 	b.w	800542e <_dtoa_r+0x2e>
 8005d9a:	692a      	ldr	r2, [r5, #16]
 8005d9c:	3202      	adds	r2, #2
 8005d9e:	0092      	lsls	r2, r2, #2
 8005da0:	f105 010c 	add.w	r1, r5, #12
 8005da4:	300c      	adds	r0, #12
 8005da6:	f001 f979 	bl	800709c <memcpy>
 8005daa:	2201      	movs	r2, #1
 8005dac:	4631      	mov	r1, r6
 8005dae:	4648      	mov	r0, r9
 8005db0:	f000 fbfc 	bl	80065ac <__lshift>
 8005db4:	f10a 0301 	add.w	r3, sl, #1
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	eb0a 030b 	add.w	r3, sl, fp
 8005dbe:	9308      	str	r3, [sp, #32]
 8005dc0:	9b04      	ldr	r3, [sp, #16]
 8005dc2:	f003 0301 	and.w	r3, r3, #1
 8005dc6:	462f      	mov	r7, r5
 8005dc8:	9306      	str	r3, [sp, #24]
 8005dca:	4605      	mov	r5, r0
 8005dcc:	9b00      	ldr	r3, [sp, #0]
 8005dce:	9802      	ldr	r0, [sp, #8]
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8005dd6:	f7ff fa8a 	bl	80052ee <quorem>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	3330      	adds	r3, #48	@ 0x30
 8005dde:	9003      	str	r0, [sp, #12]
 8005de0:	4639      	mov	r1, r7
 8005de2:	9802      	ldr	r0, [sp, #8]
 8005de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005de6:	f000 fc4d 	bl	8006684 <__mcmp>
 8005dea:	462a      	mov	r2, r5
 8005dec:	9004      	str	r0, [sp, #16]
 8005dee:	4621      	mov	r1, r4
 8005df0:	4648      	mov	r0, r9
 8005df2:	f000 fc63 	bl	80066bc <__mdiff>
 8005df6:	68c2      	ldr	r2, [r0, #12]
 8005df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	bb02      	cbnz	r2, 8005e40 <_dtoa_r+0xa40>
 8005dfe:	4601      	mov	r1, r0
 8005e00:	9802      	ldr	r0, [sp, #8]
 8005e02:	f000 fc3f 	bl	8006684 <__mcmp>
 8005e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e08:	4602      	mov	r2, r0
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4648      	mov	r0, r9
 8005e0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e12:	f000 fa05 	bl	8006220 <_Bfree>
 8005e16:	9b07      	ldr	r3, [sp, #28]
 8005e18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e1a:	9e00      	ldr	r6, [sp, #0]
 8005e1c:	ea42 0103 	orr.w	r1, r2, r3
 8005e20:	9b06      	ldr	r3, [sp, #24]
 8005e22:	4319      	orrs	r1, r3
 8005e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e26:	d10d      	bne.n	8005e44 <_dtoa_r+0xa44>
 8005e28:	2b39      	cmp	r3, #57	@ 0x39
 8005e2a:	d027      	beq.n	8005e7c <_dtoa_r+0xa7c>
 8005e2c:	9a04      	ldr	r2, [sp, #16]
 8005e2e:	2a00      	cmp	r2, #0
 8005e30:	dd01      	ble.n	8005e36 <_dtoa_r+0xa36>
 8005e32:	9b03      	ldr	r3, [sp, #12]
 8005e34:	3331      	adds	r3, #49	@ 0x31
 8005e36:	f88b 3000 	strb.w	r3, [fp]
 8005e3a:	e52e      	b.n	800589a <_dtoa_r+0x49a>
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	e7b9      	b.n	8005db4 <_dtoa_r+0x9b4>
 8005e40:	2201      	movs	r2, #1
 8005e42:	e7e2      	b.n	8005e0a <_dtoa_r+0xa0a>
 8005e44:	9904      	ldr	r1, [sp, #16]
 8005e46:	2900      	cmp	r1, #0
 8005e48:	db04      	blt.n	8005e54 <_dtoa_r+0xa54>
 8005e4a:	9807      	ldr	r0, [sp, #28]
 8005e4c:	4301      	orrs	r1, r0
 8005e4e:	9806      	ldr	r0, [sp, #24]
 8005e50:	4301      	orrs	r1, r0
 8005e52:	d120      	bne.n	8005e96 <_dtoa_r+0xa96>
 8005e54:	2a00      	cmp	r2, #0
 8005e56:	ddee      	ble.n	8005e36 <_dtoa_r+0xa36>
 8005e58:	9902      	ldr	r1, [sp, #8]
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	4648      	mov	r0, r9
 8005e60:	f000 fba4 	bl	80065ac <__lshift>
 8005e64:	4621      	mov	r1, r4
 8005e66:	9002      	str	r0, [sp, #8]
 8005e68:	f000 fc0c 	bl	8006684 <__mcmp>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	9b00      	ldr	r3, [sp, #0]
 8005e70:	dc02      	bgt.n	8005e78 <_dtoa_r+0xa78>
 8005e72:	d1e0      	bne.n	8005e36 <_dtoa_r+0xa36>
 8005e74:	07da      	lsls	r2, r3, #31
 8005e76:	d5de      	bpl.n	8005e36 <_dtoa_r+0xa36>
 8005e78:	2b39      	cmp	r3, #57	@ 0x39
 8005e7a:	d1da      	bne.n	8005e32 <_dtoa_r+0xa32>
 8005e7c:	2339      	movs	r3, #57	@ 0x39
 8005e7e:	f88b 3000 	strb.w	r3, [fp]
 8005e82:	4633      	mov	r3, r6
 8005e84:	461e      	mov	r6, r3
 8005e86:	3b01      	subs	r3, #1
 8005e88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e8c:	2a39      	cmp	r2, #57	@ 0x39
 8005e8e:	d04e      	beq.n	8005f2e <_dtoa_r+0xb2e>
 8005e90:	3201      	adds	r2, #1
 8005e92:	701a      	strb	r2, [r3, #0]
 8005e94:	e501      	b.n	800589a <_dtoa_r+0x49a>
 8005e96:	2a00      	cmp	r2, #0
 8005e98:	dd03      	ble.n	8005ea2 <_dtoa_r+0xaa2>
 8005e9a:	2b39      	cmp	r3, #57	@ 0x39
 8005e9c:	d0ee      	beq.n	8005e7c <_dtoa_r+0xa7c>
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	e7c9      	b.n	8005e36 <_dtoa_r+0xa36>
 8005ea2:	9a00      	ldr	r2, [sp, #0]
 8005ea4:	9908      	ldr	r1, [sp, #32]
 8005ea6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005eaa:	428a      	cmp	r2, r1
 8005eac:	d028      	beq.n	8005f00 <_dtoa_r+0xb00>
 8005eae:	9902      	ldr	r1, [sp, #8]
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	220a      	movs	r2, #10
 8005eb4:	4648      	mov	r0, r9
 8005eb6:	f000 f9d5 	bl	8006264 <__multadd>
 8005eba:	42af      	cmp	r7, r5
 8005ebc:	9002      	str	r0, [sp, #8]
 8005ebe:	f04f 0300 	mov.w	r3, #0
 8005ec2:	f04f 020a 	mov.w	r2, #10
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	4648      	mov	r0, r9
 8005eca:	d107      	bne.n	8005edc <_dtoa_r+0xadc>
 8005ecc:	f000 f9ca 	bl	8006264 <__multadd>
 8005ed0:	4607      	mov	r7, r0
 8005ed2:	4605      	mov	r5, r0
 8005ed4:	9b00      	ldr	r3, [sp, #0]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	e777      	b.n	8005dcc <_dtoa_r+0x9cc>
 8005edc:	f000 f9c2 	bl	8006264 <__multadd>
 8005ee0:	4629      	mov	r1, r5
 8005ee2:	4607      	mov	r7, r0
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	220a      	movs	r2, #10
 8005ee8:	4648      	mov	r0, r9
 8005eea:	f000 f9bb 	bl	8006264 <__multadd>
 8005eee:	4605      	mov	r5, r0
 8005ef0:	e7f0      	b.n	8005ed4 <_dtoa_r+0xad4>
 8005ef2:	f1bb 0f00 	cmp.w	fp, #0
 8005ef6:	bfcc      	ite	gt
 8005ef8:	465e      	movgt	r6, fp
 8005efa:	2601      	movle	r6, #1
 8005efc:	4456      	add	r6, sl
 8005efe:	2700      	movs	r7, #0
 8005f00:	9902      	ldr	r1, [sp, #8]
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	2201      	movs	r2, #1
 8005f06:	4648      	mov	r0, r9
 8005f08:	f000 fb50 	bl	80065ac <__lshift>
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	9002      	str	r0, [sp, #8]
 8005f10:	f000 fbb8 	bl	8006684 <__mcmp>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	dcb4      	bgt.n	8005e82 <_dtoa_r+0xa82>
 8005f18:	d102      	bne.n	8005f20 <_dtoa_r+0xb20>
 8005f1a:	9b00      	ldr	r3, [sp, #0]
 8005f1c:	07db      	lsls	r3, r3, #31
 8005f1e:	d4b0      	bmi.n	8005e82 <_dtoa_r+0xa82>
 8005f20:	4633      	mov	r3, r6
 8005f22:	461e      	mov	r6, r3
 8005f24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f28:	2a30      	cmp	r2, #48	@ 0x30
 8005f2a:	d0fa      	beq.n	8005f22 <_dtoa_r+0xb22>
 8005f2c:	e4b5      	b.n	800589a <_dtoa_r+0x49a>
 8005f2e:	459a      	cmp	sl, r3
 8005f30:	d1a8      	bne.n	8005e84 <_dtoa_r+0xa84>
 8005f32:	2331      	movs	r3, #49	@ 0x31
 8005f34:	f108 0801 	add.w	r8, r8, #1
 8005f38:	f88a 3000 	strb.w	r3, [sl]
 8005f3c:	e4ad      	b.n	800589a <_dtoa_r+0x49a>
 8005f3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005f9c <_dtoa_r+0xb9c>
 8005f44:	b11b      	cbz	r3, 8005f4e <_dtoa_r+0xb4e>
 8005f46:	f10a 0308 	add.w	r3, sl, #8
 8005f4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005f4c:	6013      	str	r3, [r2, #0]
 8005f4e:	4650      	mov	r0, sl
 8005f50:	b017      	add	sp, #92	@ 0x5c
 8005f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f56:	9b07      	ldr	r3, [sp, #28]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	f77f ae2e 	ble.w	8005bba <_dtoa_r+0x7ba>
 8005f5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f60:	9308      	str	r3, [sp, #32]
 8005f62:	2001      	movs	r0, #1
 8005f64:	e64d      	b.n	8005c02 <_dtoa_r+0x802>
 8005f66:	f1bb 0f00 	cmp.w	fp, #0
 8005f6a:	f77f aed9 	ble.w	8005d20 <_dtoa_r+0x920>
 8005f6e:	4656      	mov	r6, sl
 8005f70:	9802      	ldr	r0, [sp, #8]
 8005f72:	4621      	mov	r1, r4
 8005f74:	f7ff f9bb 	bl	80052ee <quorem>
 8005f78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005f7c:	f806 3b01 	strb.w	r3, [r6], #1
 8005f80:	eba6 020a 	sub.w	r2, r6, sl
 8005f84:	4593      	cmp	fp, r2
 8005f86:	ddb4      	ble.n	8005ef2 <_dtoa_r+0xaf2>
 8005f88:	9902      	ldr	r1, [sp, #8]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	220a      	movs	r2, #10
 8005f8e:	4648      	mov	r0, r9
 8005f90:	f000 f968 	bl	8006264 <__multadd>
 8005f94:	9002      	str	r0, [sp, #8]
 8005f96:	e7eb      	b.n	8005f70 <_dtoa_r+0xb70>
 8005f98:	080075fd 	.word	0x080075fd
 8005f9c:	08007581 	.word	0x08007581

08005fa0 <_free_r>:
 8005fa0:	b538      	push	{r3, r4, r5, lr}
 8005fa2:	4605      	mov	r5, r0
 8005fa4:	2900      	cmp	r1, #0
 8005fa6:	d041      	beq.n	800602c <_free_r+0x8c>
 8005fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fac:	1f0c      	subs	r4, r1, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	bfb8      	it	lt
 8005fb2:	18e4      	addlt	r4, r4, r3
 8005fb4:	f000 f8e8 	bl	8006188 <__malloc_lock>
 8005fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006030 <_free_r+0x90>)
 8005fba:	6813      	ldr	r3, [r2, #0]
 8005fbc:	b933      	cbnz	r3, 8005fcc <_free_r+0x2c>
 8005fbe:	6063      	str	r3, [r4, #4]
 8005fc0:	6014      	str	r4, [r2, #0]
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fc8:	f000 b8e4 	b.w	8006194 <__malloc_unlock>
 8005fcc:	42a3      	cmp	r3, r4
 8005fce:	d908      	bls.n	8005fe2 <_free_r+0x42>
 8005fd0:	6820      	ldr	r0, [r4, #0]
 8005fd2:	1821      	adds	r1, r4, r0
 8005fd4:	428b      	cmp	r3, r1
 8005fd6:	bf01      	itttt	eq
 8005fd8:	6819      	ldreq	r1, [r3, #0]
 8005fda:	685b      	ldreq	r3, [r3, #4]
 8005fdc:	1809      	addeq	r1, r1, r0
 8005fde:	6021      	streq	r1, [r4, #0]
 8005fe0:	e7ed      	b.n	8005fbe <_free_r+0x1e>
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	b10b      	cbz	r3, 8005fec <_free_r+0x4c>
 8005fe8:	42a3      	cmp	r3, r4
 8005fea:	d9fa      	bls.n	8005fe2 <_free_r+0x42>
 8005fec:	6811      	ldr	r1, [r2, #0]
 8005fee:	1850      	adds	r0, r2, r1
 8005ff0:	42a0      	cmp	r0, r4
 8005ff2:	d10b      	bne.n	800600c <_free_r+0x6c>
 8005ff4:	6820      	ldr	r0, [r4, #0]
 8005ff6:	4401      	add	r1, r0
 8005ff8:	1850      	adds	r0, r2, r1
 8005ffa:	4283      	cmp	r3, r0
 8005ffc:	6011      	str	r1, [r2, #0]
 8005ffe:	d1e0      	bne.n	8005fc2 <_free_r+0x22>
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	6053      	str	r3, [r2, #4]
 8006006:	4408      	add	r0, r1
 8006008:	6010      	str	r0, [r2, #0]
 800600a:	e7da      	b.n	8005fc2 <_free_r+0x22>
 800600c:	d902      	bls.n	8006014 <_free_r+0x74>
 800600e:	230c      	movs	r3, #12
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	e7d6      	b.n	8005fc2 <_free_r+0x22>
 8006014:	6820      	ldr	r0, [r4, #0]
 8006016:	1821      	adds	r1, r4, r0
 8006018:	428b      	cmp	r3, r1
 800601a:	bf04      	itt	eq
 800601c:	6819      	ldreq	r1, [r3, #0]
 800601e:	685b      	ldreq	r3, [r3, #4]
 8006020:	6063      	str	r3, [r4, #4]
 8006022:	bf04      	itt	eq
 8006024:	1809      	addeq	r1, r1, r0
 8006026:	6021      	streq	r1, [r4, #0]
 8006028:	6054      	str	r4, [r2, #4]
 800602a:	e7ca      	b.n	8005fc2 <_free_r+0x22>
 800602c:	bd38      	pop	{r3, r4, r5, pc}
 800602e:	bf00      	nop
 8006030:	20000498 	.word	0x20000498

08006034 <malloc>:
 8006034:	4b02      	ldr	r3, [pc, #8]	@ (8006040 <malloc+0xc>)
 8006036:	4601      	mov	r1, r0
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	f000 b825 	b.w	8006088 <_malloc_r>
 800603e:	bf00      	nop
 8006040:	20000040 	.word	0x20000040

08006044 <sbrk_aligned>:
 8006044:	b570      	push	{r4, r5, r6, lr}
 8006046:	4e0f      	ldr	r6, [pc, #60]	@ (8006084 <sbrk_aligned+0x40>)
 8006048:	460c      	mov	r4, r1
 800604a:	6831      	ldr	r1, [r6, #0]
 800604c:	4605      	mov	r5, r0
 800604e:	b911      	cbnz	r1, 8006056 <sbrk_aligned+0x12>
 8006050:	f001 f814 	bl	800707c <_sbrk_r>
 8006054:	6030      	str	r0, [r6, #0]
 8006056:	4621      	mov	r1, r4
 8006058:	4628      	mov	r0, r5
 800605a:	f001 f80f 	bl	800707c <_sbrk_r>
 800605e:	1c43      	adds	r3, r0, #1
 8006060:	d103      	bne.n	800606a <sbrk_aligned+0x26>
 8006062:	f04f 34ff 	mov.w	r4, #4294967295
 8006066:	4620      	mov	r0, r4
 8006068:	bd70      	pop	{r4, r5, r6, pc}
 800606a:	1cc4      	adds	r4, r0, #3
 800606c:	f024 0403 	bic.w	r4, r4, #3
 8006070:	42a0      	cmp	r0, r4
 8006072:	d0f8      	beq.n	8006066 <sbrk_aligned+0x22>
 8006074:	1a21      	subs	r1, r4, r0
 8006076:	4628      	mov	r0, r5
 8006078:	f001 f800 	bl	800707c <_sbrk_r>
 800607c:	3001      	adds	r0, #1
 800607e:	d1f2      	bne.n	8006066 <sbrk_aligned+0x22>
 8006080:	e7ef      	b.n	8006062 <sbrk_aligned+0x1e>
 8006082:	bf00      	nop
 8006084:	20000494 	.word	0x20000494

08006088 <_malloc_r>:
 8006088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800608c:	1ccd      	adds	r5, r1, #3
 800608e:	f025 0503 	bic.w	r5, r5, #3
 8006092:	3508      	adds	r5, #8
 8006094:	2d0c      	cmp	r5, #12
 8006096:	bf38      	it	cc
 8006098:	250c      	movcc	r5, #12
 800609a:	2d00      	cmp	r5, #0
 800609c:	4606      	mov	r6, r0
 800609e:	db01      	blt.n	80060a4 <_malloc_r+0x1c>
 80060a0:	42a9      	cmp	r1, r5
 80060a2:	d904      	bls.n	80060ae <_malloc_r+0x26>
 80060a4:	230c      	movs	r3, #12
 80060a6:	6033      	str	r3, [r6, #0]
 80060a8:	2000      	movs	r0, #0
 80060aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006184 <_malloc_r+0xfc>
 80060b2:	f000 f869 	bl	8006188 <__malloc_lock>
 80060b6:	f8d8 3000 	ldr.w	r3, [r8]
 80060ba:	461c      	mov	r4, r3
 80060bc:	bb44      	cbnz	r4, 8006110 <_malloc_r+0x88>
 80060be:	4629      	mov	r1, r5
 80060c0:	4630      	mov	r0, r6
 80060c2:	f7ff ffbf 	bl	8006044 <sbrk_aligned>
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	4604      	mov	r4, r0
 80060ca:	d158      	bne.n	800617e <_malloc_r+0xf6>
 80060cc:	f8d8 4000 	ldr.w	r4, [r8]
 80060d0:	4627      	mov	r7, r4
 80060d2:	2f00      	cmp	r7, #0
 80060d4:	d143      	bne.n	800615e <_malloc_r+0xd6>
 80060d6:	2c00      	cmp	r4, #0
 80060d8:	d04b      	beq.n	8006172 <_malloc_r+0xea>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	4639      	mov	r1, r7
 80060de:	4630      	mov	r0, r6
 80060e0:	eb04 0903 	add.w	r9, r4, r3
 80060e4:	f000 ffca 	bl	800707c <_sbrk_r>
 80060e8:	4581      	cmp	r9, r0
 80060ea:	d142      	bne.n	8006172 <_malloc_r+0xea>
 80060ec:	6821      	ldr	r1, [r4, #0]
 80060ee:	1a6d      	subs	r5, r5, r1
 80060f0:	4629      	mov	r1, r5
 80060f2:	4630      	mov	r0, r6
 80060f4:	f7ff ffa6 	bl	8006044 <sbrk_aligned>
 80060f8:	3001      	adds	r0, #1
 80060fa:	d03a      	beq.n	8006172 <_malloc_r+0xea>
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	442b      	add	r3, r5
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	f8d8 3000 	ldr.w	r3, [r8]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	bb62      	cbnz	r2, 8006164 <_malloc_r+0xdc>
 800610a:	f8c8 7000 	str.w	r7, [r8]
 800610e:	e00f      	b.n	8006130 <_malloc_r+0xa8>
 8006110:	6822      	ldr	r2, [r4, #0]
 8006112:	1b52      	subs	r2, r2, r5
 8006114:	d420      	bmi.n	8006158 <_malloc_r+0xd0>
 8006116:	2a0b      	cmp	r2, #11
 8006118:	d917      	bls.n	800614a <_malloc_r+0xc2>
 800611a:	1961      	adds	r1, r4, r5
 800611c:	42a3      	cmp	r3, r4
 800611e:	6025      	str	r5, [r4, #0]
 8006120:	bf18      	it	ne
 8006122:	6059      	strne	r1, [r3, #4]
 8006124:	6863      	ldr	r3, [r4, #4]
 8006126:	bf08      	it	eq
 8006128:	f8c8 1000 	streq.w	r1, [r8]
 800612c:	5162      	str	r2, [r4, r5]
 800612e:	604b      	str	r3, [r1, #4]
 8006130:	4630      	mov	r0, r6
 8006132:	f000 f82f 	bl	8006194 <__malloc_unlock>
 8006136:	f104 000b 	add.w	r0, r4, #11
 800613a:	1d23      	adds	r3, r4, #4
 800613c:	f020 0007 	bic.w	r0, r0, #7
 8006140:	1ac2      	subs	r2, r0, r3
 8006142:	bf1c      	itt	ne
 8006144:	1a1b      	subne	r3, r3, r0
 8006146:	50a3      	strne	r3, [r4, r2]
 8006148:	e7af      	b.n	80060aa <_malloc_r+0x22>
 800614a:	6862      	ldr	r2, [r4, #4]
 800614c:	42a3      	cmp	r3, r4
 800614e:	bf0c      	ite	eq
 8006150:	f8c8 2000 	streq.w	r2, [r8]
 8006154:	605a      	strne	r2, [r3, #4]
 8006156:	e7eb      	b.n	8006130 <_malloc_r+0xa8>
 8006158:	4623      	mov	r3, r4
 800615a:	6864      	ldr	r4, [r4, #4]
 800615c:	e7ae      	b.n	80060bc <_malloc_r+0x34>
 800615e:	463c      	mov	r4, r7
 8006160:	687f      	ldr	r7, [r7, #4]
 8006162:	e7b6      	b.n	80060d2 <_malloc_r+0x4a>
 8006164:	461a      	mov	r2, r3
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	42a3      	cmp	r3, r4
 800616a:	d1fb      	bne.n	8006164 <_malloc_r+0xdc>
 800616c:	2300      	movs	r3, #0
 800616e:	6053      	str	r3, [r2, #4]
 8006170:	e7de      	b.n	8006130 <_malloc_r+0xa8>
 8006172:	230c      	movs	r3, #12
 8006174:	6033      	str	r3, [r6, #0]
 8006176:	4630      	mov	r0, r6
 8006178:	f000 f80c 	bl	8006194 <__malloc_unlock>
 800617c:	e794      	b.n	80060a8 <_malloc_r+0x20>
 800617e:	6005      	str	r5, [r0, #0]
 8006180:	e7d6      	b.n	8006130 <_malloc_r+0xa8>
 8006182:	bf00      	nop
 8006184:	20000498 	.word	0x20000498

08006188 <__malloc_lock>:
 8006188:	4801      	ldr	r0, [pc, #4]	@ (8006190 <__malloc_lock+0x8>)
 800618a:	f7ff b8ae 	b.w	80052ea <__retarget_lock_acquire_recursive>
 800618e:	bf00      	nop
 8006190:	20000490 	.word	0x20000490

08006194 <__malloc_unlock>:
 8006194:	4801      	ldr	r0, [pc, #4]	@ (800619c <__malloc_unlock+0x8>)
 8006196:	f7ff b8a9 	b.w	80052ec <__retarget_lock_release_recursive>
 800619a:	bf00      	nop
 800619c:	20000490 	.word	0x20000490

080061a0 <_Balloc>:
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	69c6      	ldr	r6, [r0, #28]
 80061a4:	4604      	mov	r4, r0
 80061a6:	460d      	mov	r5, r1
 80061a8:	b976      	cbnz	r6, 80061c8 <_Balloc+0x28>
 80061aa:	2010      	movs	r0, #16
 80061ac:	f7ff ff42 	bl	8006034 <malloc>
 80061b0:	4602      	mov	r2, r0
 80061b2:	61e0      	str	r0, [r4, #28]
 80061b4:	b920      	cbnz	r0, 80061c0 <_Balloc+0x20>
 80061b6:	4b18      	ldr	r3, [pc, #96]	@ (8006218 <_Balloc+0x78>)
 80061b8:	4818      	ldr	r0, [pc, #96]	@ (800621c <_Balloc+0x7c>)
 80061ba:	216b      	movs	r1, #107	@ 0x6b
 80061bc:	f000 ff7c 	bl	80070b8 <__assert_func>
 80061c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061c4:	6006      	str	r6, [r0, #0]
 80061c6:	60c6      	str	r6, [r0, #12]
 80061c8:	69e6      	ldr	r6, [r4, #28]
 80061ca:	68f3      	ldr	r3, [r6, #12]
 80061cc:	b183      	cbz	r3, 80061f0 <_Balloc+0x50>
 80061ce:	69e3      	ldr	r3, [r4, #28]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061d6:	b9b8      	cbnz	r0, 8006208 <_Balloc+0x68>
 80061d8:	2101      	movs	r1, #1
 80061da:	fa01 f605 	lsl.w	r6, r1, r5
 80061de:	1d72      	adds	r2, r6, #5
 80061e0:	0092      	lsls	r2, r2, #2
 80061e2:	4620      	mov	r0, r4
 80061e4:	f000 ff86 	bl	80070f4 <_calloc_r>
 80061e8:	b160      	cbz	r0, 8006204 <_Balloc+0x64>
 80061ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061ee:	e00e      	b.n	800620e <_Balloc+0x6e>
 80061f0:	2221      	movs	r2, #33	@ 0x21
 80061f2:	2104      	movs	r1, #4
 80061f4:	4620      	mov	r0, r4
 80061f6:	f000 ff7d 	bl	80070f4 <_calloc_r>
 80061fa:	69e3      	ldr	r3, [r4, #28]
 80061fc:	60f0      	str	r0, [r6, #12]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e4      	bne.n	80061ce <_Balloc+0x2e>
 8006204:	2000      	movs	r0, #0
 8006206:	bd70      	pop	{r4, r5, r6, pc}
 8006208:	6802      	ldr	r2, [r0, #0]
 800620a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800620e:	2300      	movs	r3, #0
 8006210:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006214:	e7f7      	b.n	8006206 <_Balloc+0x66>
 8006216:	bf00      	nop
 8006218:	0800758e 	.word	0x0800758e
 800621c:	0800760e 	.word	0x0800760e

08006220 <_Bfree>:
 8006220:	b570      	push	{r4, r5, r6, lr}
 8006222:	69c6      	ldr	r6, [r0, #28]
 8006224:	4605      	mov	r5, r0
 8006226:	460c      	mov	r4, r1
 8006228:	b976      	cbnz	r6, 8006248 <_Bfree+0x28>
 800622a:	2010      	movs	r0, #16
 800622c:	f7ff ff02 	bl	8006034 <malloc>
 8006230:	4602      	mov	r2, r0
 8006232:	61e8      	str	r0, [r5, #28]
 8006234:	b920      	cbnz	r0, 8006240 <_Bfree+0x20>
 8006236:	4b09      	ldr	r3, [pc, #36]	@ (800625c <_Bfree+0x3c>)
 8006238:	4809      	ldr	r0, [pc, #36]	@ (8006260 <_Bfree+0x40>)
 800623a:	218f      	movs	r1, #143	@ 0x8f
 800623c:	f000 ff3c 	bl	80070b8 <__assert_func>
 8006240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006244:	6006      	str	r6, [r0, #0]
 8006246:	60c6      	str	r6, [r0, #12]
 8006248:	b13c      	cbz	r4, 800625a <_Bfree+0x3a>
 800624a:	69eb      	ldr	r3, [r5, #28]
 800624c:	6862      	ldr	r2, [r4, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006254:	6021      	str	r1, [r4, #0]
 8006256:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800625a:	bd70      	pop	{r4, r5, r6, pc}
 800625c:	0800758e 	.word	0x0800758e
 8006260:	0800760e 	.word	0x0800760e

08006264 <__multadd>:
 8006264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006268:	690d      	ldr	r5, [r1, #16]
 800626a:	4607      	mov	r7, r0
 800626c:	460c      	mov	r4, r1
 800626e:	461e      	mov	r6, r3
 8006270:	f101 0c14 	add.w	ip, r1, #20
 8006274:	2000      	movs	r0, #0
 8006276:	f8dc 3000 	ldr.w	r3, [ip]
 800627a:	b299      	uxth	r1, r3
 800627c:	fb02 6101 	mla	r1, r2, r1, r6
 8006280:	0c1e      	lsrs	r6, r3, #16
 8006282:	0c0b      	lsrs	r3, r1, #16
 8006284:	fb02 3306 	mla	r3, r2, r6, r3
 8006288:	b289      	uxth	r1, r1
 800628a:	3001      	adds	r0, #1
 800628c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006290:	4285      	cmp	r5, r0
 8006292:	f84c 1b04 	str.w	r1, [ip], #4
 8006296:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800629a:	dcec      	bgt.n	8006276 <__multadd+0x12>
 800629c:	b30e      	cbz	r6, 80062e2 <__multadd+0x7e>
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dc19      	bgt.n	80062d8 <__multadd+0x74>
 80062a4:	6861      	ldr	r1, [r4, #4]
 80062a6:	4638      	mov	r0, r7
 80062a8:	3101      	adds	r1, #1
 80062aa:	f7ff ff79 	bl	80061a0 <_Balloc>
 80062ae:	4680      	mov	r8, r0
 80062b0:	b928      	cbnz	r0, 80062be <__multadd+0x5a>
 80062b2:	4602      	mov	r2, r0
 80062b4:	4b0c      	ldr	r3, [pc, #48]	@ (80062e8 <__multadd+0x84>)
 80062b6:	480d      	ldr	r0, [pc, #52]	@ (80062ec <__multadd+0x88>)
 80062b8:	21ba      	movs	r1, #186	@ 0xba
 80062ba:	f000 fefd 	bl	80070b8 <__assert_func>
 80062be:	6922      	ldr	r2, [r4, #16]
 80062c0:	3202      	adds	r2, #2
 80062c2:	f104 010c 	add.w	r1, r4, #12
 80062c6:	0092      	lsls	r2, r2, #2
 80062c8:	300c      	adds	r0, #12
 80062ca:	f000 fee7 	bl	800709c <memcpy>
 80062ce:	4621      	mov	r1, r4
 80062d0:	4638      	mov	r0, r7
 80062d2:	f7ff ffa5 	bl	8006220 <_Bfree>
 80062d6:	4644      	mov	r4, r8
 80062d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062dc:	3501      	adds	r5, #1
 80062de:	615e      	str	r6, [r3, #20]
 80062e0:	6125      	str	r5, [r4, #16]
 80062e2:	4620      	mov	r0, r4
 80062e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e8:	080075fd 	.word	0x080075fd
 80062ec:	0800760e 	.word	0x0800760e

080062f0 <__hi0bits>:
 80062f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80062f4:	4603      	mov	r3, r0
 80062f6:	bf36      	itet	cc
 80062f8:	0403      	lslcc	r3, r0, #16
 80062fa:	2000      	movcs	r0, #0
 80062fc:	2010      	movcc	r0, #16
 80062fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006302:	bf3c      	itt	cc
 8006304:	021b      	lslcc	r3, r3, #8
 8006306:	3008      	addcc	r0, #8
 8006308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800630c:	bf3c      	itt	cc
 800630e:	011b      	lslcc	r3, r3, #4
 8006310:	3004      	addcc	r0, #4
 8006312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006316:	bf3c      	itt	cc
 8006318:	009b      	lslcc	r3, r3, #2
 800631a:	3002      	addcc	r0, #2
 800631c:	2b00      	cmp	r3, #0
 800631e:	db05      	blt.n	800632c <__hi0bits+0x3c>
 8006320:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006324:	f100 0001 	add.w	r0, r0, #1
 8006328:	bf08      	it	eq
 800632a:	2020      	moveq	r0, #32
 800632c:	4770      	bx	lr

0800632e <__lo0bits>:
 800632e:	6803      	ldr	r3, [r0, #0]
 8006330:	4602      	mov	r2, r0
 8006332:	f013 0007 	ands.w	r0, r3, #7
 8006336:	d00b      	beq.n	8006350 <__lo0bits+0x22>
 8006338:	07d9      	lsls	r1, r3, #31
 800633a:	d421      	bmi.n	8006380 <__lo0bits+0x52>
 800633c:	0798      	lsls	r0, r3, #30
 800633e:	bf49      	itett	mi
 8006340:	085b      	lsrmi	r3, r3, #1
 8006342:	089b      	lsrpl	r3, r3, #2
 8006344:	2001      	movmi	r0, #1
 8006346:	6013      	strmi	r3, [r2, #0]
 8006348:	bf5c      	itt	pl
 800634a:	6013      	strpl	r3, [r2, #0]
 800634c:	2002      	movpl	r0, #2
 800634e:	4770      	bx	lr
 8006350:	b299      	uxth	r1, r3
 8006352:	b909      	cbnz	r1, 8006358 <__lo0bits+0x2a>
 8006354:	0c1b      	lsrs	r3, r3, #16
 8006356:	2010      	movs	r0, #16
 8006358:	b2d9      	uxtb	r1, r3
 800635a:	b909      	cbnz	r1, 8006360 <__lo0bits+0x32>
 800635c:	3008      	adds	r0, #8
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	0719      	lsls	r1, r3, #28
 8006362:	bf04      	itt	eq
 8006364:	091b      	lsreq	r3, r3, #4
 8006366:	3004      	addeq	r0, #4
 8006368:	0799      	lsls	r1, r3, #30
 800636a:	bf04      	itt	eq
 800636c:	089b      	lsreq	r3, r3, #2
 800636e:	3002      	addeq	r0, #2
 8006370:	07d9      	lsls	r1, r3, #31
 8006372:	d403      	bmi.n	800637c <__lo0bits+0x4e>
 8006374:	085b      	lsrs	r3, r3, #1
 8006376:	f100 0001 	add.w	r0, r0, #1
 800637a:	d003      	beq.n	8006384 <__lo0bits+0x56>
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	4770      	bx	lr
 8006380:	2000      	movs	r0, #0
 8006382:	4770      	bx	lr
 8006384:	2020      	movs	r0, #32
 8006386:	4770      	bx	lr

08006388 <__i2b>:
 8006388:	b510      	push	{r4, lr}
 800638a:	460c      	mov	r4, r1
 800638c:	2101      	movs	r1, #1
 800638e:	f7ff ff07 	bl	80061a0 <_Balloc>
 8006392:	4602      	mov	r2, r0
 8006394:	b928      	cbnz	r0, 80063a2 <__i2b+0x1a>
 8006396:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <__i2b+0x24>)
 8006398:	4805      	ldr	r0, [pc, #20]	@ (80063b0 <__i2b+0x28>)
 800639a:	f240 1145 	movw	r1, #325	@ 0x145
 800639e:	f000 fe8b 	bl	80070b8 <__assert_func>
 80063a2:	2301      	movs	r3, #1
 80063a4:	6144      	str	r4, [r0, #20]
 80063a6:	6103      	str	r3, [r0, #16]
 80063a8:	bd10      	pop	{r4, pc}
 80063aa:	bf00      	nop
 80063ac:	080075fd 	.word	0x080075fd
 80063b0:	0800760e 	.word	0x0800760e

080063b4 <__multiply>:
 80063b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b8:	4617      	mov	r7, r2
 80063ba:	690a      	ldr	r2, [r1, #16]
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	429a      	cmp	r2, r3
 80063c0:	bfa8      	it	ge
 80063c2:	463b      	movge	r3, r7
 80063c4:	4689      	mov	r9, r1
 80063c6:	bfa4      	itt	ge
 80063c8:	460f      	movge	r7, r1
 80063ca:	4699      	movge	r9, r3
 80063cc:	693d      	ldr	r5, [r7, #16]
 80063ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	6879      	ldr	r1, [r7, #4]
 80063d6:	eb05 060a 	add.w	r6, r5, sl
 80063da:	42b3      	cmp	r3, r6
 80063dc:	b085      	sub	sp, #20
 80063de:	bfb8      	it	lt
 80063e0:	3101      	addlt	r1, #1
 80063e2:	f7ff fedd 	bl	80061a0 <_Balloc>
 80063e6:	b930      	cbnz	r0, 80063f6 <__multiply+0x42>
 80063e8:	4602      	mov	r2, r0
 80063ea:	4b41      	ldr	r3, [pc, #260]	@ (80064f0 <__multiply+0x13c>)
 80063ec:	4841      	ldr	r0, [pc, #260]	@ (80064f4 <__multiply+0x140>)
 80063ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80063f2:	f000 fe61 	bl	80070b8 <__assert_func>
 80063f6:	f100 0414 	add.w	r4, r0, #20
 80063fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80063fe:	4623      	mov	r3, r4
 8006400:	2200      	movs	r2, #0
 8006402:	4573      	cmp	r3, lr
 8006404:	d320      	bcc.n	8006448 <__multiply+0x94>
 8006406:	f107 0814 	add.w	r8, r7, #20
 800640a:	f109 0114 	add.w	r1, r9, #20
 800640e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006412:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006416:	9302      	str	r3, [sp, #8]
 8006418:	1beb      	subs	r3, r5, r7
 800641a:	3b15      	subs	r3, #21
 800641c:	f023 0303 	bic.w	r3, r3, #3
 8006420:	3304      	adds	r3, #4
 8006422:	3715      	adds	r7, #21
 8006424:	42bd      	cmp	r5, r7
 8006426:	bf38      	it	cc
 8006428:	2304      	movcc	r3, #4
 800642a:	9301      	str	r3, [sp, #4]
 800642c:	9b02      	ldr	r3, [sp, #8]
 800642e:	9103      	str	r1, [sp, #12]
 8006430:	428b      	cmp	r3, r1
 8006432:	d80c      	bhi.n	800644e <__multiply+0x9a>
 8006434:	2e00      	cmp	r6, #0
 8006436:	dd03      	ble.n	8006440 <__multiply+0x8c>
 8006438:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800643c:	2b00      	cmp	r3, #0
 800643e:	d055      	beq.n	80064ec <__multiply+0x138>
 8006440:	6106      	str	r6, [r0, #16]
 8006442:	b005      	add	sp, #20
 8006444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006448:	f843 2b04 	str.w	r2, [r3], #4
 800644c:	e7d9      	b.n	8006402 <__multiply+0x4e>
 800644e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006452:	f1ba 0f00 	cmp.w	sl, #0
 8006456:	d01f      	beq.n	8006498 <__multiply+0xe4>
 8006458:	46c4      	mov	ip, r8
 800645a:	46a1      	mov	r9, r4
 800645c:	2700      	movs	r7, #0
 800645e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006462:	f8d9 3000 	ldr.w	r3, [r9]
 8006466:	fa1f fb82 	uxth.w	fp, r2
 800646a:	b29b      	uxth	r3, r3
 800646c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006470:	443b      	add	r3, r7
 8006472:	f8d9 7000 	ldr.w	r7, [r9]
 8006476:	0c12      	lsrs	r2, r2, #16
 8006478:	0c3f      	lsrs	r7, r7, #16
 800647a:	fb0a 7202 	mla	r2, sl, r2, r7
 800647e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006482:	b29b      	uxth	r3, r3
 8006484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006488:	4565      	cmp	r5, ip
 800648a:	f849 3b04 	str.w	r3, [r9], #4
 800648e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006492:	d8e4      	bhi.n	800645e <__multiply+0xaa>
 8006494:	9b01      	ldr	r3, [sp, #4]
 8006496:	50e7      	str	r7, [r4, r3]
 8006498:	9b03      	ldr	r3, [sp, #12]
 800649a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800649e:	3104      	adds	r1, #4
 80064a0:	f1b9 0f00 	cmp.w	r9, #0
 80064a4:	d020      	beq.n	80064e8 <__multiply+0x134>
 80064a6:	6823      	ldr	r3, [r4, #0]
 80064a8:	4647      	mov	r7, r8
 80064aa:	46a4      	mov	ip, r4
 80064ac:	f04f 0a00 	mov.w	sl, #0
 80064b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80064b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80064b8:	fb09 220b 	mla	r2, r9, fp, r2
 80064bc:	4452      	add	r2, sl
 80064be:	b29b      	uxth	r3, r3
 80064c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064c4:	f84c 3b04 	str.w	r3, [ip], #4
 80064c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80064cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80064d4:	fb09 330a 	mla	r3, r9, sl, r3
 80064d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80064dc:	42bd      	cmp	r5, r7
 80064de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064e2:	d8e5      	bhi.n	80064b0 <__multiply+0xfc>
 80064e4:	9a01      	ldr	r2, [sp, #4]
 80064e6:	50a3      	str	r3, [r4, r2]
 80064e8:	3404      	adds	r4, #4
 80064ea:	e79f      	b.n	800642c <__multiply+0x78>
 80064ec:	3e01      	subs	r6, #1
 80064ee:	e7a1      	b.n	8006434 <__multiply+0x80>
 80064f0:	080075fd 	.word	0x080075fd
 80064f4:	0800760e 	.word	0x0800760e

080064f8 <__pow5mult>:
 80064f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064fc:	4615      	mov	r5, r2
 80064fe:	f012 0203 	ands.w	r2, r2, #3
 8006502:	4607      	mov	r7, r0
 8006504:	460e      	mov	r6, r1
 8006506:	d007      	beq.n	8006518 <__pow5mult+0x20>
 8006508:	4c25      	ldr	r4, [pc, #148]	@ (80065a0 <__pow5mult+0xa8>)
 800650a:	3a01      	subs	r2, #1
 800650c:	2300      	movs	r3, #0
 800650e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006512:	f7ff fea7 	bl	8006264 <__multadd>
 8006516:	4606      	mov	r6, r0
 8006518:	10ad      	asrs	r5, r5, #2
 800651a:	d03d      	beq.n	8006598 <__pow5mult+0xa0>
 800651c:	69fc      	ldr	r4, [r7, #28]
 800651e:	b97c      	cbnz	r4, 8006540 <__pow5mult+0x48>
 8006520:	2010      	movs	r0, #16
 8006522:	f7ff fd87 	bl	8006034 <malloc>
 8006526:	4602      	mov	r2, r0
 8006528:	61f8      	str	r0, [r7, #28]
 800652a:	b928      	cbnz	r0, 8006538 <__pow5mult+0x40>
 800652c:	4b1d      	ldr	r3, [pc, #116]	@ (80065a4 <__pow5mult+0xac>)
 800652e:	481e      	ldr	r0, [pc, #120]	@ (80065a8 <__pow5mult+0xb0>)
 8006530:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006534:	f000 fdc0 	bl	80070b8 <__assert_func>
 8006538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800653c:	6004      	str	r4, [r0, #0]
 800653e:	60c4      	str	r4, [r0, #12]
 8006540:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006548:	b94c      	cbnz	r4, 800655e <__pow5mult+0x66>
 800654a:	f240 2171 	movw	r1, #625	@ 0x271
 800654e:	4638      	mov	r0, r7
 8006550:	f7ff ff1a 	bl	8006388 <__i2b>
 8006554:	2300      	movs	r3, #0
 8006556:	f8c8 0008 	str.w	r0, [r8, #8]
 800655a:	4604      	mov	r4, r0
 800655c:	6003      	str	r3, [r0, #0]
 800655e:	f04f 0900 	mov.w	r9, #0
 8006562:	07eb      	lsls	r3, r5, #31
 8006564:	d50a      	bpl.n	800657c <__pow5mult+0x84>
 8006566:	4631      	mov	r1, r6
 8006568:	4622      	mov	r2, r4
 800656a:	4638      	mov	r0, r7
 800656c:	f7ff ff22 	bl	80063b4 <__multiply>
 8006570:	4631      	mov	r1, r6
 8006572:	4680      	mov	r8, r0
 8006574:	4638      	mov	r0, r7
 8006576:	f7ff fe53 	bl	8006220 <_Bfree>
 800657a:	4646      	mov	r6, r8
 800657c:	106d      	asrs	r5, r5, #1
 800657e:	d00b      	beq.n	8006598 <__pow5mult+0xa0>
 8006580:	6820      	ldr	r0, [r4, #0]
 8006582:	b938      	cbnz	r0, 8006594 <__pow5mult+0x9c>
 8006584:	4622      	mov	r2, r4
 8006586:	4621      	mov	r1, r4
 8006588:	4638      	mov	r0, r7
 800658a:	f7ff ff13 	bl	80063b4 <__multiply>
 800658e:	6020      	str	r0, [r4, #0]
 8006590:	f8c0 9000 	str.w	r9, [r0]
 8006594:	4604      	mov	r4, r0
 8006596:	e7e4      	b.n	8006562 <__pow5mult+0x6a>
 8006598:	4630      	mov	r0, r6
 800659a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800659e:	bf00      	nop
 80065a0:	080076c0 	.word	0x080076c0
 80065a4:	0800758e 	.word	0x0800758e
 80065a8:	0800760e 	.word	0x0800760e

080065ac <__lshift>:
 80065ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065b0:	460c      	mov	r4, r1
 80065b2:	6849      	ldr	r1, [r1, #4]
 80065b4:	6923      	ldr	r3, [r4, #16]
 80065b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ba:	68a3      	ldr	r3, [r4, #8]
 80065bc:	4607      	mov	r7, r0
 80065be:	4691      	mov	r9, r2
 80065c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065c4:	f108 0601 	add.w	r6, r8, #1
 80065c8:	42b3      	cmp	r3, r6
 80065ca:	db0b      	blt.n	80065e4 <__lshift+0x38>
 80065cc:	4638      	mov	r0, r7
 80065ce:	f7ff fde7 	bl	80061a0 <_Balloc>
 80065d2:	4605      	mov	r5, r0
 80065d4:	b948      	cbnz	r0, 80065ea <__lshift+0x3e>
 80065d6:	4602      	mov	r2, r0
 80065d8:	4b28      	ldr	r3, [pc, #160]	@ (800667c <__lshift+0xd0>)
 80065da:	4829      	ldr	r0, [pc, #164]	@ (8006680 <__lshift+0xd4>)
 80065dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80065e0:	f000 fd6a 	bl	80070b8 <__assert_func>
 80065e4:	3101      	adds	r1, #1
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	e7ee      	b.n	80065c8 <__lshift+0x1c>
 80065ea:	2300      	movs	r3, #0
 80065ec:	f100 0114 	add.w	r1, r0, #20
 80065f0:	f100 0210 	add.w	r2, r0, #16
 80065f4:	4618      	mov	r0, r3
 80065f6:	4553      	cmp	r3, sl
 80065f8:	db33      	blt.n	8006662 <__lshift+0xb6>
 80065fa:	6920      	ldr	r0, [r4, #16]
 80065fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006600:	f104 0314 	add.w	r3, r4, #20
 8006604:	f019 091f 	ands.w	r9, r9, #31
 8006608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800660c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006610:	d02b      	beq.n	800666a <__lshift+0xbe>
 8006612:	f1c9 0e20 	rsb	lr, r9, #32
 8006616:	468a      	mov	sl, r1
 8006618:	2200      	movs	r2, #0
 800661a:	6818      	ldr	r0, [r3, #0]
 800661c:	fa00 f009 	lsl.w	r0, r0, r9
 8006620:	4310      	orrs	r0, r2
 8006622:	f84a 0b04 	str.w	r0, [sl], #4
 8006626:	f853 2b04 	ldr.w	r2, [r3], #4
 800662a:	459c      	cmp	ip, r3
 800662c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006630:	d8f3      	bhi.n	800661a <__lshift+0x6e>
 8006632:	ebac 0304 	sub.w	r3, ip, r4
 8006636:	3b15      	subs	r3, #21
 8006638:	f023 0303 	bic.w	r3, r3, #3
 800663c:	3304      	adds	r3, #4
 800663e:	f104 0015 	add.w	r0, r4, #21
 8006642:	4560      	cmp	r0, ip
 8006644:	bf88      	it	hi
 8006646:	2304      	movhi	r3, #4
 8006648:	50ca      	str	r2, [r1, r3]
 800664a:	b10a      	cbz	r2, 8006650 <__lshift+0xa4>
 800664c:	f108 0602 	add.w	r6, r8, #2
 8006650:	3e01      	subs	r6, #1
 8006652:	4638      	mov	r0, r7
 8006654:	612e      	str	r6, [r5, #16]
 8006656:	4621      	mov	r1, r4
 8006658:	f7ff fde2 	bl	8006220 <_Bfree>
 800665c:	4628      	mov	r0, r5
 800665e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006662:	f842 0f04 	str.w	r0, [r2, #4]!
 8006666:	3301      	adds	r3, #1
 8006668:	e7c5      	b.n	80065f6 <__lshift+0x4a>
 800666a:	3904      	subs	r1, #4
 800666c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006670:	f841 2f04 	str.w	r2, [r1, #4]!
 8006674:	459c      	cmp	ip, r3
 8006676:	d8f9      	bhi.n	800666c <__lshift+0xc0>
 8006678:	e7ea      	b.n	8006650 <__lshift+0xa4>
 800667a:	bf00      	nop
 800667c:	080075fd 	.word	0x080075fd
 8006680:	0800760e 	.word	0x0800760e

08006684 <__mcmp>:
 8006684:	690a      	ldr	r2, [r1, #16]
 8006686:	4603      	mov	r3, r0
 8006688:	6900      	ldr	r0, [r0, #16]
 800668a:	1a80      	subs	r0, r0, r2
 800668c:	b530      	push	{r4, r5, lr}
 800668e:	d10e      	bne.n	80066ae <__mcmp+0x2a>
 8006690:	3314      	adds	r3, #20
 8006692:	3114      	adds	r1, #20
 8006694:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006698:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800669c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066a4:	4295      	cmp	r5, r2
 80066a6:	d003      	beq.n	80066b0 <__mcmp+0x2c>
 80066a8:	d205      	bcs.n	80066b6 <__mcmp+0x32>
 80066aa:	f04f 30ff 	mov.w	r0, #4294967295
 80066ae:	bd30      	pop	{r4, r5, pc}
 80066b0:	42a3      	cmp	r3, r4
 80066b2:	d3f3      	bcc.n	800669c <__mcmp+0x18>
 80066b4:	e7fb      	b.n	80066ae <__mcmp+0x2a>
 80066b6:	2001      	movs	r0, #1
 80066b8:	e7f9      	b.n	80066ae <__mcmp+0x2a>
	...

080066bc <__mdiff>:
 80066bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c0:	4689      	mov	r9, r1
 80066c2:	4606      	mov	r6, r0
 80066c4:	4611      	mov	r1, r2
 80066c6:	4648      	mov	r0, r9
 80066c8:	4614      	mov	r4, r2
 80066ca:	f7ff ffdb 	bl	8006684 <__mcmp>
 80066ce:	1e05      	subs	r5, r0, #0
 80066d0:	d112      	bne.n	80066f8 <__mdiff+0x3c>
 80066d2:	4629      	mov	r1, r5
 80066d4:	4630      	mov	r0, r6
 80066d6:	f7ff fd63 	bl	80061a0 <_Balloc>
 80066da:	4602      	mov	r2, r0
 80066dc:	b928      	cbnz	r0, 80066ea <__mdiff+0x2e>
 80066de:	4b3f      	ldr	r3, [pc, #252]	@ (80067dc <__mdiff+0x120>)
 80066e0:	f240 2137 	movw	r1, #567	@ 0x237
 80066e4:	483e      	ldr	r0, [pc, #248]	@ (80067e0 <__mdiff+0x124>)
 80066e6:	f000 fce7 	bl	80070b8 <__assert_func>
 80066ea:	2301      	movs	r3, #1
 80066ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066f0:	4610      	mov	r0, r2
 80066f2:	b003      	add	sp, #12
 80066f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f8:	bfbc      	itt	lt
 80066fa:	464b      	movlt	r3, r9
 80066fc:	46a1      	movlt	r9, r4
 80066fe:	4630      	mov	r0, r6
 8006700:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006704:	bfba      	itte	lt
 8006706:	461c      	movlt	r4, r3
 8006708:	2501      	movlt	r5, #1
 800670a:	2500      	movge	r5, #0
 800670c:	f7ff fd48 	bl	80061a0 <_Balloc>
 8006710:	4602      	mov	r2, r0
 8006712:	b918      	cbnz	r0, 800671c <__mdiff+0x60>
 8006714:	4b31      	ldr	r3, [pc, #196]	@ (80067dc <__mdiff+0x120>)
 8006716:	f240 2145 	movw	r1, #581	@ 0x245
 800671a:	e7e3      	b.n	80066e4 <__mdiff+0x28>
 800671c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006720:	6926      	ldr	r6, [r4, #16]
 8006722:	60c5      	str	r5, [r0, #12]
 8006724:	f109 0310 	add.w	r3, r9, #16
 8006728:	f109 0514 	add.w	r5, r9, #20
 800672c:	f104 0e14 	add.w	lr, r4, #20
 8006730:	f100 0b14 	add.w	fp, r0, #20
 8006734:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006738:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800673c:	9301      	str	r3, [sp, #4]
 800673e:	46d9      	mov	r9, fp
 8006740:	f04f 0c00 	mov.w	ip, #0
 8006744:	9b01      	ldr	r3, [sp, #4]
 8006746:	f85e 0b04 	ldr.w	r0, [lr], #4
 800674a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800674e:	9301      	str	r3, [sp, #4]
 8006750:	fa1f f38a 	uxth.w	r3, sl
 8006754:	4619      	mov	r1, r3
 8006756:	b283      	uxth	r3, r0
 8006758:	1acb      	subs	r3, r1, r3
 800675a:	0c00      	lsrs	r0, r0, #16
 800675c:	4463      	add	r3, ip
 800675e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006762:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006766:	b29b      	uxth	r3, r3
 8006768:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800676c:	4576      	cmp	r6, lr
 800676e:	f849 3b04 	str.w	r3, [r9], #4
 8006772:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006776:	d8e5      	bhi.n	8006744 <__mdiff+0x88>
 8006778:	1b33      	subs	r3, r6, r4
 800677a:	3b15      	subs	r3, #21
 800677c:	f023 0303 	bic.w	r3, r3, #3
 8006780:	3415      	adds	r4, #21
 8006782:	3304      	adds	r3, #4
 8006784:	42a6      	cmp	r6, r4
 8006786:	bf38      	it	cc
 8006788:	2304      	movcc	r3, #4
 800678a:	441d      	add	r5, r3
 800678c:	445b      	add	r3, fp
 800678e:	461e      	mov	r6, r3
 8006790:	462c      	mov	r4, r5
 8006792:	4544      	cmp	r4, r8
 8006794:	d30e      	bcc.n	80067b4 <__mdiff+0xf8>
 8006796:	f108 0103 	add.w	r1, r8, #3
 800679a:	1b49      	subs	r1, r1, r5
 800679c:	f021 0103 	bic.w	r1, r1, #3
 80067a0:	3d03      	subs	r5, #3
 80067a2:	45a8      	cmp	r8, r5
 80067a4:	bf38      	it	cc
 80067a6:	2100      	movcc	r1, #0
 80067a8:	440b      	add	r3, r1
 80067aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067ae:	b191      	cbz	r1, 80067d6 <__mdiff+0x11a>
 80067b0:	6117      	str	r7, [r2, #16]
 80067b2:	e79d      	b.n	80066f0 <__mdiff+0x34>
 80067b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80067b8:	46e6      	mov	lr, ip
 80067ba:	0c08      	lsrs	r0, r1, #16
 80067bc:	fa1c fc81 	uxtah	ip, ip, r1
 80067c0:	4471      	add	r1, lr
 80067c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80067c6:	b289      	uxth	r1, r1
 80067c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80067cc:	f846 1b04 	str.w	r1, [r6], #4
 80067d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067d4:	e7dd      	b.n	8006792 <__mdiff+0xd6>
 80067d6:	3f01      	subs	r7, #1
 80067d8:	e7e7      	b.n	80067aa <__mdiff+0xee>
 80067da:	bf00      	nop
 80067dc:	080075fd 	.word	0x080075fd
 80067e0:	0800760e 	.word	0x0800760e

080067e4 <__d2b>:
 80067e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067e8:	460f      	mov	r7, r1
 80067ea:	2101      	movs	r1, #1
 80067ec:	ec59 8b10 	vmov	r8, r9, d0
 80067f0:	4616      	mov	r6, r2
 80067f2:	f7ff fcd5 	bl	80061a0 <_Balloc>
 80067f6:	4604      	mov	r4, r0
 80067f8:	b930      	cbnz	r0, 8006808 <__d2b+0x24>
 80067fa:	4602      	mov	r2, r0
 80067fc:	4b23      	ldr	r3, [pc, #140]	@ (800688c <__d2b+0xa8>)
 80067fe:	4824      	ldr	r0, [pc, #144]	@ (8006890 <__d2b+0xac>)
 8006800:	f240 310f 	movw	r1, #783	@ 0x30f
 8006804:	f000 fc58 	bl	80070b8 <__assert_func>
 8006808:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800680c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006810:	b10d      	cbz	r5, 8006816 <__d2b+0x32>
 8006812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006816:	9301      	str	r3, [sp, #4]
 8006818:	f1b8 0300 	subs.w	r3, r8, #0
 800681c:	d023      	beq.n	8006866 <__d2b+0x82>
 800681e:	4668      	mov	r0, sp
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	f7ff fd84 	bl	800632e <__lo0bits>
 8006826:	e9dd 1200 	ldrd	r1, r2, [sp]
 800682a:	b1d0      	cbz	r0, 8006862 <__d2b+0x7e>
 800682c:	f1c0 0320 	rsb	r3, r0, #32
 8006830:	fa02 f303 	lsl.w	r3, r2, r3
 8006834:	430b      	orrs	r3, r1
 8006836:	40c2      	lsrs	r2, r0
 8006838:	6163      	str	r3, [r4, #20]
 800683a:	9201      	str	r2, [sp, #4]
 800683c:	9b01      	ldr	r3, [sp, #4]
 800683e:	61a3      	str	r3, [r4, #24]
 8006840:	2b00      	cmp	r3, #0
 8006842:	bf0c      	ite	eq
 8006844:	2201      	moveq	r2, #1
 8006846:	2202      	movne	r2, #2
 8006848:	6122      	str	r2, [r4, #16]
 800684a:	b1a5      	cbz	r5, 8006876 <__d2b+0x92>
 800684c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006850:	4405      	add	r5, r0
 8006852:	603d      	str	r5, [r7, #0]
 8006854:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006858:	6030      	str	r0, [r6, #0]
 800685a:	4620      	mov	r0, r4
 800685c:	b003      	add	sp, #12
 800685e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006862:	6161      	str	r1, [r4, #20]
 8006864:	e7ea      	b.n	800683c <__d2b+0x58>
 8006866:	a801      	add	r0, sp, #4
 8006868:	f7ff fd61 	bl	800632e <__lo0bits>
 800686c:	9b01      	ldr	r3, [sp, #4]
 800686e:	6163      	str	r3, [r4, #20]
 8006870:	3020      	adds	r0, #32
 8006872:	2201      	movs	r2, #1
 8006874:	e7e8      	b.n	8006848 <__d2b+0x64>
 8006876:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800687a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800687e:	6038      	str	r0, [r7, #0]
 8006880:	6918      	ldr	r0, [r3, #16]
 8006882:	f7ff fd35 	bl	80062f0 <__hi0bits>
 8006886:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800688a:	e7e5      	b.n	8006858 <__d2b+0x74>
 800688c:	080075fd 	.word	0x080075fd
 8006890:	0800760e 	.word	0x0800760e

08006894 <__ssputs_r>:
 8006894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006898:	688e      	ldr	r6, [r1, #8]
 800689a:	461f      	mov	r7, r3
 800689c:	42be      	cmp	r6, r7
 800689e:	680b      	ldr	r3, [r1, #0]
 80068a0:	4682      	mov	sl, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	4690      	mov	r8, r2
 80068a6:	d82d      	bhi.n	8006904 <__ssputs_r+0x70>
 80068a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068b0:	d026      	beq.n	8006900 <__ssputs_r+0x6c>
 80068b2:	6965      	ldr	r5, [r4, #20]
 80068b4:	6909      	ldr	r1, [r1, #16]
 80068b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068ba:	eba3 0901 	sub.w	r9, r3, r1
 80068be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068c2:	1c7b      	adds	r3, r7, #1
 80068c4:	444b      	add	r3, r9
 80068c6:	106d      	asrs	r5, r5, #1
 80068c8:	429d      	cmp	r5, r3
 80068ca:	bf38      	it	cc
 80068cc:	461d      	movcc	r5, r3
 80068ce:	0553      	lsls	r3, r2, #21
 80068d0:	d527      	bpl.n	8006922 <__ssputs_r+0x8e>
 80068d2:	4629      	mov	r1, r5
 80068d4:	f7ff fbd8 	bl	8006088 <_malloc_r>
 80068d8:	4606      	mov	r6, r0
 80068da:	b360      	cbz	r0, 8006936 <__ssputs_r+0xa2>
 80068dc:	6921      	ldr	r1, [r4, #16]
 80068de:	464a      	mov	r2, r9
 80068e0:	f000 fbdc 	bl	800709c <memcpy>
 80068e4:	89a3      	ldrh	r3, [r4, #12]
 80068e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80068ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ee:	81a3      	strh	r3, [r4, #12]
 80068f0:	6126      	str	r6, [r4, #16]
 80068f2:	6165      	str	r5, [r4, #20]
 80068f4:	444e      	add	r6, r9
 80068f6:	eba5 0509 	sub.w	r5, r5, r9
 80068fa:	6026      	str	r6, [r4, #0]
 80068fc:	60a5      	str	r5, [r4, #8]
 80068fe:	463e      	mov	r6, r7
 8006900:	42be      	cmp	r6, r7
 8006902:	d900      	bls.n	8006906 <__ssputs_r+0x72>
 8006904:	463e      	mov	r6, r7
 8006906:	6820      	ldr	r0, [r4, #0]
 8006908:	4632      	mov	r2, r6
 800690a:	4641      	mov	r1, r8
 800690c:	f000 fb9c 	bl	8007048 <memmove>
 8006910:	68a3      	ldr	r3, [r4, #8]
 8006912:	1b9b      	subs	r3, r3, r6
 8006914:	60a3      	str	r3, [r4, #8]
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	4433      	add	r3, r6
 800691a:	6023      	str	r3, [r4, #0]
 800691c:	2000      	movs	r0, #0
 800691e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006922:	462a      	mov	r2, r5
 8006924:	f000 fc0c 	bl	8007140 <_realloc_r>
 8006928:	4606      	mov	r6, r0
 800692a:	2800      	cmp	r0, #0
 800692c:	d1e0      	bne.n	80068f0 <__ssputs_r+0x5c>
 800692e:	6921      	ldr	r1, [r4, #16]
 8006930:	4650      	mov	r0, sl
 8006932:	f7ff fb35 	bl	8005fa0 <_free_r>
 8006936:	230c      	movs	r3, #12
 8006938:	f8ca 3000 	str.w	r3, [sl]
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006942:	81a3      	strh	r3, [r4, #12]
 8006944:	f04f 30ff 	mov.w	r0, #4294967295
 8006948:	e7e9      	b.n	800691e <__ssputs_r+0x8a>
	...

0800694c <_svfiprintf_r>:
 800694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006950:	4698      	mov	r8, r3
 8006952:	898b      	ldrh	r3, [r1, #12]
 8006954:	061b      	lsls	r3, r3, #24
 8006956:	b09d      	sub	sp, #116	@ 0x74
 8006958:	4607      	mov	r7, r0
 800695a:	460d      	mov	r5, r1
 800695c:	4614      	mov	r4, r2
 800695e:	d510      	bpl.n	8006982 <_svfiprintf_r+0x36>
 8006960:	690b      	ldr	r3, [r1, #16]
 8006962:	b973      	cbnz	r3, 8006982 <_svfiprintf_r+0x36>
 8006964:	2140      	movs	r1, #64	@ 0x40
 8006966:	f7ff fb8f 	bl	8006088 <_malloc_r>
 800696a:	6028      	str	r0, [r5, #0]
 800696c:	6128      	str	r0, [r5, #16]
 800696e:	b930      	cbnz	r0, 800697e <_svfiprintf_r+0x32>
 8006970:	230c      	movs	r3, #12
 8006972:	603b      	str	r3, [r7, #0]
 8006974:	f04f 30ff 	mov.w	r0, #4294967295
 8006978:	b01d      	add	sp, #116	@ 0x74
 800697a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	2340      	movs	r3, #64	@ 0x40
 8006980:	616b      	str	r3, [r5, #20]
 8006982:	2300      	movs	r3, #0
 8006984:	9309      	str	r3, [sp, #36]	@ 0x24
 8006986:	2320      	movs	r3, #32
 8006988:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800698c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006990:	2330      	movs	r3, #48	@ 0x30
 8006992:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b30 <_svfiprintf_r+0x1e4>
 8006996:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800699a:	f04f 0901 	mov.w	r9, #1
 800699e:	4623      	mov	r3, r4
 80069a0:	469a      	mov	sl, r3
 80069a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069a6:	b10a      	cbz	r2, 80069ac <_svfiprintf_r+0x60>
 80069a8:	2a25      	cmp	r2, #37	@ 0x25
 80069aa:	d1f9      	bne.n	80069a0 <_svfiprintf_r+0x54>
 80069ac:	ebba 0b04 	subs.w	fp, sl, r4
 80069b0:	d00b      	beq.n	80069ca <_svfiprintf_r+0x7e>
 80069b2:	465b      	mov	r3, fp
 80069b4:	4622      	mov	r2, r4
 80069b6:	4629      	mov	r1, r5
 80069b8:	4638      	mov	r0, r7
 80069ba:	f7ff ff6b 	bl	8006894 <__ssputs_r>
 80069be:	3001      	adds	r0, #1
 80069c0:	f000 80a7 	beq.w	8006b12 <_svfiprintf_r+0x1c6>
 80069c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069c6:	445a      	add	r2, fp
 80069c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80069ca:	f89a 3000 	ldrb.w	r3, [sl]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 809f 	beq.w	8006b12 <_svfiprintf_r+0x1c6>
 80069d4:	2300      	movs	r3, #0
 80069d6:	f04f 32ff 	mov.w	r2, #4294967295
 80069da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069de:	f10a 0a01 	add.w	sl, sl, #1
 80069e2:	9304      	str	r3, [sp, #16]
 80069e4:	9307      	str	r3, [sp, #28]
 80069e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80069ec:	4654      	mov	r4, sl
 80069ee:	2205      	movs	r2, #5
 80069f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069f4:	484e      	ldr	r0, [pc, #312]	@ (8006b30 <_svfiprintf_r+0x1e4>)
 80069f6:	f7f9 fc0b 	bl	8000210 <memchr>
 80069fa:	9a04      	ldr	r2, [sp, #16]
 80069fc:	b9d8      	cbnz	r0, 8006a36 <_svfiprintf_r+0xea>
 80069fe:	06d0      	lsls	r0, r2, #27
 8006a00:	bf44      	itt	mi
 8006a02:	2320      	movmi	r3, #32
 8006a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a08:	0711      	lsls	r1, r2, #28
 8006a0a:	bf44      	itt	mi
 8006a0c:	232b      	movmi	r3, #43	@ 0x2b
 8006a0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a12:	f89a 3000 	ldrb.w	r3, [sl]
 8006a16:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a18:	d015      	beq.n	8006a46 <_svfiprintf_r+0xfa>
 8006a1a:	9a07      	ldr	r2, [sp, #28]
 8006a1c:	4654      	mov	r4, sl
 8006a1e:	2000      	movs	r0, #0
 8006a20:	f04f 0c0a 	mov.w	ip, #10
 8006a24:	4621      	mov	r1, r4
 8006a26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a2a:	3b30      	subs	r3, #48	@ 0x30
 8006a2c:	2b09      	cmp	r3, #9
 8006a2e:	d94b      	bls.n	8006ac8 <_svfiprintf_r+0x17c>
 8006a30:	b1b0      	cbz	r0, 8006a60 <_svfiprintf_r+0x114>
 8006a32:	9207      	str	r2, [sp, #28]
 8006a34:	e014      	b.n	8006a60 <_svfiprintf_r+0x114>
 8006a36:	eba0 0308 	sub.w	r3, r0, r8
 8006a3a:	fa09 f303 	lsl.w	r3, r9, r3
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	9304      	str	r3, [sp, #16]
 8006a42:	46a2      	mov	sl, r4
 8006a44:	e7d2      	b.n	80069ec <_svfiprintf_r+0xa0>
 8006a46:	9b03      	ldr	r3, [sp, #12]
 8006a48:	1d19      	adds	r1, r3, #4
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	9103      	str	r1, [sp, #12]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	bfbb      	ittet	lt
 8006a52:	425b      	neglt	r3, r3
 8006a54:	f042 0202 	orrlt.w	r2, r2, #2
 8006a58:	9307      	strge	r3, [sp, #28]
 8006a5a:	9307      	strlt	r3, [sp, #28]
 8006a5c:	bfb8      	it	lt
 8006a5e:	9204      	strlt	r2, [sp, #16]
 8006a60:	7823      	ldrb	r3, [r4, #0]
 8006a62:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a64:	d10a      	bne.n	8006a7c <_svfiprintf_r+0x130>
 8006a66:	7863      	ldrb	r3, [r4, #1]
 8006a68:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a6a:	d132      	bne.n	8006ad2 <_svfiprintf_r+0x186>
 8006a6c:	9b03      	ldr	r3, [sp, #12]
 8006a6e:	1d1a      	adds	r2, r3, #4
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	9203      	str	r2, [sp, #12]
 8006a74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a78:	3402      	adds	r4, #2
 8006a7a:	9305      	str	r3, [sp, #20]
 8006a7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b40 <_svfiprintf_r+0x1f4>
 8006a80:	7821      	ldrb	r1, [r4, #0]
 8006a82:	2203      	movs	r2, #3
 8006a84:	4650      	mov	r0, sl
 8006a86:	f7f9 fbc3 	bl	8000210 <memchr>
 8006a8a:	b138      	cbz	r0, 8006a9c <_svfiprintf_r+0x150>
 8006a8c:	9b04      	ldr	r3, [sp, #16]
 8006a8e:	eba0 000a 	sub.w	r0, r0, sl
 8006a92:	2240      	movs	r2, #64	@ 0x40
 8006a94:	4082      	lsls	r2, r0
 8006a96:	4313      	orrs	r3, r2
 8006a98:	3401      	adds	r4, #1
 8006a9a:	9304      	str	r3, [sp, #16]
 8006a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa0:	4824      	ldr	r0, [pc, #144]	@ (8006b34 <_svfiprintf_r+0x1e8>)
 8006aa2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006aa6:	2206      	movs	r2, #6
 8006aa8:	f7f9 fbb2 	bl	8000210 <memchr>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d036      	beq.n	8006b1e <_svfiprintf_r+0x1d2>
 8006ab0:	4b21      	ldr	r3, [pc, #132]	@ (8006b38 <_svfiprintf_r+0x1ec>)
 8006ab2:	bb1b      	cbnz	r3, 8006afc <_svfiprintf_r+0x1b0>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	3307      	adds	r3, #7
 8006ab8:	f023 0307 	bic.w	r3, r3, #7
 8006abc:	3308      	adds	r3, #8
 8006abe:	9303      	str	r3, [sp, #12]
 8006ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac2:	4433      	add	r3, r6
 8006ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ac6:	e76a      	b.n	800699e <_svfiprintf_r+0x52>
 8006ac8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006acc:	460c      	mov	r4, r1
 8006ace:	2001      	movs	r0, #1
 8006ad0:	e7a8      	b.n	8006a24 <_svfiprintf_r+0xd8>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	3401      	adds	r4, #1
 8006ad6:	9305      	str	r3, [sp, #20]
 8006ad8:	4619      	mov	r1, r3
 8006ada:	f04f 0c0a 	mov.w	ip, #10
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ae4:	3a30      	subs	r2, #48	@ 0x30
 8006ae6:	2a09      	cmp	r2, #9
 8006ae8:	d903      	bls.n	8006af2 <_svfiprintf_r+0x1a6>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d0c6      	beq.n	8006a7c <_svfiprintf_r+0x130>
 8006aee:	9105      	str	r1, [sp, #20]
 8006af0:	e7c4      	b.n	8006a7c <_svfiprintf_r+0x130>
 8006af2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006af6:	4604      	mov	r4, r0
 8006af8:	2301      	movs	r3, #1
 8006afa:	e7f0      	b.n	8006ade <_svfiprintf_r+0x192>
 8006afc:	ab03      	add	r3, sp, #12
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	462a      	mov	r2, r5
 8006b02:	4b0e      	ldr	r3, [pc, #56]	@ (8006b3c <_svfiprintf_r+0x1f0>)
 8006b04:	a904      	add	r1, sp, #16
 8006b06:	4638      	mov	r0, r7
 8006b08:	f7fd fe70 	bl	80047ec <_printf_float>
 8006b0c:	1c42      	adds	r2, r0, #1
 8006b0e:	4606      	mov	r6, r0
 8006b10:	d1d6      	bne.n	8006ac0 <_svfiprintf_r+0x174>
 8006b12:	89ab      	ldrh	r3, [r5, #12]
 8006b14:	065b      	lsls	r3, r3, #25
 8006b16:	f53f af2d 	bmi.w	8006974 <_svfiprintf_r+0x28>
 8006b1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b1c:	e72c      	b.n	8006978 <_svfiprintf_r+0x2c>
 8006b1e:	ab03      	add	r3, sp, #12
 8006b20:	9300      	str	r3, [sp, #0]
 8006b22:	462a      	mov	r2, r5
 8006b24:	4b05      	ldr	r3, [pc, #20]	@ (8006b3c <_svfiprintf_r+0x1f0>)
 8006b26:	a904      	add	r1, sp, #16
 8006b28:	4638      	mov	r0, r7
 8006b2a:	f7fe f8f7 	bl	8004d1c <_printf_i>
 8006b2e:	e7ed      	b.n	8006b0c <_svfiprintf_r+0x1c0>
 8006b30:	08007667 	.word	0x08007667
 8006b34:	08007671 	.word	0x08007671
 8006b38:	080047ed 	.word	0x080047ed
 8006b3c:	08006895 	.word	0x08006895
 8006b40:	0800766d 	.word	0x0800766d

08006b44 <__sfputc_r>:
 8006b44:	6893      	ldr	r3, [r2, #8]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	b410      	push	{r4}
 8006b4c:	6093      	str	r3, [r2, #8]
 8006b4e:	da08      	bge.n	8006b62 <__sfputc_r+0x1e>
 8006b50:	6994      	ldr	r4, [r2, #24]
 8006b52:	42a3      	cmp	r3, r4
 8006b54:	db01      	blt.n	8006b5a <__sfputc_r+0x16>
 8006b56:	290a      	cmp	r1, #10
 8006b58:	d103      	bne.n	8006b62 <__sfputc_r+0x1e>
 8006b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b5e:	f000 b9df 	b.w	8006f20 <__swbuf_r>
 8006b62:	6813      	ldr	r3, [r2, #0]
 8006b64:	1c58      	adds	r0, r3, #1
 8006b66:	6010      	str	r0, [r2, #0]
 8006b68:	7019      	strb	r1, [r3, #0]
 8006b6a:	4608      	mov	r0, r1
 8006b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <__sfputs_r>:
 8006b72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b74:	4606      	mov	r6, r0
 8006b76:	460f      	mov	r7, r1
 8006b78:	4614      	mov	r4, r2
 8006b7a:	18d5      	adds	r5, r2, r3
 8006b7c:	42ac      	cmp	r4, r5
 8006b7e:	d101      	bne.n	8006b84 <__sfputs_r+0x12>
 8006b80:	2000      	movs	r0, #0
 8006b82:	e007      	b.n	8006b94 <__sfputs_r+0x22>
 8006b84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b88:	463a      	mov	r2, r7
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7ff ffda 	bl	8006b44 <__sfputc_r>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d1f3      	bne.n	8006b7c <__sfputs_r+0xa>
 8006b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b98 <_vfiprintf_r>:
 8006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	460d      	mov	r5, r1
 8006b9e:	b09d      	sub	sp, #116	@ 0x74
 8006ba0:	4614      	mov	r4, r2
 8006ba2:	4698      	mov	r8, r3
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	b118      	cbz	r0, 8006bb0 <_vfiprintf_r+0x18>
 8006ba8:	6a03      	ldr	r3, [r0, #32]
 8006baa:	b90b      	cbnz	r3, 8006bb0 <_vfiprintf_r+0x18>
 8006bac:	f7fe fa60 	bl	8005070 <__sinit>
 8006bb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bb2:	07d9      	lsls	r1, r3, #31
 8006bb4:	d405      	bmi.n	8006bc2 <_vfiprintf_r+0x2a>
 8006bb6:	89ab      	ldrh	r3, [r5, #12]
 8006bb8:	059a      	lsls	r2, r3, #22
 8006bba:	d402      	bmi.n	8006bc2 <_vfiprintf_r+0x2a>
 8006bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bbe:	f7fe fb94 	bl	80052ea <__retarget_lock_acquire_recursive>
 8006bc2:	89ab      	ldrh	r3, [r5, #12]
 8006bc4:	071b      	lsls	r3, r3, #28
 8006bc6:	d501      	bpl.n	8006bcc <_vfiprintf_r+0x34>
 8006bc8:	692b      	ldr	r3, [r5, #16]
 8006bca:	b99b      	cbnz	r3, 8006bf4 <_vfiprintf_r+0x5c>
 8006bcc:	4629      	mov	r1, r5
 8006bce:	4630      	mov	r0, r6
 8006bd0:	f000 f9e4 	bl	8006f9c <__swsetup_r>
 8006bd4:	b170      	cbz	r0, 8006bf4 <_vfiprintf_r+0x5c>
 8006bd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bd8:	07dc      	lsls	r4, r3, #31
 8006bda:	d504      	bpl.n	8006be6 <_vfiprintf_r+0x4e>
 8006bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006be0:	b01d      	add	sp, #116	@ 0x74
 8006be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be6:	89ab      	ldrh	r3, [r5, #12]
 8006be8:	0598      	lsls	r0, r3, #22
 8006bea:	d4f7      	bmi.n	8006bdc <_vfiprintf_r+0x44>
 8006bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bee:	f7fe fb7d 	bl	80052ec <__retarget_lock_release_recursive>
 8006bf2:	e7f3      	b.n	8006bdc <_vfiprintf_r+0x44>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bf8:	2320      	movs	r3, #32
 8006bfa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c02:	2330      	movs	r3, #48	@ 0x30
 8006c04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006db4 <_vfiprintf_r+0x21c>
 8006c08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c0c:	f04f 0901 	mov.w	r9, #1
 8006c10:	4623      	mov	r3, r4
 8006c12:	469a      	mov	sl, r3
 8006c14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c18:	b10a      	cbz	r2, 8006c1e <_vfiprintf_r+0x86>
 8006c1a:	2a25      	cmp	r2, #37	@ 0x25
 8006c1c:	d1f9      	bne.n	8006c12 <_vfiprintf_r+0x7a>
 8006c1e:	ebba 0b04 	subs.w	fp, sl, r4
 8006c22:	d00b      	beq.n	8006c3c <_vfiprintf_r+0xa4>
 8006c24:	465b      	mov	r3, fp
 8006c26:	4622      	mov	r2, r4
 8006c28:	4629      	mov	r1, r5
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	f7ff ffa1 	bl	8006b72 <__sfputs_r>
 8006c30:	3001      	adds	r0, #1
 8006c32:	f000 80a7 	beq.w	8006d84 <_vfiprintf_r+0x1ec>
 8006c36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c38:	445a      	add	r2, fp
 8006c3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 809f 	beq.w	8006d84 <_vfiprintf_r+0x1ec>
 8006c46:	2300      	movs	r3, #0
 8006c48:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c50:	f10a 0a01 	add.w	sl, sl, #1
 8006c54:	9304      	str	r3, [sp, #16]
 8006c56:	9307      	str	r3, [sp, #28]
 8006c58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c5e:	4654      	mov	r4, sl
 8006c60:	2205      	movs	r2, #5
 8006c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c66:	4853      	ldr	r0, [pc, #332]	@ (8006db4 <_vfiprintf_r+0x21c>)
 8006c68:	f7f9 fad2 	bl	8000210 <memchr>
 8006c6c:	9a04      	ldr	r2, [sp, #16]
 8006c6e:	b9d8      	cbnz	r0, 8006ca8 <_vfiprintf_r+0x110>
 8006c70:	06d1      	lsls	r1, r2, #27
 8006c72:	bf44      	itt	mi
 8006c74:	2320      	movmi	r3, #32
 8006c76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c7a:	0713      	lsls	r3, r2, #28
 8006c7c:	bf44      	itt	mi
 8006c7e:	232b      	movmi	r3, #43	@ 0x2b
 8006c80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c84:	f89a 3000 	ldrb.w	r3, [sl]
 8006c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c8a:	d015      	beq.n	8006cb8 <_vfiprintf_r+0x120>
 8006c8c:	9a07      	ldr	r2, [sp, #28]
 8006c8e:	4654      	mov	r4, sl
 8006c90:	2000      	movs	r0, #0
 8006c92:	f04f 0c0a 	mov.w	ip, #10
 8006c96:	4621      	mov	r1, r4
 8006c98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c9c:	3b30      	subs	r3, #48	@ 0x30
 8006c9e:	2b09      	cmp	r3, #9
 8006ca0:	d94b      	bls.n	8006d3a <_vfiprintf_r+0x1a2>
 8006ca2:	b1b0      	cbz	r0, 8006cd2 <_vfiprintf_r+0x13a>
 8006ca4:	9207      	str	r2, [sp, #28]
 8006ca6:	e014      	b.n	8006cd2 <_vfiprintf_r+0x13a>
 8006ca8:	eba0 0308 	sub.w	r3, r0, r8
 8006cac:	fa09 f303 	lsl.w	r3, r9, r3
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	9304      	str	r3, [sp, #16]
 8006cb4:	46a2      	mov	sl, r4
 8006cb6:	e7d2      	b.n	8006c5e <_vfiprintf_r+0xc6>
 8006cb8:	9b03      	ldr	r3, [sp, #12]
 8006cba:	1d19      	adds	r1, r3, #4
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	9103      	str	r1, [sp, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	bfbb      	ittet	lt
 8006cc4:	425b      	neglt	r3, r3
 8006cc6:	f042 0202 	orrlt.w	r2, r2, #2
 8006cca:	9307      	strge	r3, [sp, #28]
 8006ccc:	9307      	strlt	r3, [sp, #28]
 8006cce:	bfb8      	it	lt
 8006cd0:	9204      	strlt	r2, [sp, #16]
 8006cd2:	7823      	ldrb	r3, [r4, #0]
 8006cd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cd6:	d10a      	bne.n	8006cee <_vfiprintf_r+0x156>
 8006cd8:	7863      	ldrb	r3, [r4, #1]
 8006cda:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cdc:	d132      	bne.n	8006d44 <_vfiprintf_r+0x1ac>
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	1d1a      	adds	r2, r3, #4
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	9203      	str	r2, [sp, #12]
 8006ce6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cea:	3402      	adds	r4, #2
 8006cec:	9305      	str	r3, [sp, #20]
 8006cee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006dc4 <_vfiprintf_r+0x22c>
 8006cf2:	7821      	ldrb	r1, [r4, #0]
 8006cf4:	2203      	movs	r2, #3
 8006cf6:	4650      	mov	r0, sl
 8006cf8:	f7f9 fa8a 	bl	8000210 <memchr>
 8006cfc:	b138      	cbz	r0, 8006d0e <_vfiprintf_r+0x176>
 8006cfe:	9b04      	ldr	r3, [sp, #16]
 8006d00:	eba0 000a 	sub.w	r0, r0, sl
 8006d04:	2240      	movs	r2, #64	@ 0x40
 8006d06:	4082      	lsls	r2, r0
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	3401      	adds	r4, #1
 8006d0c:	9304      	str	r3, [sp, #16]
 8006d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d12:	4829      	ldr	r0, [pc, #164]	@ (8006db8 <_vfiprintf_r+0x220>)
 8006d14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d18:	2206      	movs	r2, #6
 8006d1a:	f7f9 fa79 	bl	8000210 <memchr>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	d03f      	beq.n	8006da2 <_vfiprintf_r+0x20a>
 8006d22:	4b26      	ldr	r3, [pc, #152]	@ (8006dbc <_vfiprintf_r+0x224>)
 8006d24:	bb1b      	cbnz	r3, 8006d6e <_vfiprintf_r+0x1d6>
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	3307      	adds	r3, #7
 8006d2a:	f023 0307 	bic.w	r3, r3, #7
 8006d2e:	3308      	adds	r3, #8
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d34:	443b      	add	r3, r7
 8006d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d38:	e76a      	b.n	8006c10 <_vfiprintf_r+0x78>
 8006d3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d3e:	460c      	mov	r4, r1
 8006d40:	2001      	movs	r0, #1
 8006d42:	e7a8      	b.n	8006c96 <_vfiprintf_r+0xfe>
 8006d44:	2300      	movs	r3, #0
 8006d46:	3401      	adds	r4, #1
 8006d48:	9305      	str	r3, [sp, #20]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	f04f 0c0a 	mov.w	ip, #10
 8006d50:	4620      	mov	r0, r4
 8006d52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d56:	3a30      	subs	r2, #48	@ 0x30
 8006d58:	2a09      	cmp	r2, #9
 8006d5a:	d903      	bls.n	8006d64 <_vfiprintf_r+0x1cc>
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d0c6      	beq.n	8006cee <_vfiprintf_r+0x156>
 8006d60:	9105      	str	r1, [sp, #20]
 8006d62:	e7c4      	b.n	8006cee <_vfiprintf_r+0x156>
 8006d64:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d68:	4604      	mov	r4, r0
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e7f0      	b.n	8006d50 <_vfiprintf_r+0x1b8>
 8006d6e:	ab03      	add	r3, sp, #12
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	462a      	mov	r2, r5
 8006d74:	4b12      	ldr	r3, [pc, #72]	@ (8006dc0 <_vfiprintf_r+0x228>)
 8006d76:	a904      	add	r1, sp, #16
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7fd fd37 	bl	80047ec <_printf_float>
 8006d7e:	4607      	mov	r7, r0
 8006d80:	1c78      	adds	r0, r7, #1
 8006d82:	d1d6      	bne.n	8006d32 <_vfiprintf_r+0x19a>
 8006d84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d86:	07d9      	lsls	r1, r3, #31
 8006d88:	d405      	bmi.n	8006d96 <_vfiprintf_r+0x1fe>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	059a      	lsls	r2, r3, #22
 8006d8e:	d402      	bmi.n	8006d96 <_vfiprintf_r+0x1fe>
 8006d90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d92:	f7fe faab 	bl	80052ec <__retarget_lock_release_recursive>
 8006d96:	89ab      	ldrh	r3, [r5, #12]
 8006d98:	065b      	lsls	r3, r3, #25
 8006d9a:	f53f af1f 	bmi.w	8006bdc <_vfiprintf_r+0x44>
 8006d9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006da0:	e71e      	b.n	8006be0 <_vfiprintf_r+0x48>
 8006da2:	ab03      	add	r3, sp, #12
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	462a      	mov	r2, r5
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <_vfiprintf_r+0x228>)
 8006daa:	a904      	add	r1, sp, #16
 8006dac:	4630      	mov	r0, r6
 8006dae:	f7fd ffb5 	bl	8004d1c <_printf_i>
 8006db2:	e7e4      	b.n	8006d7e <_vfiprintf_r+0x1e6>
 8006db4:	08007667 	.word	0x08007667
 8006db8:	08007671 	.word	0x08007671
 8006dbc:	080047ed 	.word	0x080047ed
 8006dc0:	08006b73 	.word	0x08006b73
 8006dc4:	0800766d 	.word	0x0800766d

08006dc8 <__sflush_r>:
 8006dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd0:	0716      	lsls	r6, r2, #28
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	d454      	bmi.n	8006e82 <__sflush_r+0xba>
 8006dd8:	684b      	ldr	r3, [r1, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dc02      	bgt.n	8006de4 <__sflush_r+0x1c>
 8006dde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dd48      	ble.n	8006e76 <__sflush_r+0xae>
 8006de4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006de6:	2e00      	cmp	r6, #0
 8006de8:	d045      	beq.n	8006e76 <__sflush_r+0xae>
 8006dea:	2300      	movs	r3, #0
 8006dec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006df0:	682f      	ldr	r7, [r5, #0]
 8006df2:	6a21      	ldr	r1, [r4, #32]
 8006df4:	602b      	str	r3, [r5, #0]
 8006df6:	d030      	beq.n	8006e5a <__sflush_r+0x92>
 8006df8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	0759      	lsls	r1, r3, #29
 8006dfe:	d505      	bpl.n	8006e0c <__sflush_r+0x44>
 8006e00:	6863      	ldr	r3, [r4, #4]
 8006e02:	1ad2      	subs	r2, r2, r3
 8006e04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e06:	b10b      	cbz	r3, 8006e0c <__sflush_r+0x44>
 8006e08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e0a:	1ad2      	subs	r2, r2, r3
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e10:	6a21      	ldr	r1, [r4, #32]
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b0      	blx	r6
 8006e16:	1c43      	adds	r3, r0, #1
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	d106      	bne.n	8006e2a <__sflush_r+0x62>
 8006e1c:	6829      	ldr	r1, [r5, #0]
 8006e1e:	291d      	cmp	r1, #29
 8006e20:	d82b      	bhi.n	8006e7a <__sflush_r+0xb2>
 8006e22:	4a2a      	ldr	r2, [pc, #168]	@ (8006ecc <__sflush_r+0x104>)
 8006e24:	40ca      	lsrs	r2, r1
 8006e26:	07d6      	lsls	r6, r2, #31
 8006e28:	d527      	bpl.n	8006e7a <__sflush_r+0xb2>
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	6062      	str	r2, [r4, #4]
 8006e2e:	04d9      	lsls	r1, r3, #19
 8006e30:	6922      	ldr	r2, [r4, #16]
 8006e32:	6022      	str	r2, [r4, #0]
 8006e34:	d504      	bpl.n	8006e40 <__sflush_r+0x78>
 8006e36:	1c42      	adds	r2, r0, #1
 8006e38:	d101      	bne.n	8006e3e <__sflush_r+0x76>
 8006e3a:	682b      	ldr	r3, [r5, #0]
 8006e3c:	b903      	cbnz	r3, 8006e40 <__sflush_r+0x78>
 8006e3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e42:	602f      	str	r7, [r5, #0]
 8006e44:	b1b9      	cbz	r1, 8006e76 <__sflush_r+0xae>
 8006e46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e4a:	4299      	cmp	r1, r3
 8006e4c:	d002      	beq.n	8006e54 <__sflush_r+0x8c>
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f7ff f8a6 	bl	8005fa0 <_free_r>
 8006e54:	2300      	movs	r3, #0
 8006e56:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e58:	e00d      	b.n	8006e76 <__sflush_r+0xae>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b0      	blx	r6
 8006e60:	4602      	mov	r2, r0
 8006e62:	1c50      	adds	r0, r2, #1
 8006e64:	d1c9      	bne.n	8006dfa <__sflush_r+0x32>
 8006e66:	682b      	ldr	r3, [r5, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0c6      	beq.n	8006dfa <__sflush_r+0x32>
 8006e6c:	2b1d      	cmp	r3, #29
 8006e6e:	d001      	beq.n	8006e74 <__sflush_r+0xac>
 8006e70:	2b16      	cmp	r3, #22
 8006e72:	d11e      	bne.n	8006eb2 <__sflush_r+0xea>
 8006e74:	602f      	str	r7, [r5, #0]
 8006e76:	2000      	movs	r0, #0
 8006e78:	e022      	b.n	8006ec0 <__sflush_r+0xf8>
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7e:	b21b      	sxth	r3, r3
 8006e80:	e01b      	b.n	8006eba <__sflush_r+0xf2>
 8006e82:	690f      	ldr	r7, [r1, #16]
 8006e84:	2f00      	cmp	r7, #0
 8006e86:	d0f6      	beq.n	8006e76 <__sflush_r+0xae>
 8006e88:	0793      	lsls	r3, r2, #30
 8006e8a:	680e      	ldr	r6, [r1, #0]
 8006e8c:	bf08      	it	eq
 8006e8e:	694b      	ldreq	r3, [r1, #20]
 8006e90:	600f      	str	r7, [r1, #0]
 8006e92:	bf18      	it	ne
 8006e94:	2300      	movne	r3, #0
 8006e96:	eba6 0807 	sub.w	r8, r6, r7
 8006e9a:	608b      	str	r3, [r1, #8]
 8006e9c:	f1b8 0f00 	cmp.w	r8, #0
 8006ea0:	dde9      	ble.n	8006e76 <__sflush_r+0xae>
 8006ea2:	6a21      	ldr	r1, [r4, #32]
 8006ea4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ea6:	4643      	mov	r3, r8
 8006ea8:	463a      	mov	r2, r7
 8006eaa:	4628      	mov	r0, r5
 8006eac:	47b0      	blx	r6
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	dc08      	bgt.n	8006ec4 <__sflush_r+0xfc>
 8006eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec4:	4407      	add	r7, r0
 8006ec6:	eba8 0800 	sub.w	r8, r8, r0
 8006eca:	e7e7      	b.n	8006e9c <__sflush_r+0xd4>
 8006ecc:	20400001 	.word	0x20400001

08006ed0 <_fflush_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	690b      	ldr	r3, [r1, #16]
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	b913      	cbnz	r3, 8006ee0 <_fflush_r+0x10>
 8006eda:	2500      	movs	r5, #0
 8006edc:	4628      	mov	r0, r5
 8006ede:	bd38      	pop	{r3, r4, r5, pc}
 8006ee0:	b118      	cbz	r0, 8006eea <_fflush_r+0x1a>
 8006ee2:	6a03      	ldr	r3, [r0, #32]
 8006ee4:	b90b      	cbnz	r3, 8006eea <_fflush_r+0x1a>
 8006ee6:	f7fe f8c3 	bl	8005070 <__sinit>
 8006eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0f3      	beq.n	8006eda <_fflush_r+0xa>
 8006ef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ef4:	07d0      	lsls	r0, r2, #31
 8006ef6:	d404      	bmi.n	8006f02 <_fflush_r+0x32>
 8006ef8:	0599      	lsls	r1, r3, #22
 8006efa:	d402      	bmi.n	8006f02 <_fflush_r+0x32>
 8006efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006efe:	f7fe f9f4 	bl	80052ea <__retarget_lock_acquire_recursive>
 8006f02:	4628      	mov	r0, r5
 8006f04:	4621      	mov	r1, r4
 8006f06:	f7ff ff5f 	bl	8006dc8 <__sflush_r>
 8006f0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f0c:	07da      	lsls	r2, r3, #31
 8006f0e:	4605      	mov	r5, r0
 8006f10:	d4e4      	bmi.n	8006edc <_fflush_r+0xc>
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	059b      	lsls	r3, r3, #22
 8006f16:	d4e1      	bmi.n	8006edc <_fflush_r+0xc>
 8006f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f1a:	f7fe f9e7 	bl	80052ec <__retarget_lock_release_recursive>
 8006f1e:	e7dd      	b.n	8006edc <_fflush_r+0xc>

08006f20 <__swbuf_r>:
 8006f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f22:	460e      	mov	r6, r1
 8006f24:	4614      	mov	r4, r2
 8006f26:	4605      	mov	r5, r0
 8006f28:	b118      	cbz	r0, 8006f32 <__swbuf_r+0x12>
 8006f2a:	6a03      	ldr	r3, [r0, #32]
 8006f2c:	b90b      	cbnz	r3, 8006f32 <__swbuf_r+0x12>
 8006f2e:	f7fe f89f 	bl	8005070 <__sinit>
 8006f32:	69a3      	ldr	r3, [r4, #24]
 8006f34:	60a3      	str	r3, [r4, #8]
 8006f36:	89a3      	ldrh	r3, [r4, #12]
 8006f38:	071a      	lsls	r2, r3, #28
 8006f3a:	d501      	bpl.n	8006f40 <__swbuf_r+0x20>
 8006f3c:	6923      	ldr	r3, [r4, #16]
 8006f3e:	b943      	cbnz	r3, 8006f52 <__swbuf_r+0x32>
 8006f40:	4621      	mov	r1, r4
 8006f42:	4628      	mov	r0, r5
 8006f44:	f000 f82a 	bl	8006f9c <__swsetup_r>
 8006f48:	b118      	cbz	r0, 8006f52 <__swbuf_r+0x32>
 8006f4a:	f04f 37ff 	mov.w	r7, #4294967295
 8006f4e:	4638      	mov	r0, r7
 8006f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	6922      	ldr	r2, [r4, #16]
 8006f56:	1a98      	subs	r0, r3, r2
 8006f58:	6963      	ldr	r3, [r4, #20]
 8006f5a:	b2f6      	uxtb	r6, r6
 8006f5c:	4283      	cmp	r3, r0
 8006f5e:	4637      	mov	r7, r6
 8006f60:	dc05      	bgt.n	8006f6e <__swbuf_r+0x4e>
 8006f62:	4621      	mov	r1, r4
 8006f64:	4628      	mov	r0, r5
 8006f66:	f7ff ffb3 	bl	8006ed0 <_fflush_r>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	d1ed      	bne.n	8006f4a <__swbuf_r+0x2a>
 8006f6e:	68a3      	ldr	r3, [r4, #8]
 8006f70:	3b01      	subs	r3, #1
 8006f72:	60a3      	str	r3, [r4, #8]
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	6022      	str	r2, [r4, #0]
 8006f7a:	701e      	strb	r6, [r3, #0]
 8006f7c:	6962      	ldr	r2, [r4, #20]
 8006f7e:	1c43      	adds	r3, r0, #1
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d004      	beq.n	8006f8e <__swbuf_r+0x6e>
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	07db      	lsls	r3, r3, #31
 8006f88:	d5e1      	bpl.n	8006f4e <__swbuf_r+0x2e>
 8006f8a:	2e0a      	cmp	r6, #10
 8006f8c:	d1df      	bne.n	8006f4e <__swbuf_r+0x2e>
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4628      	mov	r0, r5
 8006f92:	f7ff ff9d 	bl	8006ed0 <_fflush_r>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d0d9      	beq.n	8006f4e <__swbuf_r+0x2e>
 8006f9a:	e7d6      	b.n	8006f4a <__swbuf_r+0x2a>

08006f9c <__swsetup_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	4b29      	ldr	r3, [pc, #164]	@ (8007044 <__swsetup_r+0xa8>)
 8006fa0:	4605      	mov	r5, r0
 8006fa2:	6818      	ldr	r0, [r3, #0]
 8006fa4:	460c      	mov	r4, r1
 8006fa6:	b118      	cbz	r0, 8006fb0 <__swsetup_r+0x14>
 8006fa8:	6a03      	ldr	r3, [r0, #32]
 8006faa:	b90b      	cbnz	r3, 8006fb0 <__swsetup_r+0x14>
 8006fac:	f7fe f860 	bl	8005070 <__sinit>
 8006fb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fb4:	0719      	lsls	r1, r3, #28
 8006fb6:	d422      	bmi.n	8006ffe <__swsetup_r+0x62>
 8006fb8:	06da      	lsls	r2, r3, #27
 8006fba:	d407      	bmi.n	8006fcc <__swsetup_r+0x30>
 8006fbc:	2209      	movs	r2, #9
 8006fbe:	602a      	str	r2, [r5, #0]
 8006fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fc4:	81a3      	strh	r3, [r4, #12]
 8006fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fca:	e033      	b.n	8007034 <__swsetup_r+0x98>
 8006fcc:	0758      	lsls	r0, r3, #29
 8006fce:	d512      	bpl.n	8006ff6 <__swsetup_r+0x5a>
 8006fd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fd2:	b141      	cbz	r1, 8006fe6 <__swsetup_r+0x4a>
 8006fd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fd8:	4299      	cmp	r1, r3
 8006fda:	d002      	beq.n	8006fe2 <__swsetup_r+0x46>
 8006fdc:	4628      	mov	r0, r5
 8006fde:	f7fe ffdf 	bl	8005fa0 <_free_r>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fe6:	89a3      	ldrh	r3, [r4, #12]
 8006fe8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fec:	81a3      	strh	r3, [r4, #12]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	6063      	str	r3, [r4, #4]
 8006ff2:	6923      	ldr	r3, [r4, #16]
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	89a3      	ldrh	r3, [r4, #12]
 8006ff8:	f043 0308 	orr.w	r3, r3, #8
 8006ffc:	81a3      	strh	r3, [r4, #12]
 8006ffe:	6923      	ldr	r3, [r4, #16]
 8007000:	b94b      	cbnz	r3, 8007016 <__swsetup_r+0x7a>
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800700c:	d003      	beq.n	8007016 <__swsetup_r+0x7a>
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 f909 	bl	8007228 <__smakebuf_r>
 8007016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800701a:	f013 0201 	ands.w	r2, r3, #1
 800701e:	d00a      	beq.n	8007036 <__swsetup_r+0x9a>
 8007020:	2200      	movs	r2, #0
 8007022:	60a2      	str	r2, [r4, #8]
 8007024:	6962      	ldr	r2, [r4, #20]
 8007026:	4252      	negs	r2, r2
 8007028:	61a2      	str	r2, [r4, #24]
 800702a:	6922      	ldr	r2, [r4, #16]
 800702c:	b942      	cbnz	r2, 8007040 <__swsetup_r+0xa4>
 800702e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007032:	d1c5      	bne.n	8006fc0 <__swsetup_r+0x24>
 8007034:	bd38      	pop	{r3, r4, r5, pc}
 8007036:	0799      	lsls	r1, r3, #30
 8007038:	bf58      	it	pl
 800703a:	6962      	ldrpl	r2, [r4, #20]
 800703c:	60a2      	str	r2, [r4, #8]
 800703e:	e7f4      	b.n	800702a <__swsetup_r+0x8e>
 8007040:	2000      	movs	r0, #0
 8007042:	e7f7      	b.n	8007034 <__swsetup_r+0x98>
 8007044:	20000040 	.word	0x20000040

08007048 <memmove>:
 8007048:	4288      	cmp	r0, r1
 800704a:	b510      	push	{r4, lr}
 800704c:	eb01 0402 	add.w	r4, r1, r2
 8007050:	d902      	bls.n	8007058 <memmove+0x10>
 8007052:	4284      	cmp	r4, r0
 8007054:	4623      	mov	r3, r4
 8007056:	d807      	bhi.n	8007068 <memmove+0x20>
 8007058:	1e43      	subs	r3, r0, #1
 800705a:	42a1      	cmp	r1, r4
 800705c:	d008      	beq.n	8007070 <memmove+0x28>
 800705e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007062:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007066:	e7f8      	b.n	800705a <memmove+0x12>
 8007068:	4402      	add	r2, r0
 800706a:	4601      	mov	r1, r0
 800706c:	428a      	cmp	r2, r1
 800706e:	d100      	bne.n	8007072 <memmove+0x2a>
 8007070:	bd10      	pop	{r4, pc}
 8007072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800707a:	e7f7      	b.n	800706c <memmove+0x24>

0800707c <_sbrk_r>:
 800707c:	b538      	push	{r3, r4, r5, lr}
 800707e:	4d06      	ldr	r5, [pc, #24]	@ (8007098 <_sbrk_r+0x1c>)
 8007080:	2300      	movs	r3, #0
 8007082:	4604      	mov	r4, r0
 8007084:	4608      	mov	r0, r1
 8007086:	602b      	str	r3, [r5, #0]
 8007088:	f7fa fbae 	bl	80017e8 <_sbrk>
 800708c:	1c43      	adds	r3, r0, #1
 800708e:	d102      	bne.n	8007096 <_sbrk_r+0x1a>
 8007090:	682b      	ldr	r3, [r5, #0]
 8007092:	b103      	cbz	r3, 8007096 <_sbrk_r+0x1a>
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	bd38      	pop	{r3, r4, r5, pc}
 8007098:	2000048c 	.word	0x2000048c

0800709c <memcpy>:
 800709c:	440a      	add	r2, r1
 800709e:	4291      	cmp	r1, r2
 80070a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80070a4:	d100      	bne.n	80070a8 <memcpy+0xc>
 80070a6:	4770      	bx	lr
 80070a8:	b510      	push	{r4, lr}
 80070aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070b2:	4291      	cmp	r1, r2
 80070b4:	d1f9      	bne.n	80070aa <memcpy+0xe>
 80070b6:	bd10      	pop	{r4, pc}

080070b8 <__assert_func>:
 80070b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070ba:	4614      	mov	r4, r2
 80070bc:	461a      	mov	r2, r3
 80070be:	4b09      	ldr	r3, [pc, #36]	@ (80070e4 <__assert_func+0x2c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4605      	mov	r5, r0
 80070c4:	68d8      	ldr	r0, [r3, #12]
 80070c6:	b14c      	cbz	r4, 80070dc <__assert_func+0x24>
 80070c8:	4b07      	ldr	r3, [pc, #28]	@ (80070e8 <__assert_func+0x30>)
 80070ca:	9100      	str	r1, [sp, #0]
 80070cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070d0:	4906      	ldr	r1, [pc, #24]	@ (80070ec <__assert_func+0x34>)
 80070d2:	462b      	mov	r3, r5
 80070d4:	f000 f870 	bl	80071b8 <fiprintf>
 80070d8:	f000 f904 	bl	80072e4 <abort>
 80070dc:	4b04      	ldr	r3, [pc, #16]	@ (80070f0 <__assert_func+0x38>)
 80070de:	461c      	mov	r4, r3
 80070e0:	e7f3      	b.n	80070ca <__assert_func+0x12>
 80070e2:	bf00      	nop
 80070e4:	20000040 	.word	0x20000040
 80070e8:	08007682 	.word	0x08007682
 80070ec:	0800768f 	.word	0x0800768f
 80070f0:	080076bd 	.word	0x080076bd

080070f4 <_calloc_r>:
 80070f4:	b570      	push	{r4, r5, r6, lr}
 80070f6:	fba1 5402 	umull	r5, r4, r1, r2
 80070fa:	b934      	cbnz	r4, 800710a <_calloc_r+0x16>
 80070fc:	4629      	mov	r1, r5
 80070fe:	f7fe ffc3 	bl	8006088 <_malloc_r>
 8007102:	4606      	mov	r6, r0
 8007104:	b928      	cbnz	r0, 8007112 <_calloc_r+0x1e>
 8007106:	4630      	mov	r0, r6
 8007108:	bd70      	pop	{r4, r5, r6, pc}
 800710a:	220c      	movs	r2, #12
 800710c:	6002      	str	r2, [r0, #0]
 800710e:	2600      	movs	r6, #0
 8007110:	e7f9      	b.n	8007106 <_calloc_r+0x12>
 8007112:	462a      	mov	r2, r5
 8007114:	4621      	mov	r1, r4
 8007116:	f7fe f858 	bl	80051ca <memset>
 800711a:	e7f4      	b.n	8007106 <_calloc_r+0x12>

0800711c <__ascii_mbtowc>:
 800711c:	b082      	sub	sp, #8
 800711e:	b901      	cbnz	r1, 8007122 <__ascii_mbtowc+0x6>
 8007120:	a901      	add	r1, sp, #4
 8007122:	b142      	cbz	r2, 8007136 <__ascii_mbtowc+0x1a>
 8007124:	b14b      	cbz	r3, 800713a <__ascii_mbtowc+0x1e>
 8007126:	7813      	ldrb	r3, [r2, #0]
 8007128:	600b      	str	r3, [r1, #0]
 800712a:	7812      	ldrb	r2, [r2, #0]
 800712c:	1e10      	subs	r0, r2, #0
 800712e:	bf18      	it	ne
 8007130:	2001      	movne	r0, #1
 8007132:	b002      	add	sp, #8
 8007134:	4770      	bx	lr
 8007136:	4610      	mov	r0, r2
 8007138:	e7fb      	b.n	8007132 <__ascii_mbtowc+0x16>
 800713a:	f06f 0001 	mvn.w	r0, #1
 800713e:	e7f8      	b.n	8007132 <__ascii_mbtowc+0x16>

08007140 <_realloc_r>:
 8007140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007144:	4607      	mov	r7, r0
 8007146:	4614      	mov	r4, r2
 8007148:	460d      	mov	r5, r1
 800714a:	b921      	cbnz	r1, 8007156 <_realloc_r+0x16>
 800714c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007150:	4611      	mov	r1, r2
 8007152:	f7fe bf99 	b.w	8006088 <_malloc_r>
 8007156:	b92a      	cbnz	r2, 8007164 <_realloc_r+0x24>
 8007158:	f7fe ff22 	bl	8005fa0 <_free_r>
 800715c:	4625      	mov	r5, r4
 800715e:	4628      	mov	r0, r5
 8007160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007164:	f000 f8c5 	bl	80072f2 <_malloc_usable_size_r>
 8007168:	4284      	cmp	r4, r0
 800716a:	4606      	mov	r6, r0
 800716c:	d802      	bhi.n	8007174 <_realloc_r+0x34>
 800716e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007172:	d8f4      	bhi.n	800715e <_realloc_r+0x1e>
 8007174:	4621      	mov	r1, r4
 8007176:	4638      	mov	r0, r7
 8007178:	f7fe ff86 	bl	8006088 <_malloc_r>
 800717c:	4680      	mov	r8, r0
 800717e:	b908      	cbnz	r0, 8007184 <_realloc_r+0x44>
 8007180:	4645      	mov	r5, r8
 8007182:	e7ec      	b.n	800715e <_realloc_r+0x1e>
 8007184:	42b4      	cmp	r4, r6
 8007186:	4622      	mov	r2, r4
 8007188:	4629      	mov	r1, r5
 800718a:	bf28      	it	cs
 800718c:	4632      	movcs	r2, r6
 800718e:	f7ff ff85 	bl	800709c <memcpy>
 8007192:	4629      	mov	r1, r5
 8007194:	4638      	mov	r0, r7
 8007196:	f7fe ff03 	bl	8005fa0 <_free_r>
 800719a:	e7f1      	b.n	8007180 <_realloc_r+0x40>

0800719c <__ascii_wctomb>:
 800719c:	4603      	mov	r3, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	b141      	cbz	r1, 80071b4 <__ascii_wctomb+0x18>
 80071a2:	2aff      	cmp	r2, #255	@ 0xff
 80071a4:	d904      	bls.n	80071b0 <__ascii_wctomb+0x14>
 80071a6:	228a      	movs	r2, #138	@ 0x8a
 80071a8:	601a      	str	r2, [r3, #0]
 80071aa:	f04f 30ff 	mov.w	r0, #4294967295
 80071ae:	4770      	bx	lr
 80071b0:	700a      	strb	r2, [r1, #0]
 80071b2:	2001      	movs	r0, #1
 80071b4:	4770      	bx	lr
	...

080071b8 <fiprintf>:
 80071b8:	b40e      	push	{r1, r2, r3}
 80071ba:	b503      	push	{r0, r1, lr}
 80071bc:	4601      	mov	r1, r0
 80071be:	ab03      	add	r3, sp, #12
 80071c0:	4805      	ldr	r0, [pc, #20]	@ (80071d8 <fiprintf+0x20>)
 80071c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071c6:	6800      	ldr	r0, [r0, #0]
 80071c8:	9301      	str	r3, [sp, #4]
 80071ca:	f7ff fce5 	bl	8006b98 <_vfiprintf_r>
 80071ce:	b002      	add	sp, #8
 80071d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80071d4:	b003      	add	sp, #12
 80071d6:	4770      	bx	lr
 80071d8:	20000040 	.word	0x20000040

080071dc <__swhatbuf_r>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	460c      	mov	r4, r1
 80071e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e4:	2900      	cmp	r1, #0
 80071e6:	b096      	sub	sp, #88	@ 0x58
 80071e8:	4615      	mov	r5, r2
 80071ea:	461e      	mov	r6, r3
 80071ec:	da0d      	bge.n	800720a <__swhatbuf_r+0x2e>
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80071f4:	f04f 0100 	mov.w	r1, #0
 80071f8:	bf14      	ite	ne
 80071fa:	2340      	movne	r3, #64	@ 0x40
 80071fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007200:	2000      	movs	r0, #0
 8007202:	6031      	str	r1, [r6, #0]
 8007204:	602b      	str	r3, [r5, #0]
 8007206:	b016      	add	sp, #88	@ 0x58
 8007208:	bd70      	pop	{r4, r5, r6, pc}
 800720a:	466a      	mov	r2, sp
 800720c:	f000 f848 	bl	80072a0 <_fstat_r>
 8007210:	2800      	cmp	r0, #0
 8007212:	dbec      	blt.n	80071ee <__swhatbuf_r+0x12>
 8007214:	9901      	ldr	r1, [sp, #4]
 8007216:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800721a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800721e:	4259      	negs	r1, r3
 8007220:	4159      	adcs	r1, r3
 8007222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007226:	e7eb      	b.n	8007200 <__swhatbuf_r+0x24>

08007228 <__smakebuf_r>:
 8007228:	898b      	ldrh	r3, [r1, #12]
 800722a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800722c:	079d      	lsls	r5, r3, #30
 800722e:	4606      	mov	r6, r0
 8007230:	460c      	mov	r4, r1
 8007232:	d507      	bpl.n	8007244 <__smakebuf_r+0x1c>
 8007234:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007238:	6023      	str	r3, [r4, #0]
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	2301      	movs	r3, #1
 800723e:	6163      	str	r3, [r4, #20]
 8007240:	b003      	add	sp, #12
 8007242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007244:	ab01      	add	r3, sp, #4
 8007246:	466a      	mov	r2, sp
 8007248:	f7ff ffc8 	bl	80071dc <__swhatbuf_r>
 800724c:	9f00      	ldr	r7, [sp, #0]
 800724e:	4605      	mov	r5, r0
 8007250:	4639      	mov	r1, r7
 8007252:	4630      	mov	r0, r6
 8007254:	f7fe ff18 	bl	8006088 <_malloc_r>
 8007258:	b948      	cbnz	r0, 800726e <__smakebuf_r+0x46>
 800725a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800725e:	059a      	lsls	r2, r3, #22
 8007260:	d4ee      	bmi.n	8007240 <__smakebuf_r+0x18>
 8007262:	f023 0303 	bic.w	r3, r3, #3
 8007266:	f043 0302 	orr.w	r3, r3, #2
 800726a:	81a3      	strh	r3, [r4, #12]
 800726c:	e7e2      	b.n	8007234 <__smakebuf_r+0xc>
 800726e:	89a3      	ldrh	r3, [r4, #12]
 8007270:	6020      	str	r0, [r4, #0]
 8007272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007276:	81a3      	strh	r3, [r4, #12]
 8007278:	9b01      	ldr	r3, [sp, #4]
 800727a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800727e:	b15b      	cbz	r3, 8007298 <__smakebuf_r+0x70>
 8007280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007284:	4630      	mov	r0, r6
 8007286:	f000 f81d 	bl	80072c4 <_isatty_r>
 800728a:	b128      	cbz	r0, 8007298 <__smakebuf_r+0x70>
 800728c:	89a3      	ldrh	r3, [r4, #12]
 800728e:	f023 0303 	bic.w	r3, r3, #3
 8007292:	f043 0301 	orr.w	r3, r3, #1
 8007296:	81a3      	strh	r3, [r4, #12]
 8007298:	89a3      	ldrh	r3, [r4, #12]
 800729a:	431d      	orrs	r5, r3
 800729c:	81a5      	strh	r5, [r4, #12]
 800729e:	e7cf      	b.n	8007240 <__smakebuf_r+0x18>

080072a0 <_fstat_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4d07      	ldr	r5, [pc, #28]	@ (80072c0 <_fstat_r+0x20>)
 80072a4:	2300      	movs	r3, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	4611      	mov	r1, r2
 80072ac:	602b      	str	r3, [r5, #0]
 80072ae:	f7fa fa73 	bl	8001798 <_fstat>
 80072b2:	1c43      	adds	r3, r0, #1
 80072b4:	d102      	bne.n	80072bc <_fstat_r+0x1c>
 80072b6:	682b      	ldr	r3, [r5, #0]
 80072b8:	b103      	cbz	r3, 80072bc <_fstat_r+0x1c>
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	bd38      	pop	{r3, r4, r5, pc}
 80072be:	bf00      	nop
 80072c0:	2000048c 	.word	0x2000048c

080072c4 <_isatty_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d06      	ldr	r5, [pc, #24]	@ (80072e0 <_isatty_r+0x1c>)
 80072c8:	2300      	movs	r3, #0
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	602b      	str	r3, [r5, #0]
 80072d0:	f7fa fa72 	bl	80017b8 <_isatty>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	d102      	bne.n	80072de <_isatty_r+0x1a>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	b103      	cbz	r3, 80072de <_isatty_r+0x1a>
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	bd38      	pop	{r3, r4, r5, pc}
 80072e0:	2000048c 	.word	0x2000048c

080072e4 <abort>:
 80072e4:	b508      	push	{r3, lr}
 80072e6:	2006      	movs	r0, #6
 80072e8:	f000 f834 	bl	8007354 <raise>
 80072ec:	2001      	movs	r0, #1
 80072ee:	f7fa fa03 	bl	80016f8 <_exit>

080072f2 <_malloc_usable_size_r>:
 80072f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072f6:	1f18      	subs	r0, r3, #4
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	bfbc      	itt	lt
 80072fc:	580b      	ldrlt	r3, [r1, r0]
 80072fe:	18c0      	addlt	r0, r0, r3
 8007300:	4770      	bx	lr

08007302 <_raise_r>:
 8007302:	291f      	cmp	r1, #31
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4605      	mov	r5, r0
 8007308:	460c      	mov	r4, r1
 800730a:	d904      	bls.n	8007316 <_raise_r+0x14>
 800730c:	2316      	movs	r3, #22
 800730e:	6003      	str	r3, [r0, #0]
 8007310:	f04f 30ff 	mov.w	r0, #4294967295
 8007314:	bd38      	pop	{r3, r4, r5, pc}
 8007316:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007318:	b112      	cbz	r2, 8007320 <_raise_r+0x1e>
 800731a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800731e:	b94b      	cbnz	r3, 8007334 <_raise_r+0x32>
 8007320:	4628      	mov	r0, r5
 8007322:	f000 f831 	bl	8007388 <_getpid_r>
 8007326:	4622      	mov	r2, r4
 8007328:	4601      	mov	r1, r0
 800732a:	4628      	mov	r0, r5
 800732c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007330:	f000 b818 	b.w	8007364 <_kill_r>
 8007334:	2b01      	cmp	r3, #1
 8007336:	d00a      	beq.n	800734e <_raise_r+0x4c>
 8007338:	1c59      	adds	r1, r3, #1
 800733a:	d103      	bne.n	8007344 <_raise_r+0x42>
 800733c:	2316      	movs	r3, #22
 800733e:	6003      	str	r3, [r0, #0]
 8007340:	2001      	movs	r0, #1
 8007342:	e7e7      	b.n	8007314 <_raise_r+0x12>
 8007344:	2100      	movs	r1, #0
 8007346:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800734a:	4620      	mov	r0, r4
 800734c:	4798      	blx	r3
 800734e:	2000      	movs	r0, #0
 8007350:	e7e0      	b.n	8007314 <_raise_r+0x12>
	...

08007354 <raise>:
 8007354:	4b02      	ldr	r3, [pc, #8]	@ (8007360 <raise+0xc>)
 8007356:	4601      	mov	r1, r0
 8007358:	6818      	ldr	r0, [r3, #0]
 800735a:	f7ff bfd2 	b.w	8007302 <_raise_r>
 800735e:	bf00      	nop
 8007360:	20000040 	.word	0x20000040

08007364 <_kill_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4d07      	ldr	r5, [pc, #28]	@ (8007384 <_kill_r+0x20>)
 8007368:	2300      	movs	r3, #0
 800736a:	4604      	mov	r4, r0
 800736c:	4608      	mov	r0, r1
 800736e:	4611      	mov	r1, r2
 8007370:	602b      	str	r3, [r5, #0]
 8007372:	f7fa f9b1 	bl	80016d8 <_kill>
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	d102      	bne.n	8007380 <_kill_r+0x1c>
 800737a:	682b      	ldr	r3, [r5, #0]
 800737c:	b103      	cbz	r3, 8007380 <_kill_r+0x1c>
 800737e:	6023      	str	r3, [r4, #0]
 8007380:	bd38      	pop	{r3, r4, r5, pc}
 8007382:	bf00      	nop
 8007384:	2000048c 	.word	0x2000048c

08007388 <_getpid_r>:
 8007388:	f7fa b99e 	b.w	80016c8 <_getpid>

0800738c <_init>:
 800738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738e:	bf00      	nop
 8007390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007392:	bc08      	pop	{r3}
 8007394:	469e      	mov	lr, r3
 8007396:	4770      	bx	lr

08007398 <_fini>:
 8007398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739a:	bf00      	nop
 800739c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800739e:	bc08      	pop	{r3}
 80073a0:	469e      	mov	lr, r3
 80073a2:	4770      	bx	lr
