

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_207_15'
================================================================
* Date:           Wed Sep 14 20:24:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.745 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_207_15  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     151|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      44|    -|
|Memory           |        0|     -|      15|       3|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      51|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      66|     252|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_22s_22s_37_1_1_U150  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U151  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   4|  0|  44|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |weight_9taps_U  |channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps  |        0|  15|   3|    0|     9|   15|     1|          135|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                     |        0|  15|   3|    0|     9|   15|     1|          135|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_V_4_fu_188_p2        |         +|   0|  0|  12|           4|           1|
    |r_V_fu_217_p2          |         +|   0|  0|  29|          22|          22|
    |ret_V_12_fu_279_p2     |         +|   0|  0|  44|          37|          37|
    |ret_V_fu_245_p2        |         +|   0|  0|  44|          37|          37|
    |icmp_ln1057_fu_182_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 151|         133|         131|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_3   |   9|          2|    4|          8|
    |i_V_fu_60                |   9|          2|    4|          8|
    |lhs_V_6_fu_68            |   9|          2|   22|         44|
    |lhs_V_fu_64              |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   54|        108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_60                |   4|   0|    4|          0|
    |lhs_V_6_fu_68            |  22|   0|   22|          0|
    |lhs_V_fu_64              |  22|   0|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_207_15|  return value|
|conv_i_i_i131_le3933     |   in|   22|     ap_none|                    conv_i_i_i131_le3933|        scalar|
|conv_i_i_i205_le3926     |   in|   22|     ap_none|                    conv_i_i_i205_le3926|        scalar|
|TAPS_NUM_5_reload        |   in|   31|     ap_none|                       TAPS_NUM_5_reload|        scalar|
|n_9taps_V_address0       |  out|    4|   ap_memory|                               n_9taps_V|         array|
|n_9taps_V_ce0            |  out|    1|   ap_memory|                               n_9taps_V|         array|
|n_9taps_V_q0             |   in|   22|   ap_memory|                               n_9taps_V|         array|
|x_real_9taps_V_address0  |  out|    4|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_ce0       |  out|    1|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_q0        |   in|   22|   ap_memory|                          x_real_9taps_V|         array|
|x_imag_9taps_V_address0  |  out|    4|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_ce0       |  out|    1|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_q0        |   in|   22|   ap_memory|                          x_imag_9taps_V|         array|
|lhs_V_6_out              |  out|   22|      ap_vld|                             lhs_V_6_out|       pointer|
|lhs_V_6_out_ap_vld       |  out|    1|      ap_vld|                             lhs_V_6_out|       pointer|
|lhs_V_out                |  out|   22|      ap_vld|                               lhs_V_out|       pointer|
|lhs_V_out_ap_vld         |  out|    1|      ap_vld|                               lhs_V_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

