hi	,	V_35
lo	,	V_34
TEGRA_REVISION_A01	,	V_8
STRAP_OPT	,	V_23
TEGRA_REVISION_A02	,	V_9
TEGRA_REVISION_A03	,	V_13
FUSE_UID_LOW	,	V_36
TEGRA_REVISION_A04	,	V_14
bit	,	V_3
u32	,	T_1
reg	,	V_16
pr_warn	,	F_11
FUSE_UID_HIGH	,	V_37
TEGRA30	,	V_30
id	,	V_6
tegra_init_speedo_data	,	V_28
TEGRA_REVISION_A03p	,	V_12
tegra30_init_speedo_data	,	V_32
offset	,	V_1
tegra_get_process_id	,	F_5
"Tegra: unknown chip id %d\n"	,	L_1
readl_relaxed	,	F_10
TEGRA_REVISION_UNKNOWN	,	V_15
tegra_core_process_id	,	V_18
IO_ADDRESS	,	F_8
tegra_revision	,	V_5
tegra_apb_readl	,	F_2
TEGRA20_FUSE_SPARE_BIT	,	V_27
tegra_bct_strapping	,	V_24
FUSE_SKU_INFO	,	V_20
tegra20_init_speedo_data	,	V_29
tegra_chip_uid	,	F_13
minor_rev	,	V_7
RAM_CODE_SHIFT	,	V_26
RAM_ID_MASK	,	V_25
TEGRA_FUSE_BASE	,	V_2
tegra_get_revision	,	F_4
tegra_chip_id	,	V_10
tegra_fuse_spare_bit	,	V_4
TEGRA30_FUSE_SPARE_BIT	,	V_31
readl	,	F_7
writel	,	F_9
pr_info	,	F_12
tegra_sku_id	,	V_21
TEGRA_APB_MISC_BASE	,	V_22
tegra_init_fuse	,	F_6
tegra_spare_fuse	,	F_3
tegra_fuse_readl	,	F_1
TEGRA_CLK_RESET_BASE	,	V_19
tegra_cpu_process_id	,	V_17
TEGRA20	,	V_11
"Tegra Revision: %s SKU: %d CPU Process: %d Core Process: %d\n"	,	L_2
tegra_revision_name	,	V_33
