package MyHDL;
use logic.pm;
