

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 16:04:40 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_d2_r13_ap_d2_r7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  158|  158|  158|  158|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  156|  156|         3|          2|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.61>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_53, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 9 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.02ns)   --->   "%select_ln29_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 15 'select' 'select_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln29_53 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 16 'select' 'select_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_53 to i10" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_53 to i8" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 18 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_52, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln29_52, i2 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 21 'or' 'or_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln29_52, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i7 %tmp_1 to i10" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 23 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i7 %tmp_1 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 24 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i5 %shl_ln to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 25 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i8 %zext_ln203_7, %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 26 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203_4 = add i8 %zext_ln14_1, %sub_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 27 'add' 'add_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln29_52, i5 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i9 %tmp_2 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 29 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%sub_ln1494 = sub i10 %zext_ln1494, %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 30 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i10 %sub_ln1494 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 31 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.96ns)   --->   "%or_ln1494 = or i3 %trunc_ln1494, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 32 'or' 'or_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln1494, i32 3, i32 9)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp, i3 %or_ln1494)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i10 %tmp_3 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 35 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [312 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 36 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln1494_1 = or i6 %tmp_s, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 37 'or' 'or_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i6.i3(i1 false, i6 %or_ln1494_1, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 38 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i3.i6.i1(i3 0, i6 %or_ln1494_1, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i10 %p_shl4_cast, %p_shl5_cast" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1494 = add i10 %zext_ln14, %sub_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 41 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i10 %add_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 42 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [312 x i14]* %conv_out_1_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_2 = getelementptr [312 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'getelementptr' 'conv_out_1_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [312 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [312 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 46 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_2 = getelementptr [312 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'getelementptr' 'conv_out_3_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr = getelementptr [312 x i14]* %conv_out_4_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'getelementptr' 'conv_out_4_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr = getelementptr [312 x i14]* %conv_out_5_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'getelementptr' 'conv_out_5_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr_2 = getelementptr [312 x i14]* %conv_out_5_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'getelementptr' 'conv_out_5_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr = getelementptr [312 x i14]* %conv_out_6_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'getelementptr' 'conv_out_6_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr = getelementptr [312 x i14]* %conv_out_7_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 52 'getelementptr' 'conv_out_7_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr_2 = getelementptr [312 x i14]* %conv_out_7_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 53 'getelementptr' 'conv_out_7_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr = getelementptr [312 x i14]* %conv_out_8_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 54 'getelementptr' 'conv_out_8_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr = getelementptr [312 x i14]* %conv_out_9_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 55 'getelementptr' 'conv_out_9_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr_2 = getelementptr [312 x i14]* %conv_out_9_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 56 'getelementptr' 'conv_out_9_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr = getelementptr [312 x i14]* %conv_out_10_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 57 'getelementptr' 'conv_out_10_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr = getelementptr [312 x i14]* %conv_out_11_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'getelementptr' 'conv_out_11_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr_2 = getelementptr [312 x i14]* %conv_out_11_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 59 'getelementptr' 'conv_out_11_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr = getelementptr [312 x i14]* %conv_out_12_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 60 'getelementptr' 'conv_out_12_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %or_ln203, i4 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i9 %tmp_6 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %or_ln203, i2 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i7 %tmp_7 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_2 = sub i10 %zext_ln1494_4, %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i10 %zext_ln14, %sub_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i10 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [312 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_1 = getelementptr [312 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_2_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_1 = getelementptr [312 x i14]* %conv_out_4_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'getelementptr' 'conv_out_4_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr_1 = getelementptr [312 x i14]* %conv_out_6_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 73 'getelementptr' 'conv_out_6_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr_1 = getelementptr [312 x i14]* %conv_out_8_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 74 'getelementptr' 'conv_out_8_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr_1 = getelementptr [312 x i14]* %conv_out_10_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 75 'getelementptr' 'conv_out_10_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr_1 = getelementptr [312 x i14]* %conv_out_12_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 76 'getelementptr' 'conv_out_12_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 77 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 78 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 79 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 96 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%conv_out_5_V_load_2 = load i14* %conv_out_5_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 97 'load' 'conv_out_5_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_out_7_V_load_2 = load i14* %conv_out_7_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 98 'load' 'conv_out_7_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%conv_out_9_V_load_2 = load i14* %conv_out_9_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'load' 'conv_out_9_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%conv_out_11_V_load_2 = load i14* %conv_out_11_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_out_11_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>

State 3 <SV = 2> <Delay = 11.9>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_2 = getelementptr [312 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'getelementptr' 'conv_out_0_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_2 = getelementptr [312 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'getelementptr' 'conv_out_2_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_2 = getelementptr [312 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'getelementptr' 'conv_out_4_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr_2 = getelementptr [312 x i14]* %conv_out_6_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_6_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr_2 = getelementptr [312 x i14]* %conv_out_8_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 105 'getelementptr' 'conv_out_8_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr_2 = getelementptr [312 x i14]* %conv_out_10_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 106 'getelementptr' 'conv_out_10_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr_2 = getelementptr [312 x i14]* %conv_out_12_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_12_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 108 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i14 %conv_out_0_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 109 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_1, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 111 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 112 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 113 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 114 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_1_V_load, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 114 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_1_V_load, i14 %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 115 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %or_ln203, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 116 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln1494_2 = or i6 %tmp_5, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 117 'or' 'or_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i6.i3(i1 false, i6 %or_ln1494_2, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 118 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i3.i6.i1(i3 0, i6 %or_ln1494_2, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 119 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_3 = sub i10 %p_shl_cast, %p_shl1_cast" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 120 'sub' 'sub_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1494_3 = add i10 %zext_ln14, %sub_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 121 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i10 %add_ln1494_3 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 122 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_3 = getelementptr [312 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 123 'getelementptr' 'conv_out_0_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [312 x i14]* %conv_out_1_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 124 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_3 = getelementptr [312 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 125 'getelementptr' 'conv_out_1_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_3 = getelementptr [312 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 126 'getelementptr' 'conv_out_2_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_1 = getelementptr [312 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 127 'getelementptr' 'conv_out_3_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_3 = getelementptr [312 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'getelementptr' 'conv_out_3_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_3 = getelementptr [312 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 129 'getelementptr' 'conv_out_4_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr_1 = getelementptr [312 x i14]* %conv_out_5_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 130 'getelementptr' 'conv_out_5_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr_3 = getelementptr [312 x i14]* %conv_out_5_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 131 'getelementptr' 'conv_out_5_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr_3 = getelementptr [312 x i14]* %conv_out_6_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 132 'getelementptr' 'conv_out_6_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr_1 = getelementptr [312 x i14]* %conv_out_7_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 133 'getelementptr' 'conv_out_7_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr_3 = getelementptr [312 x i14]* %conv_out_7_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 134 'getelementptr' 'conv_out_7_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr_3 = getelementptr [312 x i14]* %conv_out_8_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 135 'getelementptr' 'conv_out_8_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr_1 = getelementptr [312 x i14]* %conv_out_9_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 136 'getelementptr' 'conv_out_9_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr_3 = getelementptr [312 x i14]* %conv_out_9_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 137 'getelementptr' 'conv_out_9_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr_3 = getelementptr [312 x i14]* %conv_out_10_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'getelementptr' 'conv_out_10_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr_1 = getelementptr [312 x i14]* %conv_out_11_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'getelementptr' 'conv_out_11_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr_3 = getelementptr [312 x i14]* %conv_out_11_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'getelementptr' 'conv_out_11_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr_3 = getelementptr [312 x i14]* %conv_out_12_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'getelementptr' 'conv_out_12_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 143 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_0_V_load_1, %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_0_V_load_1, i14 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 146 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 146 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i14 %conv_out_2_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 147 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_2_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 148 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.69ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_2, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29_4 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 152 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_3_V_load, %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 152 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_3_V_load, i14 %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 153 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 154 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 155 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_2_V_load_1, %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_2_V_load_1, i14 %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 156 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 157 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 158 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i14 %conv_out_4_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 159 'trunc' 'trunc_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (2.20ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %conv_out_4_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 160 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.69ns)   --->   "%select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_3, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 161 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29_8 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 162 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 163 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 164 [1/1] (2.20ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %conv_out_5_V_load, %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 164 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.70ns)   --->   "%select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_5_V_load, i14 %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 165 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 166 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 167 [1/1] (2.20ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %conv_out_4_V_load_1, %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 167 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.70ns)   --->   "%select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_4_V_load_1, i14 %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 168 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 169 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 170 [1/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 170 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i14 %conv_out_6_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 171 'trunc' 'trunc_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.20ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %conv_out_6_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 172 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.69ns)   --->   "%select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_4, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 173 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %select_ln29_12 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 174 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 175 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 176 [1/1] (2.20ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %conv_out_7_V_load, %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 176 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.70ns)   --->   "%select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_7_V_load, i14 %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 177 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 178 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 179 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %conv_out_6_V_load_1, %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 179 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.70ns)   --->   "%select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_6_V_load_1, i14 %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 180 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 181 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 182 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = trunc i14 %conv_out_8_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 183 'trunc' 'trunc_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %conv_out_8_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 184 'icmp' 'icmp_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.69ns)   --->   "%select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_5, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 185 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29_16 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 186 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 187 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 188 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %conv_out_9_V_load, %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 188 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.70ns)   --->   "%select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_9_V_load, i14 %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 189 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 190 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 191 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %conv_out_8_V_load_1, %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 191 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.70ns)   --->   "%select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_8_V_load_1, i14 %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 192 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [2/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 193 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 194 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1494_6 = trunc i14 %conv_out_10_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 195 'trunc' 'trunc_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.20ns)   --->   "%icmp_ln1494_20 = icmp sgt i14 %conv_out_10_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 196 'icmp' 'icmp_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.69ns)   --->   "%select_ln29_20 = select i1 %icmp_ln1494_20, i13 %trunc_ln1494_6, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 197 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %select_ln29_20 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 198 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 199 [1/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 199 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 200 [1/1] (2.20ns)   --->   "%icmp_ln1494_21 = icmp sgt i14 %conv_out_11_V_load, %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 200 'icmp' 'icmp_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.70ns)   --->   "%select_ln29_21 = select i1 %icmp_ln1494_21, i14 %conv_out_11_V_load, i14 %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 201 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 202 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 203 [1/1] (2.20ns)   --->   "%icmp_ln1494_22 = icmp sgt i14 %conv_out_10_V_load_1, %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 203 'icmp' 'icmp_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.70ns)   --->   "%select_ln29_22 = select i1 %icmp_ln1494_22, i14 %conv_out_10_V_load_1, i14 %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 204 'select' 'select_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 205 [2/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 205 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 206 [1/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 206 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln1494_7 = trunc i14 %conv_out_12_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 207 'trunc' 'trunc_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (2.20ns)   --->   "%icmp_ln1494_24 = icmp sgt i14 %conv_out_12_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 208 'icmp' 'icmp_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.69ns)   --->   "%select_ln29_24 = select i1 %icmp_ln1494_24, i13 %trunc_ln1494_7, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 209 'select' 'select_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 210 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 211 [1/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 211 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 212 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 212 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 213 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 213 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1494_8 = trunc i14 %conv_out_1_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 214 'trunc' 'trunc_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (2.20ns)   --->   "%icmp_ln1494_28 = icmp sgt i14 %conv_out_1_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 215 'icmp' 'icmp_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.69ns)   --->   "%select_ln29_28 = select i1 %icmp_ln1494_28, i13 %trunc_ln1494_8, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 216 'select' 'select_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 217 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 218 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 218 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 219 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 219 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 220 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 220 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1494_9 = trunc i14 %conv_out_3_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 221 'trunc' 'trunc_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (2.20ns)   --->   "%icmp_ln1494_32 = icmp sgt i14 %conv_out_3_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 222 'icmp' 'icmp_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.69ns)   --->   "%select_ln29_32 = select i1 %icmp_ln1494_32, i13 %trunc_ln1494_9, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 223 'select' 'select_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 224 'load' 'conv_out_4_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 225 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 226 'load' 'conv_out_4_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 227 [1/2] (3.25ns)   --->   "%conv_out_5_V_load_2 = load i14* %conv_out_5_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 227 'load' 'conv_out_5_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln1494_10 = trunc i14 %conv_out_5_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 228 'trunc' 'trunc_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (2.20ns)   --->   "%icmp_ln1494_36 = icmp sgt i14 %conv_out_5_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.69ns)   --->   "%select_ln29_36 = select i1 %icmp_ln1494_36, i13 %trunc_ln1494_10, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 230 'select' 'select_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [2/2] (3.25ns)   --->   "%conv_out_6_V_load_2 = load i14* %conv_out_6_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 231 'load' 'conv_out_6_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%conv_out_5_V_load_3 = load i14* %conv_out_5_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 232 'load' 'conv_out_5_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%conv_out_6_V_load_3 = load i14* %conv_out_6_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 233 'load' 'conv_out_6_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 234 [1/2] (3.25ns)   --->   "%conv_out_7_V_load_2 = load i14* %conv_out_7_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 234 'load' 'conv_out_7_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln1494_11 = trunc i14 %conv_out_7_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 235 'trunc' 'trunc_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (2.20ns)   --->   "%icmp_ln1494_40 = icmp sgt i14 %conv_out_7_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 236 'icmp' 'icmp_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.69ns)   --->   "%select_ln29_40 = select i1 %icmp_ln1494_40, i13 %trunc_ln1494_11, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 237 'select' 'select_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%conv_out_8_V_load_2 = load i14* %conv_out_8_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 238 'load' 'conv_out_8_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 239 [2/2] (3.25ns)   --->   "%conv_out_7_V_load_3 = load i14* %conv_out_7_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 239 'load' 'conv_out_7_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 240 [2/2] (3.25ns)   --->   "%conv_out_8_V_load_3 = load i14* %conv_out_8_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 240 'load' 'conv_out_8_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 241 [1/2] (3.25ns)   --->   "%conv_out_9_V_load_2 = load i14* %conv_out_9_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 241 'load' 'conv_out_9_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln1494_12 = trunc i14 %conv_out_9_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 242 'trunc' 'trunc_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (2.20ns)   --->   "%icmp_ln1494_44 = icmp sgt i14 %conv_out_9_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 243 'icmp' 'icmp_ln1494_44' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.69ns)   --->   "%select_ln29_44 = select i1 %icmp_ln1494_44, i13 %trunc_ln1494_12, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 244 'select' 'select_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [2/2] (3.25ns)   --->   "%conv_out_10_V_load_2 = load i14* %conv_out_10_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 245 'load' 'conv_out_10_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 246 [2/2] (3.25ns)   --->   "%conv_out_9_V_load_3 = load i14* %conv_out_9_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 246 'load' 'conv_out_9_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 247 [2/2] (3.25ns)   --->   "%conv_out_10_V_load_3 = load i14* %conv_out_10_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 247 'load' 'conv_out_10_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 248 [1/2] (3.25ns)   --->   "%conv_out_11_V_load_2 = load i14* %conv_out_11_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 248 'load' 'conv_out_11_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln1494_13 = trunc i14 %conv_out_11_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 249 'trunc' 'trunc_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (2.20ns)   --->   "%icmp_ln1494_48 = icmp sgt i14 %conv_out_11_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 250 'icmp' 'icmp_ln1494_48' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.69ns)   --->   "%select_ln29_48 = select i1 %icmp_ln1494_48, i13 %trunc_ln1494_13, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 251 'select' 'select_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 252 [2/2] (3.25ns)   --->   "%conv_out_12_V_load_2 = load i14* %conv_out_12_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 252 'load' 'conv_out_12_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 253 [2/2] (3.25ns)   --->   "%conv_out_11_V_load_3 = load i14* %conv_out_11_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 253 'load' 'conv_out_11_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 254 [2/2] (3.25ns)   --->   "%conv_out_12_V_load_3 = load i14* %conv_out_12_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 254 'load' 'conv_out_12_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_3 : Operation 255 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_52" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 255 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 256 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 257 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i3 %select_ln29_53 to i9" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 258 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 259 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 260 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:15]   --->   Operation 261 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln29_52, i4 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 262 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_9 to i9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 263 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i6 %tmp_s to i9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 264 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 265 'sub' 'sub_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 266 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i9 %zext_ln14_2, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 266 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %add_ln203 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 267 'sext' 'sext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad = getelementptr [156 x i14]* %max_pool_out_0_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 268 'getelementptr' 'max_pool_out_0_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3(i1 false, i5 %or_ln203, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 269 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i9 @_ssdm_op_BitConcatenate.i9.i3.i5.i1(i3 0, i5 %or_ln203, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 270 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_1 = sub i9 %p_shl10_cast, %p_shl11_cast" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 271 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 272 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i9 %zext_ln14_2, %sub_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 272 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 273 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 274 'getelementptr' 'max_pool_out_0_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad = getelementptr [156 x i14]* %max_pool_out_1_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 275 'getelementptr' 'max_pool_out_1_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 276 'getelementptr' 'max_pool_out_1_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%max_pool_out_2_V_ad = getelementptr [156 x i14]* %max_pool_out_2_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 277 'getelementptr' 'max_pool_out_2_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%max_pool_out_2_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_2_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 278 'getelementptr' 'max_pool_out_2_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%max_pool_out_3_V_ad = getelementptr [156 x i14]* %max_pool_out_3_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 279 'getelementptr' 'max_pool_out_3_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%max_pool_out_3_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_3_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 280 'getelementptr' 'max_pool_out_3_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%max_pool_out_4_V_ad = getelementptr [156 x i14]* %max_pool_out_4_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 281 'getelementptr' 'max_pool_out_4_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%max_pool_out_4_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_4_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 282 'getelementptr' 'max_pool_out_4_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%max_pool_out_5_V_ad = getelementptr [156 x i14]* %max_pool_out_5_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 283 'getelementptr' 'max_pool_out_5_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%max_pool_out_5_V_ad_1 = getelementptr [156 x i14]* %max_pool_out_5_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 284 'getelementptr' 'max_pool_out_5_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i8 %add_ln203_4 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 285 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%max_pool_out_6_0_V_1 = getelementptr [78 x i14]* %max_pool_out_6_0_V, i64 0, i64 %sext_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 286 'getelementptr' 'max_pool_out_6_0_V_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 287 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 287 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 288 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 288 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_1_V_load_1, i14 %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 289 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_0_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 290 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 291 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 292 [1/1] (2.20ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %conv_out_3_V_load_1, %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 292 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.70ns)   --->   "%select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_3_V_load_1, i14 %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 293 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (3.25ns)   --->   "store i14 %select_ln29_7, i14* %max_pool_out_1_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 294 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 295 [1/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 295 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 296 [1/1] (2.20ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %conv_out_5_V_load_1, %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 296 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.70ns)   --->   "%select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_5_V_load_1, i14 %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 297 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (3.25ns)   --->   "store i14 %select_ln29_11, i14* %max_pool_out_2_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 298 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 299 [1/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 299 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 300 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %conv_out_7_V_load_1, %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 300 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.70ns)   --->   "%select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_7_V_load_1, i14 %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 301 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (3.25ns)   --->   "store i14 %select_ln29_15, i14* %max_pool_out_3_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 302 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 303 [1/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 303 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 304 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %conv_out_9_V_load_1, %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 304 'icmp' 'icmp_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.70ns)   --->   "%select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_9_V_load_1, i14 %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 305 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (3.25ns)   --->   "store i14 %select_ln29_19, i14* %max_pool_out_4_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 306 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 307 [1/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 307 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 308 [1/1] (2.20ns)   --->   "%icmp_ln1494_23 = icmp sgt i14 %conv_out_11_V_load_1, %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 308 'icmp' 'icmp_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.70ns)   --->   "%select_ln29_23 = select i1 %icmp_ln1494_23, i14 %conv_out_11_V_load_1, i14 %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 309 'select' 'select_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (3.25ns)   --->   "store i14 %select_ln29_23, i14* %max_pool_out_5_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 310 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %select_ln29_24 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 311 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 312 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 312 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 313 [1/1] (2.20ns)   --->   "%icmp_ln1494_25 = icmp sgt i14 %conv_out_0_V_load_2, %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 313 'icmp' 'icmp_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.70ns)   --->   "%select_ln29_25 = select i1 %icmp_ln1494_25, i14 %conv_out_0_V_load_2, i14 %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 314 'select' 'select_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (2.20ns)   --->   "%icmp_ln1494_26 = icmp sgt i14 %conv_out_12_V_load_1, %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 315 'icmp' 'icmp_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.70ns)   --->   "%select_ln29_26 = select i1 %icmp_ln1494_26, i14 %conv_out_12_V_load_1, i14 %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 316 'select' 'select_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 317 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 317 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 318 [1/1] (2.20ns)   --->   "%icmp_ln1494_27 = icmp sgt i14 %conv_out_0_V_load_3, %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 318 'icmp' 'icmp_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.70ns)   --->   "%select_ln29_27 = select i1 %icmp_ln1494_27, i14 %conv_out_0_V_load_3, i14 %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 319 'select' 'select_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (3.25ns)   --->   "store i14 %select_ln29_27, i14* %max_pool_out_6_0_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 320 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %select_ln29_28 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 321 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 322 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 322 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 323 [1/1] (2.20ns)   --->   "%icmp_ln1494_29 = icmp sgt i14 %conv_out_2_V_load_2, %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 323 'icmp' 'icmp_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.70ns)   --->   "%select_ln29_29 = select i1 %icmp_ln1494_29, i14 %conv_out_2_V_load_2, i14 %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 324 'select' 'select_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 325 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 326 [1/1] (2.20ns)   --->   "%icmp_ln1494_30 = icmp sgt i14 %conv_out_1_V_load_3, %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 326 'icmp' 'icmp_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.70ns)   --->   "%select_ln29_30 = select i1 %icmp_ln1494_30, i14 %conv_out_1_V_load_3, i14 %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 327 'select' 'select_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 328 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 328 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 329 [1/1] (2.20ns)   --->   "%icmp_ln1494_31 = icmp sgt i14 %conv_out_2_V_load_3, %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 329 'icmp' 'icmp_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.70ns)   --->   "%select_ln29_31 = select i1 %icmp_ln1494_31, i14 %conv_out_2_V_load_3, i14 %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 330 'select' 'select_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (3.25ns)   --->   "store i14 %select_ln29_31, i14* %max_pool_out_0_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 331 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %select_ln29_32 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 332 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 333 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 333 'load' 'conv_out_4_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 334 [1/1] (2.20ns)   --->   "%icmp_ln1494_33 = icmp sgt i14 %conv_out_4_V_load_2, %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 334 'icmp' 'icmp_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.70ns)   --->   "%select_ln29_33 = select i1 %icmp_ln1494_33, i14 %conv_out_4_V_load_2, i14 %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 335 'select' 'select_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 336 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 336 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 337 [1/1] (2.20ns)   --->   "%icmp_ln1494_34 = icmp sgt i14 %conv_out_3_V_load_3, %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 337 'icmp' 'icmp_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.70ns)   --->   "%select_ln29_34 = select i1 %icmp_ln1494_34, i14 %conv_out_3_V_load_3, i14 %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 338 'select' 'select_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 339 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 339 'load' 'conv_out_4_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 340 [1/1] (2.20ns)   --->   "%icmp_ln1494_35 = icmp sgt i14 %conv_out_4_V_load_3, %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 340 'icmp' 'icmp_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.70ns)   --->   "%select_ln29_35 = select i1 %icmp_ln1494_35, i14 %conv_out_4_V_load_3, i14 %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 341 'select' 'select_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (3.25ns)   --->   "store i14 %select_ln29_35, i14* %max_pool_out_1_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 342 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %select_ln29_36 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 343 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 344 [1/2] (3.25ns)   --->   "%conv_out_6_V_load_2 = load i14* %conv_out_6_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 344 'load' 'conv_out_6_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 345 [1/1] (2.20ns)   --->   "%icmp_ln1494_37 = icmp sgt i14 %conv_out_6_V_load_2, %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 345 'icmp' 'icmp_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.70ns)   --->   "%select_ln29_37 = select i1 %icmp_ln1494_37, i14 %conv_out_6_V_load_2, i14 %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 346 'select' 'select_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 347 [1/2] (3.25ns)   --->   "%conv_out_5_V_load_3 = load i14* %conv_out_5_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 347 'load' 'conv_out_5_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 348 [1/1] (2.20ns)   --->   "%icmp_ln1494_38 = icmp sgt i14 %conv_out_5_V_load_3, %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 348 'icmp' 'icmp_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.70ns)   --->   "%select_ln29_38 = select i1 %icmp_ln1494_38, i14 %conv_out_5_V_load_3, i14 %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 349 'select' 'select_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 350 [1/2] (3.25ns)   --->   "%conv_out_6_V_load_3 = load i14* %conv_out_6_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 350 'load' 'conv_out_6_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 351 [1/1] (2.20ns)   --->   "%icmp_ln1494_39 = icmp sgt i14 %conv_out_6_V_load_3, %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 351 'icmp' 'icmp_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.70ns)   --->   "%select_ln29_39 = select i1 %icmp_ln1494_39, i14 %conv_out_6_V_load_3, i14 %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 352 'select' 'select_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (3.25ns)   --->   "store i14 %select_ln29_39, i14* %max_pool_out_2_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 353 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i13 %select_ln29_40 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 354 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 355 [1/2] (3.25ns)   --->   "%conv_out_8_V_load_2 = load i14* %conv_out_8_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 355 'load' 'conv_out_8_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 356 [1/1] (2.20ns)   --->   "%icmp_ln1494_41 = icmp sgt i14 %conv_out_8_V_load_2, %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 356 'icmp' 'icmp_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.70ns)   --->   "%select_ln29_41 = select i1 %icmp_ln1494_41, i14 %conv_out_8_V_load_2, i14 %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 357 'select' 'select_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 358 [1/2] (3.25ns)   --->   "%conv_out_7_V_load_3 = load i14* %conv_out_7_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 358 'load' 'conv_out_7_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 359 [1/1] (2.20ns)   --->   "%icmp_ln1494_42 = icmp sgt i14 %conv_out_7_V_load_3, %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 359 'icmp' 'icmp_ln1494_42' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.70ns)   --->   "%select_ln29_42 = select i1 %icmp_ln1494_42, i14 %conv_out_7_V_load_3, i14 %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 360 'select' 'select_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 361 [1/2] (3.25ns)   --->   "%conv_out_8_V_load_3 = load i14* %conv_out_8_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 361 'load' 'conv_out_8_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 362 [1/1] (2.20ns)   --->   "%icmp_ln1494_43 = icmp sgt i14 %conv_out_8_V_load_3, %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 362 'icmp' 'icmp_ln1494_43' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.70ns)   --->   "%select_ln29_43 = select i1 %icmp_ln1494_43, i14 %conv_out_8_V_load_3, i14 %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 363 'select' 'select_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (3.25ns)   --->   "store i14 %select_ln29_43, i14* %max_pool_out_3_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 364 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %select_ln29_44 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 365 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 366 [1/2] (3.25ns)   --->   "%conv_out_10_V_load_2 = load i14* %conv_out_10_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 366 'load' 'conv_out_10_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 367 [1/1] (2.20ns)   --->   "%icmp_ln1494_45 = icmp sgt i14 %conv_out_10_V_load_2, %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 367 'icmp' 'icmp_ln1494_45' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.70ns)   --->   "%select_ln29_45 = select i1 %icmp_ln1494_45, i14 %conv_out_10_V_load_2, i14 %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 368 'select' 'select_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 369 [1/2] (3.25ns)   --->   "%conv_out_9_V_load_3 = load i14* %conv_out_9_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 369 'load' 'conv_out_9_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 370 [1/1] (2.20ns)   --->   "%icmp_ln1494_46 = icmp sgt i14 %conv_out_9_V_load_3, %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 370 'icmp' 'icmp_ln1494_46' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.70ns)   --->   "%select_ln29_46 = select i1 %icmp_ln1494_46, i14 %conv_out_9_V_load_3, i14 %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 371 'select' 'select_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 372 [1/2] (3.25ns)   --->   "%conv_out_10_V_load_3 = load i14* %conv_out_10_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 372 'load' 'conv_out_10_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 373 [1/1] (2.20ns)   --->   "%icmp_ln1494_47 = icmp sgt i14 %conv_out_10_V_load_3, %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 373 'icmp' 'icmp_ln1494_47' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.70ns)   --->   "%select_ln29_47 = select i1 %icmp_ln1494_47, i14 %conv_out_10_V_load_3, i14 %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 374 'select' 'select_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (3.25ns)   --->   "store i14 %select_ln29_47, i14* %max_pool_out_4_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 375 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %select_ln29_48 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 376 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 377 [1/2] (3.25ns)   --->   "%conv_out_12_V_load_2 = load i14* %conv_out_12_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 377 'load' 'conv_out_12_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 378 [1/1] (2.20ns)   --->   "%icmp_ln1494_49 = icmp sgt i14 %conv_out_12_V_load_2, %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 378 'icmp' 'icmp_ln1494_49' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.70ns)   --->   "%select_ln29_49 = select i1 %icmp_ln1494_49, i14 %conv_out_12_V_load_2, i14 %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 379 'select' 'select_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 380 [1/2] (3.25ns)   --->   "%conv_out_11_V_load_3 = load i14* %conv_out_11_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 380 'load' 'conv_out_11_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 381 [1/1] (2.20ns)   --->   "%icmp_ln1494_50 = icmp sgt i14 %conv_out_11_V_load_3, %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 381 'icmp' 'icmp_ln1494_50' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.70ns)   --->   "%select_ln29_50 = select i1 %icmp_ln1494_50, i14 %conv_out_11_V_load_3, i14 %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 382 'select' 'select_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/2] (3.25ns)   --->   "%conv_out_12_V_load_3 = load i14* %conv_out_12_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 383 'load' 'conv_out_12_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 384 [1/1] (2.20ns)   --->   "%icmp_ln1494_51 = icmp sgt i14 %conv_out_12_V_load_3, %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 384 'icmp' 'icmp_ln1494_51' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.70ns)   --->   "%select_ln29_51 = select i1 %icmp_ln1494_51, i14 %conv_out_12_V_load_3, i14 %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 385 'select' 'select_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (3.25ns)   --->   "store i14 %select_ln29_51, i14* %max_pool_out_5_V_ad_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 386 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 156> <RAM>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 387 'specregionend' 'empty_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 388 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 389 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_1.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_1.cpp:10) [23]  (1.77 ns)

 <State 2>: 9.61ns
The critical path consists of the following:
	'phi' operation ('f_0', cnn_ap_lp/max_pool_1.cpp:29) with incoming values : ('select_ln29_53', cnn_ap_lp/max_pool_1.cpp:29) [24]  (0 ns)
	'add' operation ('f', cnn_ap_lp/max_pool_1.cpp:10) [30]  (1.65 ns)
	'select' operation ('select_ln29_53', cnn_ap_lp/max_pool_1.cpp:29) [35]  (0.98 ns)
	'add' operation ('add_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [130]  (3.73 ns)
	'getelementptr' operation ('conv_out_0_V_addr_1', cnn_ap_lp/max_pool_1.cpp:29) [132]  (0 ns)
	'load' operation ('conv_out_0_V_load_1', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [164]  (3.25 ns)

 <State 3>: 12ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [116]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [118]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_1.cpp:29) [119]  (0.7 ns)
	'icmp' operation ('icmp_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [122]  (2.21 ns)
	'select' operation ('select_ln29_1', cnn_ap_lp/max_pool_1.cpp:29) [123]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [165]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_1.cpp:29) [166]  (0.702 ns)

 <State 4>: 15.2ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load_2', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [251]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_25', cnn_ap_lp/max_pool_1.cpp:29) [252]  (2.21 ns)
	'select' operation ('select_ln29_25', cnn_ap_lp/max_pool_1.cpp:29) [253]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_26', cnn_ap_lp/max_pool_1.cpp:29) [255]  (2.21 ns)
	'select' operation ('select_ln29_26', cnn_ap_lp/max_pool_1.cpp:29) [256]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_27', cnn_ap_lp/max_pool_1.cpp:29) [258]  (2.21 ns)
	'select' operation ('select_ln29_27', cnn_ap_lp/max_pool_1.cpp:29) [259]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_27', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_6_0_V' [260]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
