

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 21:12:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution13
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1201|     1201| 48.040 us | 48.040 us |  1201|  1201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |     1200|     1200|       600|          -|          -|     2|    no    |
        | + Col_Loop           |      598|      598|       299|          -|          -|     2|    no    |
        |  ++ Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |   +++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     433|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     423|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     164|    -|
|Register         |        -|      -|     217|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     522|    1020|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_mux_42_32_eOg_U4  |conv_1_mux_42_32_eOg  |        0|      0|    0|   21|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  423|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_485_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_468_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_523_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln26_4_fu_550_p2    |     +    |      0|  0|   8|           7|           7|
    |add_ln26_5_fu_560_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_fu_411_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_362_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_318_p2             |     +    |      0|  0|  10|           2|           1|
    |ch_fu_509_p2            |     +    |      0|  0|  10|           2|           1|
    |f_fu_348_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_302_p2             |     +    |      0|  0|  10|           2|           1|
    |wc_fu_458_p2            |     +    |      0|  0|  10|           2|           1|
    |wr_fu_379_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_544_p2    |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_401_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_336_p2      |     -    |      0|  0|  13|           4|           4|
    |and_ln33_fu_623_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_312_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_342_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_373_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_452_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_503_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_611_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_605_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_423_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_417_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_296_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_11_fu_437_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_617_p2       |    or    |      0|  0|   2|           1|           1|
    |merge_i_fu_443_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_429_p3  |  select  |      0|  0|  31|           1|          31|
    |w_sum_4_fu_629_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 433|         170|         229|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  53|         12|    1|         12|
    |c_0_reg_185      |   9|          2|    2|          4|
    |ch_0_reg_267     |   9|          2|    2|          4|
    |f_0_reg_197      |   9|          2|    2|          4|
    |grp_fu_278_p0    |  15|          3|   32|         96|
    |grp_fu_278_p1    |  15|          3|   32|         96|
    |r_0_reg_173      |   9|          2|    2|          4|
    |w_sum_0_reg_220  |   9|          2|   32|         64|
    |w_sum_1_reg_232  |   9|          2|   32|         64|
    |w_sum_2_reg_255  |   9|          2|   32|         64|
    |wc_0_reg_244     |   9|          2|    2|          4|
    |wr_0_reg_209     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 164|         36|  173|        420|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln26_reg_700         |   2|   0|    2|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |c_0_reg_185              |   2|   0|    2|          0|
    |c_reg_654                |   2|   0|    2|          0|
    |ch_0_reg_267             |   2|   0|    2|          0|
    |ch_reg_731               |   2|   0|    2|          0|
    |conv_out_0_addr_reg_677  |   3|   0|    3|          0|
    |conv_out_1_addr_reg_682  |   3|   0|    3|          0|
    |f_0_reg_197              |   2|   0|    2|          0|
    |f_reg_667                |   2|   0|    2|          0|
    |r_0_reg_173              |   2|   0|    2|          0|
    |r_reg_642                |   2|   0|    2|          0|
    |sext_ln26_1_reg_718      |  63|   0|   64|          1|
    |sext_ln26_reg_695        |   6|   0|    6|          0|
    |sub_ln34_reg_659         |   4|   0|    4|          0|
    |trunc_ln34_reg_647       |   1|   0|    1|          0|
    |w_sum_0_reg_220          |  32|   0|   32|          0|
    |w_sum_1_reg_232          |  32|   0|   32|          0|
    |w_sum_2_reg_255          |  32|   0|   32|          0|
    |wc_0_reg_244             |   2|   0|    2|          0|
    |wc_reg_713               |   2|   0|    2|          0|
    |wr_0_reg_209             |   2|   0|    2|          0|
    |wr_reg_690               |   2|   0|    2|          0|
    |zext_ln24_reg_723        |   2|   0|    4|          2|
    |zext_ln34_1_reg_672      |   2|   0|    7|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 217|   0|  225|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

