{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512536103478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512536103481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:55:03 2017 " "Processing started: Wed Dec 06 01:55:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512536103481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536103481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frameMakerTop -c frameMakerTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off frameMakerTop -c frameMakerTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536103482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512536103750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512536103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datarate.v 1 1 " "Found 1 design units, including 1 entities, in source file datarate.v" { { "Info" "ISGN_ENTITY_NAME" "1 datarate " "Found entity 1: datarate" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file framestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameStorage " "Found entity 1: frameStorage" {  } { { "frameStorage.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameStorage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framesize.v 1 1 " "Found 1 design units, including 1 entities, in source file framesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameSize " "Found entity 1: frameSize" {  } { { "frameSize.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameSize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datavsremote.v 1 1 " "Found 1 design units, including 1 entities, in source file datavsremote.v" { { "Info" "ISGN_ENTITY_NAME" "1 DatavsRemote " "Found entity 1: DatavsRemote" {  } { { "DatavsRemote.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/DatavsRemote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framecontroller.v(39) " "Verilog HDL information at framecontroller.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512536111735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file framecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 framecontroller " "Found entity 1: framecontroller" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framemakertop.v 1 1 " "Found 1 design units, including 1 entities, in source file framemakertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameMakerTop " "Found entity 1: frameMakerTop" {  } { { "frameMakerTop.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overload.v 1 1 " "Found 1 design units, including 1 entities, in source file overload.v" { { "Info" "ISGN_ENTITY_NAME" "1 overload " "Found entity 1: overload" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interframespace.v 1 1 " "Found 1 design units, including 1 entities, in source file interframespace.v" { { "Info" "ISGN_ENTITY_NAME" "1 interFrameSpace " "Found entity 1: interFrameSpace" {  } { { "interFrameSpace.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/interFrameSpace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512536111739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frameMakerTop " "Elaborating entity \"frameMakerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512536111762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datarate datarate:dt " "Elaborating entity \"datarate\" for hierarchy \"datarate:dt\"" {  } { { "frameMakerTop.v" "dt" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111763 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "init datarate.v(13) " "Verilog HDL Always Construct warning at datarate.v(13): variable \"init\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "edl datarate.v(17) " "Verilog HDL Always Construct warning at datarate.v(17): variable \"edl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "brs datarate.v(17) " "Verilog HDL Always Construct warning at datarate.v(17): variable \"brs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "brsStop datarate.v(17) " "Verilog HDL Always Construct warning at datarate.v(17): variable \"brsStop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "edl datarate.v(18) " "Verilog HDL Always Construct warning at datarate.v(18): variable \"edl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "brs datarate.v(18) " "Verilog HDL Always Construct warning at datarate.v(18): variable \"brs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "brsStop datarate.v(18) " "Verilog HDL Always Construct warning at datarate.v(18): variable \"brsStop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init datarate.v(11) " "Verilog HDL Always Construct warning at datarate.v(11): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init datarate.v(11) " "Inferred latch for \"init\" at datarate.v(11)" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536111764 "|frameMakerTop|datarate:dt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interFrameSpace interFrameSpace:ifs " "Elaborating entity \"interFrameSpace\" for hierarchy \"interFrameSpace:ifs\"" {  } { { "frameMakerTop.v" "ifs" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overload overload:ov " "Elaborating entity \"overload\" for hierarchy \"overload:ov\"" {  } { { "frameMakerTop.v" "ov" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(30) " "Verilog HDL assignment warning at overload.v(30): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(33) " "Verilog HDL assignment warning at overload.v(33): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(44) " "Verilog HDL assignment warning at overload.v(44): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(47) " "Verilog HDL assignment warning at overload.v(47): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(58) " "Verilog HDL assignment warning at overload.v(58): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 overload.v(71) " "Verilog HDL assignment warning at overload.v(71): truncated value with size 32 to match size of target (5)" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 "|frameMakerTop|overload:ov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framecontroller framecontroller:fc " "Elaborating entity \"framecontroller\" for hierarchy \"framecontroller:fc\"" {  } { { "frameMakerTop.v" "fc" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bitlido framecontroller.v(35) " "Verilog HDL or VHDL warning at framecontroller.v(35): object \"bitlido\" assigned a value but never read" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(73) " "Verilog HDL assignment warning at framecontroller.v(73): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(120) " "Verilog HDL assignment warning at framecontroller.v(120): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(181) " "Verilog HDL assignment warning at framecontroller.v(181): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(192) " "Verilog HDL assignment warning at framecontroller.v(192): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(194) " "Verilog HDL assignment warning at framecontroller.v(194): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(196) " "Verilog HDL assignment warning at framecontroller.v(196): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(198) " "Verilog HDL assignment warning at framecontroller.v(198): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(200) " "Verilog HDL assignment warning at framecontroller.v(200): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framecontroller.v(202) " "Verilog HDL assignment warning at framecontroller.v(202): truncated value with size 32 to match size of target (4)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(230) " "Verilog HDL assignment warning at framecontroller.v(230): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(255) " "Verilog HDL assignment warning at framecontroller.v(255): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(266) " "Verilog HDL assignment warning at framecontroller.v(266): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(277) " "Verilog HDL assignment warning at framecontroller.v(277): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framecontroller.v(312) " "Verilog HDL assignment warning at framecontroller.v(312): truncated value with size 32 to match size of target (8)" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111779 "|frameMakerTop|framecontroller:fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DatavsRemote DatavsRemote:dr " "Elaborating entity \"DatavsRemote\" for hierarchy \"DatavsRemote:dr\"" {  } { { "frameMakerTop.v" "dr" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameSize frameSize:fsz " "Elaborating entity \"frameSize\" for hierarchy \"frameSize:fsz\"" {  } { { "frameMakerTop.v" "fsz" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 frameSize.v(22) " "Verilog HDL assignment warning at frameSize.v(22): truncated value with size 32 to match size of target (10)" {  } { { "frameSize.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameSize.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512536111781 "|frameMakerTop|frameSize:fsz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameStorage frameStorage:fst " "Elaborating entity \"frameStorage\" for hierarchy \"frameStorage:fst\"" {  } { { "frameMakerTop.v" "fst" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536111781 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "datarate:dt\|samplePointOUT " "Found clock multiplexer datarate:dt\|samplePointOUT" {  } { { "datarate.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/datarate.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1512536111941 "|frameMakerTop|datarate:dt|samplePointOUT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1512536111941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "invalidBit GND " "Pin \"invalidBit\" is stuck at GND" {  } { { "frameMakerTop.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512536112394 "|frameMakerTop|invalidBit"} { "Warning" "WMLS_MLS_STUCK_PIN" "ackValue GND " "Pin \"ackValue\" is stuck at GND" {  } { { "frameMakerTop.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512536112394 "|frameMakerTop|ackValue"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512536112394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512536112458 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512536112917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/frameMakerTop/output_files/frameMakerTop.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/frameMakerTop/output_files/frameMakerTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536112950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512536113061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512536113061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512536113160 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512536113160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512536113160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512536113160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512536113194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:55:13 2017 " "Processing ended: Wed Dec 06 01:55:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512536113194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512536113194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512536113194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512536113194 ""}
