D:/Git/hdl/modelsim/labs_12/modelsim/lab5_2.v {1 {vlog -work work -stats=none D:/Git/hdl/modelsim/labs_12/modelsim/lab5_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab5_2

Top level modules:
	lab5_2

} {} {}} D:/Git/hdl/modelsim/labs_12/modelsim/tb2f_labs_12.v {1 {vlog -work work -stats=none D:/Git/hdl/modelsim/labs_12/modelsim/tb2f_labs_12.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb2f_labs_12

Top level modules:
	tb2f_labs_12

} {} {}} D:/Git/hdl/modelsim/labs_12/modelsim/tb1_labs_12.v {1 {vlog -work work -stats=none D:/Git/hdl/modelsim/labs_12/modelsim/tb1_labs_12.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb1_labs_12

Top level modules:
	tb1_labs_12

} {} {}} D:/Git/hdl/modelsim/labs_12/modelsim/tb2_labs_12.v {1 {vlog -work work -stats=none D:/Git/hdl/modelsim/labs_12/modelsim/tb2_labs_12.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb2_labs_12

Top level modules:
	tb2_labs_12

} {} {}}
