<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
defines: 
time_elapsed: 1.620s
ram usage: 40112 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbmqaeu58/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:1</a>: No timescale set for &#34;fsm_full&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:1</a>: Compile module &#34;work@fsm_full&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:1</a>: Top level module &#34;work@fsm_full&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpbmqaeu58/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fsm_full
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbmqaeu58/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbmqaeu58/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fsm_full)
 |vpiName:work@fsm_full
 |uhdmallPackages:
 \_package: builtin, parent:work@fsm_full
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@fsm_full, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>, line:1, parent:work@fsm_full
   |vpiDefName:work@fsm_full
   |vpiFullName:work@fsm_full
   |vpiProcess:
   \_always: , line:39
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:39
       |vpiCondition:
       \_operation: , line:39
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:39
           |vpiOpType:35
           |vpiOperand:
           \_operation: , line:39
             |vpiOpType:35
             |vpiOperand:
             \_operation: , line:39
               |vpiOpType:35
               |vpiOperand:
               \_ref_obj: (state), line:39
                 |vpiName:state
               |vpiOperand:
               \_ref_obj: (req_0), line:39
                 |vpiName:req_0
             |vpiOperand:
             \_ref_obj: (req_1), line:39
               |vpiName:req_1
           |vpiOperand:
           \_ref_obj: (req_2), line:39
             |vpiName:req_2
         |vpiOperand:
         \_ref_obj: (req_3), line:39
           |vpiName:req_3
       |vpiStmt:
       \_begin: , line:40
         |vpiFullName:work@fsm_full
         |vpiStmt:
         \_assignment: , line:41
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state), line:41
             |vpiName:next_state
             |vpiFullName:work@fsm_full.next_state
           |vpiRhs:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_case_stmt: , line:42
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state), line:42
             |vpiName:state
             |vpiFullName:work@fsm_full.state
           |vpiCaseItem:
           \_case_item: , line:43
             |vpiExpr:
             \_ref_obj: (IDLE), line:43
               |vpiName:IDLE
               |vpiFullName:work@fsm_full.IDLE
             |vpiStmt:
             \_if_else: , line:43
               |vpiCondition:
               \_operation: , line:43
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (req_0), line:43
                   |vpiName:req_0
                   |vpiFullName:work@fsm_full.req_0
                 |vpiOperand:
                 \_constant: , line:43
                   |vpiConstType:3
                   |vpiDecompile:&#39;b1
                   |vpiSize:1
                   |BIN:1
               |vpiStmt:
               \_begin: , line:43
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:44
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:44
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (GNT0), line:44
                     |vpiName:GNT0
                     |vpiFullName:work@fsm_full.GNT0
               |vpiElseStmt:
               \_if_else: , line:45
                 |vpiCondition:
                 \_operation: , line:45
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (req_1), line:45
                     |vpiName:req_1
                     |vpiFullName:work@fsm_full.req_1
                   |vpiOperand:
                   \_constant: , line:45
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
                 |vpiStmt:
                 \_begin: , line:45
                   |vpiFullName:work@fsm_full
                   |vpiStmt:
                   \_assignment: , line:46
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state), line:46
                       |vpiName:next_state
                       |vpiFullName:work@fsm_full.next_state
                     |vpiRhs:
                     \_ref_obj: (GNT1), line:46
                       |vpiName:GNT1
                       |vpiFullName:work@fsm_full.GNT1
                 |vpiElseStmt:
                 \_if_else: , line:47
                   |vpiCondition:
                   \_operation: , line:47
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (req_2), line:47
                       |vpiName:req_2
                       |vpiFullName:work@fsm_full.req_2
                     |vpiOperand:
                     \_constant: , line:47
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
                   |vpiStmt:
                   \_begin: , line:47
                     |vpiFullName:work@fsm_full
                     |vpiStmt:
                     \_assignment: , line:48
                       |vpiBlocking:1
                       |vpiLhs:
                       \_ref_obj: (next_state), line:48
                         |vpiName:next_state
                         |vpiFullName:work@fsm_full.next_state
                       |vpiRhs:
                       \_ref_obj: (GNT2), line:48
                         |vpiName:GNT2
                         |vpiFullName:work@fsm_full.GNT2
                   |vpiElseStmt:
                   \_if_else: , line:49
                     |vpiCondition:
                     \_operation: , line:49
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (req_3), line:49
                         |vpiName:req_3
                         |vpiFullName:work@fsm_full.req_3
                       |vpiOperand:
                       \_constant: , line:49
                         |vpiConstType:3
                         |vpiDecompile:&#39;b1
                         |vpiSize:1
                         |BIN:1
                     |vpiStmt:
                     \_begin: , line:49
                       |vpiFullName:work@fsm_full
                       |vpiStmt:
                       \_assignment: , line:50
                         |vpiBlocking:1
                         |vpiLhs:
                         \_ref_obj: (next_state), line:50
                           |vpiName:next_state
                           |vpiFullName:work@fsm_full.next_state
                         |vpiRhs:
                         \_ref_obj: (GNT3), line:50
                           |vpiName:GNT3
                           |vpiFullName:work@fsm_full.GNT3
                     |vpiElseStmt:
                     \_begin: , line:51
                       |vpiFullName:work@fsm_full
                       |vpiStmt:
                       \_assignment: , line:52
                         |vpiBlocking:1
                         |vpiLhs:
                         \_ref_obj: (next_state), line:52
                           |vpiName:next_state
                           |vpiFullName:work@fsm_full.next_state
                         |vpiRhs:
                         \_ref_obj: (IDLE), line:52
                           |vpiName:IDLE
                           |vpiFullName:work@fsm_full.IDLE
           |vpiCaseItem:
           \_case_item: , line:54
             |vpiExpr:
             \_ref_obj: (GNT0), line:54
               |vpiName:GNT0
               |vpiFullName:work@fsm_full.GNT0
             |vpiStmt:
             \_if_else: , line:54
               |vpiCondition:
               \_operation: , line:54
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (req_0), line:54
                   |vpiName:req_0
                   |vpiFullName:work@fsm_full.req_0
                 |vpiOperand:
                 \_constant: , line:54
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
               |vpiStmt:
               \_begin: , line:54
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:55
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:55
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (IDLE), line:55
                     |vpiName:IDLE
                     |vpiFullName:work@fsm_full.IDLE
               |vpiElseStmt:
               \_begin: , line:56
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:57
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:57
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (GNT0), line:57
                     |vpiName:GNT0
                     |vpiFullName:work@fsm_full.GNT0
           |vpiCaseItem:
           \_case_item: , line:59
             |vpiExpr:
             \_ref_obj: (GNT1), line:59
               |vpiName:GNT1
               |vpiFullName:work@fsm_full.GNT1
             |vpiStmt:
             \_if_else: , line:59
               |vpiCondition:
               \_operation: , line:59
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (req_1), line:59
                   |vpiName:req_1
                   |vpiFullName:work@fsm_full.req_1
                 |vpiOperand:
                 \_constant: , line:59
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
               |vpiStmt:
               \_begin: , line:59
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:60
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:60
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (IDLE), line:60
                     |vpiName:IDLE
                     |vpiFullName:work@fsm_full.IDLE
               |vpiElseStmt:
               \_begin: , line:61
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:62
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:62
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (GNT1), line:62
                     |vpiName:GNT1
                     |vpiFullName:work@fsm_full.GNT1
           |vpiCaseItem:
           \_case_item: , line:64
             |vpiExpr:
             \_ref_obj: (GNT2), line:64
               |vpiName:GNT2
               |vpiFullName:work@fsm_full.GNT2
             |vpiStmt:
             \_if_else: , line:64
               |vpiCondition:
               \_operation: , line:64
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (req_2), line:64
                   |vpiName:req_2
                   |vpiFullName:work@fsm_full.req_2
                 |vpiOperand:
                 \_constant: , line:64
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
               |vpiStmt:
               \_begin: , line:64
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:65
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:65
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (IDLE), line:65
                     |vpiName:IDLE
                     |vpiFullName:work@fsm_full.IDLE
               |vpiElseStmt:
               \_begin: , line:66
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:67
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:67
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (GNT2), line:67
                     |vpiName:GNT2
                     |vpiFullName:work@fsm_full.GNT2
           |vpiCaseItem:
           \_case_item: , line:69
             |vpiExpr:
             \_ref_obj: (GNT3), line:69
               |vpiName:GNT3
               |vpiFullName:work@fsm_full.GNT3
             |vpiStmt:
             \_if_else: , line:69
               |vpiCondition:
               \_operation: , line:69
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (req_3), line:69
                   |vpiName:req_3
                   |vpiFullName:work@fsm_full.req_3
                 |vpiOperand:
                 \_constant: , line:69
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
               |vpiStmt:
               \_begin: , line:69
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:70
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:70
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (IDLE), line:70
                     |vpiName:IDLE
                     |vpiFullName:work@fsm_full.IDLE
               |vpiElseStmt:
               \_begin: , line:71
                 |vpiFullName:work@fsm_full
                 |vpiStmt:
                 \_assignment: , line:72
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state), line:72
                     |vpiName:next_state
                     |vpiFullName:work@fsm_full.next_state
                   |vpiRhs:
                   \_ref_obj: (GNT3), line:72
                     |vpiName:GNT3
                     |vpiFullName:work@fsm_full.GNT3
           |vpiCaseItem:
           \_case_item: , line:74
             |vpiStmt:
             \_assignment: , line:74
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:74
                 |vpiName:next_state
                 |vpiFullName:work@fsm_full.next_state
               |vpiRhs:
               \_ref_obj: (IDLE), line:74
                 |vpiName:IDLE
                 |vpiFullName:work@fsm_full.IDLE
   |vpiProcess:
   \_always: , line:78
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:78
       |vpiCondition:
       \_operation: , line:78
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:78
           |vpiName:clock
           |vpiFullName:work@fsm_full.clock
       |vpiStmt:
       \_named_begin: (OUTPUT_LOGIC), line:79
         |vpiName:OUTPUT_LOGIC
         |vpiFullName:work@fsm_full.OUTPUT_LOGIC
         |vpiStmt:
         \_if_else: , line:80, parent:OUTPUT_LOGIC
           |vpiCondition:
           \_ref_obj: (reset), line:80
             |vpiName:reset
             |vpiFullName:work@fsm_full.OUTPUT_LOGIC.reset
           |vpiStmt:
           \_begin: , line:80
             |vpiFullName:work@fsm_full.OUTPUT_LOGIC
             |vpiStmt:
             \_assignment: , line:81
               |vpiLhs:
               \_ref_obj: (gnt_0), line:81
                 |vpiName:gnt_0
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_0
               |vpiRhs:
               \_constant: , line:81
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:82
               |vpiLhs:
               \_ref_obj: (gnt_1), line:82
                 |vpiName:gnt_1
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_1
               |vpiRhs:
               \_constant: , line:82
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:83
               |vpiLhs:
               \_ref_obj: (gnt_2), line:83
                 |vpiName:gnt_2
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_2
               |vpiRhs:
               \_constant: , line:83
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:84
               |vpiLhs:
               \_ref_obj: (gnt_3), line:84
                 |vpiName:gnt_3
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_3
               |vpiRhs:
               \_constant: , line:84
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:85
               |vpiLhs:
               \_ref_obj: (state), line:85
                 |vpiName:state
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.state
               |vpiRhs:
               \_ref_obj: (IDLE), line:85
                 |vpiName:IDLE
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.IDLE
           |vpiElseStmt:
           \_begin: , line:86
             |vpiFullName:work@fsm_full.OUTPUT_LOGIC
             |vpiStmt:
             \_assignment: , line:87
               |vpiLhs:
               \_ref_obj: (state), line:87
                 |vpiName:state
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.state
               |vpiRhs:
               \_ref_obj: (next_state), line:87
                 |vpiName:next_state
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.next_state
             |vpiStmt:
             \_case_stmt: , line:88
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state), line:88
                 |vpiName:state
                 |vpiFullName:work@fsm_full.OUTPUT_LOGIC.state
               |vpiCaseItem:
               \_case_item: , line:89
                 |vpiExpr:
                 \_ref_obj: (IDLE), line:89
                   |vpiName:IDLE
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC.IDLE
                 |vpiStmt:
                 \_begin: , line:89
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:90
                     |vpiLhs:
                     \_ref_obj: (gnt_0), line:90
                       |vpiName:gnt_0
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_0
                     |vpiRhs:
                     \_constant: , line:90
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
                   |vpiStmt:
                   \_assignment: , line:91
                     |vpiLhs:
                     \_ref_obj: (gnt_1), line:91
                       |vpiName:gnt_1
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_1
                     |vpiRhs:
                     \_constant: , line:91
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
                   |vpiStmt:
                   \_assignment: , line:92
                     |vpiLhs:
                     \_ref_obj: (gnt_2), line:92
                       |vpiName:gnt_2
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_2
                     |vpiRhs:
                     \_constant: , line:92
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
                   |vpiStmt:
                   \_assignment: , line:93
                     |vpiLhs:
                     \_ref_obj: (gnt_3), line:93
                       |vpiName:gnt_3
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_3
                     |vpiRhs:
                     \_constant: , line:93
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
               |vpiCaseItem:
               \_case_item: , line:95
                 |vpiExpr:
                 \_ref_obj: (GNT0), line:95
                   |vpiName:GNT0
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC.GNT0
                 |vpiStmt:
                 \_begin: , line:95
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:96
                     |vpiLhs:
                     \_ref_obj: (gnt_0), line:96
                       |vpiName:gnt_0
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_0
                     |vpiRhs:
                     \_constant: , line:96
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:98
                 |vpiExpr:
                 \_ref_obj: (GNT1), line:98
                   |vpiName:GNT1
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC.GNT1
                 |vpiStmt:
                 \_begin: , line:98
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:99
                     |vpiLhs:
                     \_ref_obj: (gnt_1), line:99
                       |vpiName:gnt_1
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_1
                     |vpiRhs:
                     \_constant: , line:99
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:101
                 |vpiExpr:
                 \_ref_obj: (GNT2), line:101
                   |vpiName:GNT2
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC.GNT2
                 |vpiStmt:
                 \_begin: , line:101
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:102
                     |vpiLhs:
                     \_ref_obj: (gnt_2), line:102
                       |vpiName:gnt_2
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_2
                     |vpiRhs:
                     \_constant: , line:102
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:104
                 |vpiExpr:
                 \_ref_obj: (GNT3), line:104
                   |vpiName:GNT3
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC.GNT3
                 |vpiStmt:
                 \_begin: , line:104
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:105
                     |vpiLhs:
                     \_ref_obj: (gnt_3), line:105
                       |vpiName:gnt_3
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.gnt_3
                     |vpiRhs:
                     \_constant: , line:105
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:107
                 |vpiStmt:
                 \_begin: , line:107
                   |vpiFullName:work@fsm_full.OUTPUT_LOGIC
                   |vpiStmt:
                   \_assignment: , line:108
                     |vpiLhs:
                     \_ref_obj: (state), line:108
                       |vpiName:state
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.state
                     |vpiRhs:
                     \_ref_obj: (IDLE), line:108
                       |vpiName:IDLE
                       |vpiFullName:work@fsm_full.OUTPUT_LOGIC.IDLE
   |vpiPort:
   \_port: (clock), line:2
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:2
         |vpiName:clock
         |vpiFullName:work@fsm_full.clock
   |vpiPort:
   \_port: (reset), line:3
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:3
         |vpiName:reset
         |vpiFullName:work@fsm_full.reset
   |vpiPort:
   \_port: (req_0), line:4
     |vpiName:req_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_0), line:4
         |vpiName:req_0
         |vpiFullName:work@fsm_full.req_0
   |vpiPort:
   \_port: (req_1), line:5
     |vpiName:req_1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_1), line:5
         |vpiName:req_1
         |vpiFullName:work@fsm_full.req_1
   |vpiPort:
   \_port: (req_2), line:6
     |vpiName:req_2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_2), line:6
         |vpiName:req_2
         |vpiFullName:work@fsm_full.req_2
   |vpiPort:
   \_port: (req_3), line:7
     |vpiName:req_3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_3), line:7
         |vpiName:req_3
         |vpiFullName:work@fsm_full.req_3
   |vpiPort:
   \_port: (gnt_0), line:8
     |vpiName:gnt_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_0), line:26
         |vpiName:gnt_0
         |vpiFullName:work@fsm_full.gnt_0
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_1), line:9
     |vpiName:gnt_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_1), line:27
         |vpiName:gnt_1
         |vpiFullName:work@fsm_full.gnt_1
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_2), line:10
     |vpiName:gnt_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_2), line:28
         |vpiName:gnt_2
         |vpiFullName:work@fsm_full.gnt_2
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_3), line:11
     |vpiName:gnt_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_3), line:29
         |vpiName:gnt_3
         |vpiFullName:work@fsm_full.gnt_3
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (gnt_0), line:26
   |vpiNet:
   \_logic_net: (gnt_1), line:27
   |vpiNet:
   \_logic_net: (gnt_2), line:28
   |vpiNet:
   \_logic_net: (gnt_3), line:29
   |vpiNet:
   \_logic_net: (state), line:37
     |vpiName:state
     |vpiFullName:work@fsm_full.state
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state), line:37
     |vpiName:next_state
     |vpiFullName:work@fsm_full.next_state
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock), line:2
   |vpiNet:
   \_logic_net: (reset), line:3
   |vpiNet:
   \_logic_net: (req_0), line:4
   |vpiNet:
   \_logic_net: (req_1), line:5
   |vpiNet:
   \_logic_net: (req_2), line:6
   |vpiNet:
   \_logic_net: (req_3), line:7
   |vpiParamAssign:
   \_param_assign: , line:31
     |vpiRhs:
     \_constant: , line:31
       |vpiConstType:3
       |vpiDecompile:3&#39;b000
       |vpiSize:3
       |BIN:3&#39;b000
     |vpiLhs:
     \_parameter: (IDLE), line:31
       |vpiName:IDLE
   |vpiParamAssign:
   \_param_assign: , line:32
     |vpiRhs:
     \_constant: , line:32
       |vpiConstType:3
       |vpiDecompile:3&#39;b001
       |vpiSize:3
       |BIN:3&#39;b001
     |vpiLhs:
     \_parameter: (GNT0), line:32
       |vpiName:GNT0
   |vpiParamAssign:
   \_param_assign: , line:33
     |vpiRhs:
     \_constant: , line:33
       |vpiConstType:3
       |vpiDecompile:3&#39;b010
       |vpiSize:3
       |BIN:3&#39;b010
     |vpiLhs:
     \_parameter: (GNT1), line:33
       |vpiName:GNT1
   |vpiParamAssign:
   \_param_assign: , line:34
     |vpiRhs:
     \_constant: , line:34
       |vpiConstType:3
       |vpiDecompile:3&#39;b011
       |vpiSize:3
       |BIN:3&#39;b011
     |vpiLhs:
     \_parameter: (GNT2), line:34
       |vpiName:GNT2
   |vpiParamAssign:
   \_param_assign: , line:35
     |vpiRhs:
     \_constant: , line:35
       |vpiConstType:3
       |vpiDecompile:3&#39;b100
       |vpiSize:3
       |BIN:3&#39;b100
     |vpiLhs:
     \_parameter: (GNT3), line:35
       |vpiName:GNT3
   |vpiParameter:
   \_parameter: (IDLE), line:31
   |vpiParameter:
   \_parameter: (GNT0), line:32
   |vpiParameter:
   \_parameter: (GNT1), line:33
   |vpiParameter:
   \_parameter: (GNT2), line:34
   |vpiParameter:
   \_parameter: (GNT3), line:35
 |uhdmtopModules:
 \_module: work@fsm_full (work@fsm_full), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>, line:1
   |vpiDefName:work@fsm_full
   |vpiName:work@fsm_full
   |vpiPort:
   \_port: (clock), line:2, parent:work@fsm_full
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:2, parent:work@fsm_full
         |vpiName:clock
         |vpiFullName:work@fsm_full.clock
   |vpiPort:
   \_port: (reset), line:3, parent:work@fsm_full
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:3, parent:work@fsm_full
         |vpiName:reset
         |vpiFullName:work@fsm_full.reset
   |vpiPort:
   \_port: (req_0), line:4, parent:work@fsm_full
     |vpiName:req_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_0), line:4, parent:work@fsm_full
         |vpiName:req_0
         |vpiFullName:work@fsm_full.req_0
   |vpiPort:
   \_port: (req_1), line:5, parent:work@fsm_full
     |vpiName:req_1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_1), line:5, parent:work@fsm_full
         |vpiName:req_1
         |vpiFullName:work@fsm_full.req_1
   |vpiPort:
   \_port: (req_2), line:6, parent:work@fsm_full
     |vpiName:req_2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_2), line:6, parent:work@fsm_full
         |vpiName:req_2
         |vpiFullName:work@fsm_full.req_2
   |vpiPort:
   \_port: (req_3), line:7, parent:work@fsm_full
     |vpiName:req_3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req_3), line:7, parent:work@fsm_full
         |vpiName:req_3
         |vpiFullName:work@fsm_full.req_3
   |vpiPort:
   \_port: (gnt_0), line:8, parent:work@fsm_full
     |vpiName:gnt_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_0), line:26, parent:work@fsm_full
         |vpiName:gnt_0
         |vpiFullName:work@fsm_full.gnt_0
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_1), line:9, parent:work@fsm_full
     |vpiName:gnt_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_1), line:27, parent:work@fsm_full
         |vpiName:gnt_1
         |vpiFullName:work@fsm_full.gnt_1
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_2), line:10, parent:work@fsm_full
     |vpiName:gnt_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_2), line:28, parent:work@fsm_full
         |vpiName:gnt_2
         |vpiFullName:work@fsm_full.gnt_2
         |vpiNetType:48
   |vpiPort:
   \_port: (gnt_3), line:11, parent:work@fsm_full
     |vpiName:gnt_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt_3), line:29, parent:work@fsm_full
         |vpiName:gnt_3
         |vpiFullName:work@fsm_full.gnt_3
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (gnt_0), line:26, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (gnt_1), line:27, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (gnt_2), line:28, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (gnt_3), line:29, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (state), line:37, parent:work@fsm_full
     |vpiName:state
     |vpiFullName:work@fsm_full.state
     |vpiNetType:48
     |vpiRange:
     \_range: , line:37
       |vpiLeftRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state), line:37, parent:work@fsm_full
     |vpiName:next_state
     |vpiFullName:work@fsm_full.next_state
     |vpiNetType:48
     |vpiRange:
     \_range: , line:37
       |vpiLeftRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (clock), line:2, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (reset), line:3, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (req_0), line:4, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (req_1), line:5, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (req_2), line:6, parent:work@fsm_full
   |vpiNet:
   \_logic_net: (req_3), line:7, parent:work@fsm_full
   |vpiParameter:
   \_parameter: (GNT0), line:32
     |vpiName:GNT0
     |INT:1
   |vpiParameter:
   \_parameter: (GNT1), line:33
     |vpiName:GNT1
     |INT:2
   |vpiParameter:
   \_parameter: (GNT2), line:34
     |vpiName:GNT2
     |INT:3
   |vpiParameter:
   \_parameter: (GNT3), line:35
     |vpiName:GNT3
     |INT:4
   |vpiParameter:
   \_parameter: (IDLE), line:31
     |vpiName:IDLE
     |INT:0
Object: \work_fsm_full of type 3000
Object: \work_fsm_full of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \req_0 of type 44
Object: \req_1 of type 44
Object: \req_2 of type 44
Object: \req_3 of type 44
Object: \gnt_0 of type 44
Object: \gnt_1 of type 44
Object: \gnt_2 of type 44
Object: \gnt_3 of type 44
Object: \GNT0 of type 41
Object: \GNT1 of type 41
Object: \GNT2 of type 41
Object: \GNT3 of type 41
Object: \IDLE of type 41
Object: \gnt_0 of type 36
Object: \gnt_1 of type 36
Object: \gnt_2 of type 36
Object: \gnt_3 of type 36
Object: \state of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \req_0 of type 36
Object: \req_1 of type 36
Object: \req_2 of type 36
Object: \req_3 of type 36
Object: \work_fsm_full of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \state of type 608
Object: \req_0 of type 608
Object: \req_1 of type 608
Object: \req_2 of type 608
Object: \req_3 of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object:  of type 7
Object:  of type 5
Object: \state of type 608
Object:  of type 6
Object: \IDLE of type 608
Object:  of type 23
Object:  of type 39
Object: \req_0 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT0 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_1 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT1 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_2 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT2 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_3 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT3 of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 6
Object: \GNT0 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_0 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT0 of type 608
Object:  of type 6
Object: \GNT1 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_1 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT1 of type 608
Object:  of type 6
Object: \GNT2 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_2 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT2 of type 608
Object:  of type 6
Object: \GNT3 of type 608
Object:  of type 23
Object:  of type 39
Object: \req_3 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state of type 608
Object: \GNT3 of type 608
Object:  of type 6
Object:  of type 3
Object: \next_state of type 608
Object: \IDLE of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clock of type 608
Object: \OUTPUT_LOGIC of type 33
Object:  of type 23
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_0 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_1 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_2 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_3 of type 608
Object:  of type 7
Object:  of type 3
Object: \state of type 608
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \state of type 608
Object: \next_state of type 608
Object:  of type 5
Object: \state of type 608
Object:  of type 6
Object: \IDLE of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_0 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_1 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_2 of type 608
Object:  of type 7
Object:  of type 3
Object: \gnt_3 of type 608
Object:  of type 7
Object:  of type 6
Object: \GNT0 of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_0 of type 608
Object:  of type 7
Object:  of type 6
Object: \GNT1 of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_1 of type 608
Object:  of type 7
Object:  of type 6
Object: \GNT2 of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_2 of type 608
Object:  of type 7
Object:  of type 6
Object: \GNT3 of type 608
Object:  of type 4
Object:  of type 3
Object: \gnt_3 of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \state of type 608
Object: \IDLE of type 608
Object: \IDLE of type 41
Object: \GNT0 of type 41
Object: \GNT1 of type 41
Object: \GNT2 of type 41
Object: \GNT3 of type 41
Object:  of type 40
Object: \IDLE of type 41
Object:  of type 7
Object:  of type 40
Object: \GNT0 of type 41
Object:  of type 7
Object:  of type 40
Object: \GNT1 of type 41
Object:  of type 7
Object:  of type 40
Object: \GNT2 of type 41
Object:  of type 7
Object:  of type 40
Object: \GNT3 of type 41
Object:  of type 7
Object: \gnt_0 of type 36
Object: \gnt_1 of type 36
Object: \gnt_2 of type 36
Object: \gnt_3 of type 36
Object: \state of type 36
Object: \next_state of type 36
Object: \clock of type 36
Object: \reset of type 36
Object: \req_0 of type 36
Object: \req_1 of type 36
Object: \req_2 of type 36
Object: \req_3 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fsm_full&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32e2120] str=&#39;\work_fsm_full&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:2</a>.0-2.0&gt; [0x32e2390] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:3</a>.0-3.0&gt; [0x32e27d0] str=&#39;\reset&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:4</a>.0-4.0&gt; [0x32e29c0] str=&#39;\req_0&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:5</a>.0-5.0&gt; [0x32e2b90] str=&#39;\req_1&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:6</a>.0-6.0&gt; [0x32e2d40] str=&#39;\req_2&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:7</a>.0-7.0&gt; [0x32e2f10] str=&#39;\req_3&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:8</a>.0-8.0&gt; [0x32e30e0] str=&#39;\gnt_0&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:9</a>.0-9.0&gt; [0x32e32b0] str=&#39;\gnt_1&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:10</a>.0-10.0&gt; [0x32e3480] str=&#39;\gnt_2&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:11</a>.0-11.0&gt; [0x32e36e0] str=&#39;\gnt_3&#39; output reg port=10
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:32</a>.0-32.0&gt; [0x32e4090] str=&#39;\GNT0&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:32</a>.0-32.0&gt; [0x32e3d30] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:33</a>.0-33.0&gt; [0x3309e00] str=&#39;\GNT1&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:33</a>.0-33.0&gt; [0x32e42d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:34</a>.0-34.0&gt; [0x32e43f0] str=&#39;\GNT2&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:34</a>.0-34.0&gt; [0x3309f90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:35</a>.0-35.0&gt; [0x32e4630] str=&#39;\GNT3&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:35</a>.0-35.0&gt; [0x330a0b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:31</a>.0-31.0&gt; [0x32e3c10] str=&#39;\IDLE&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:31</a>.0-31.0&gt; [0x32e3f70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4990] str=&#39;\state&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4b60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4e70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4cc0] str=&#39;\next_state&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5210]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5530] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5700] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32e5a60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f0c20] str=&#39;\state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f0ff0] str=&#39;\req_0&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f11a0] str=&#39;\req_1&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f1330] str=&#39;\req_2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f14c0] str=&#39;\req_3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32e5bd0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:40</a>.0-40.0&gt; [0x32f16a0]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f17c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f1950] str=&#39;\next_state&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f1c70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&gt; [0x32f1b50]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&gt; [0x32f1e00] str=&#39;\state&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2000]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2120] str=&#39;\IDLE&#39;
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2320]
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2440]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2580]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2710]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f28b0] str=&#39;\req_0&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2e10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2cb0]
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2fe0] bits=&#39;1&#39;(1) range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3c00]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f3100]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3240]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3620] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3a50] str=&#39;\GNT0&#39;
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3d20]
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3e40]
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9ab0]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f3f60]
                          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4080]
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f41a0]
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4330]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f44b0] str=&#39;\req_1&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f4860] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4700]
                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4a30] bits=&#39;1&#39;(1) range=[0:0] int=1
                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f56b0]
                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f4b50]
                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f4c90]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f50a0] str=&#39;\next_state&#39;
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f5500] str=&#39;\GNT1&#39;
                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f57d0]
                              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f58f0]
                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9990]
                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5a10]
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5b30]
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5c50]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5de0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5f60] str=&#39;\req_2&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f6310] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f61b0]
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f64e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f71c0]
                                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f6600]
                                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f6740]
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f6b80] str=&#39;\next_state&#39;
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f7010] str=&#39;\GNT2&#39;
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f72e0]
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7400]
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9870]
                                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7520]
                                          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7640]
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7760]
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f78f0]
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7a70] str=&#39;\req_3&#39;
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7e20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7cc0]
                                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7ff0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8d30]
                                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f8110]
                                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f8250]
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f86c0] str=&#39;\next_state&#39;
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f8b80] str=&#39;\GNT3&#39;
                                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8e50]
                                              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8f70]
                                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9750]
                                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:51</a>.0-51.0&gt; [0x32f9090]
                                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f91b0]
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f9380] str=&#39;\next_state&#39;
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f95a0] str=&#39;\IDLE&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9bd0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9cf0] str=&#39;\GNT0&#39;
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9ef0]
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa010]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa130]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa2c0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa3e0] str=&#39;\req_0&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa720] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa5e0]
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa8f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb0f0]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32faa10]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32fab50]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32fad20] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32faf40] str=&#39;\IDLE&#39;
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb210]
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb330]
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fbb10]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-56" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:56</a>.0-56.0&gt; [0x32fb450]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb570]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb740] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb960] str=&#39;\GNT0&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbc30]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbd50] str=&#39;\GNT1&#39;
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbf50]
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc070]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc190]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc320]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc440] str=&#39;\req_1&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc7c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc660]
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc990] bits=&#39;1&#39;(1) range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd190]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fcab0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcbf0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcdc0] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcfe0] str=&#39;\IDLE&#39;
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd2b0]
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd3d0]
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fdbb0]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-61" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:61</a>.0-61.0&gt; [0x32fd4f0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fd610]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fd7e0] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fda00] str=&#39;\GNT1&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fdcd0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fddf0] str=&#39;\GNT2&#39;
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fdff0]
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe110]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe230]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe3c0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe500] str=&#39;\req_2&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe720]
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fea50] bits=&#39;1&#39;(1) range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff250]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32feb70]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32fecb0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32fee80] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32ff0a0] str=&#39;\IDLE&#39;
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff370]
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff490]
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ffc70]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-66" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:66</a>.0-66.0&gt; [0x32ff5b0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ff6d0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ff8a0] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ffac0] str=&#39;\GNT2&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x32ffde0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x32fff00] str=&#39;\GNT3&#39;
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300100]
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300220]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300340]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33004d0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300610] str=&#39;\req_3&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300990] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300830]
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300b60] bits=&#39;1&#39;(1) range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301360]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300c80]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x3300dc0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x3300f90] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x33011b0] str=&#39;\IDLE&#39;
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301480]
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33015a0]
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301d80]
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-71" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:71</a>.0-71.0&gt; [0x33016c0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x33017e0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x33019b0] str=&#39;\next_state&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x3301bd0] str=&#39;\GNT3&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3301ea0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301fc0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3302600]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x33020e0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3302270] str=&#39;\next_state&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3302470] str=&#39;\IDLE&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302720]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x33029d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302b60] str=&#39;\clock&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302840]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-79" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:79</a>.0-79.0&gt; [0x3302d60] str=&#39;\OUTPUT_LOGIC&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3302e80]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303010]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3303130] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303330]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303450] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305120]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3303570]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x33036f0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x33038c0] str=&#39;\gnt_0&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x3303c40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3303ae0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3303e10] str=&#39;\gnt_1&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3304170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304010]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304340] str=&#39;\gnt_2&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304540]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304850] str=&#39;\gnt_3&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304b70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304a50]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304d40] str=&#39;\state&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304f40] str=&#39;\IDLE&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305240]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305360]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3309ce0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:86</a>.0-86.0&gt; [0x3305480]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x33055a0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x3305750] str=&#39;\state&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x3305970] str=&#39;\next_state&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&gt; [0x3305b20]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&gt; [0x3305c40] str=&#39;\state&#39;
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3305e80]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3306000] str=&#39;\IDLE&#39;
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3306220]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x3306380]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x3306550] str=&#39;\gnt_0&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x33068d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306770]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306aa0] str=&#39;\gnt_1&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306e00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3306ca0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3306fd0] str=&#39;\gnt_2&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3307310] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x33071d0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x33074e0] str=&#39;\gnt_3&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x3307800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x33076e0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x33079d0] str=&#39;\GNT0&#39;
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x3307bd0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x3307cf0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x3307e80] str=&#39;\gnt_0&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x32f6a30] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f5280]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f6d60] str=&#39;\GNT1&#39;
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f88a0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x32f89c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x32f8420] str=&#39;\gnt_1&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x33080c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3307fa0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3308250] str=&#39;\GNT2&#39;
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3308450]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308570]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308700] str=&#39;\gnt_2&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308a20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308900]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308bb0] str=&#39;\GNT3&#39;
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308db0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3308ed0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3309060] str=&#39;\gnt_3&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3309380] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:107</a>.0-107.0&gt; [0x3309260]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3309510]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:107</a>.0-107.0&gt; [0x3309630]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x33097c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x3309950] str=&#39;\state&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x3309b50] str=&#39;\IDLE&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32e2120] str=&#39;\work_fsm_full&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:2</a>.0-2.0&gt; [0x32e2390] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:3</a>.0-3.0&gt; [0x32e27d0] str=&#39;\reset&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:4</a>.0-4.0&gt; [0x32e29c0] str=&#39;\req_0&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:5</a>.0-5.0&gt; [0x32e2b90] str=&#39;\req_1&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:6</a>.0-6.0&gt; [0x32e2d40] str=&#39;\req_2&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:7</a>.0-7.0&gt; [0x32e2f10] str=&#39;\req_3&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:8</a>.0-8.0&gt; [0x32e30e0] str=&#39;\gnt_0&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:9</a>.0-9.0&gt; [0x32e32b0] str=&#39;\gnt_1&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:10</a>.0-10.0&gt; [0x32e3480] str=&#39;\gnt_2&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:11</a>.0-11.0&gt; [0x32e36e0] str=&#39;\gnt_3&#39; output reg basic_prep port=10 range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:32</a>.0-32.0&gt; [0x32e4090] str=&#39;\GNT0&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:32</a>.0-32.0&gt; [0x32e3d30] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:33</a>.0-33.0&gt; [0x3309e00] str=&#39;\GNT1&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:33</a>.0-33.0&gt; [0x32e42d0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:34</a>.0-34.0&gt; [0x32e43f0] str=&#39;\GNT2&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:34</a>.0-34.0&gt; [0x3309f90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:35</a>.0-35.0&gt; [0x32e4630] str=&#39;\GNT3&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:35</a>.0-35.0&gt; [0x330a0b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:31</a>.0-31.0&gt; [0x32e3c10] str=&#39;\IDLE&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:31</a>.0-31.0&gt; [0x32e3f70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4990] str=&#39;\state&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4b60] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4e70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5040] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e4cc0] str=&#39;\next_state&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5210] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5530] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&gt; [0x32e5700] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32e5a60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f0c20 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f0ff0 -&gt; 0x32e29c0] str=&#39;\req_0&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f11a0 -&gt; 0x32e2b90] str=&#39;\req_1&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f1330 -&gt; 0x32e2d40] str=&#39;\req_2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32f14c0 -&gt; 0x32e2f10] str=&#39;\req_3&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&gt; [0x32e5bd0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:40</a>.0-40.0&gt; [0x32f16a0] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f17c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f1950 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:41</a>.0-41.0&gt; [0x32f1c70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&gt; [0x32f1b50] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&gt; [0x32f1e00 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2000] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2120] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2320] basic_prep
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2440] basic_prep
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2580] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2710] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f28b0 -&gt; 0x32e29c0] str=&#39;\req_0&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f2e10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2cb0] basic_prep
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2fe0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3c00] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0&gt; [0x32f3100] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3240] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3620 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:44</a>.0-44.0&gt; [0x32f3a50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3d20] basic_prep
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3e40] basic_prep
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9ab0] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f3f60] basic_prep
                          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4080] basic_prep
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f41a0] basic_prep
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4330] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f44b0 -&gt; 0x32e2b90] str=&#39;\req_1&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f4860] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4700] basic_prep
                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f4a30] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f56b0] basic_prep
                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:45</a>.0-45.0&gt; [0x32f4b50] basic_prep
                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f4c90] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f50a0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:46</a>.0-46.0&gt; [0x32f5500] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f57d0] basic_prep
                              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f58f0] basic_prep
                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9990] basic_prep
                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5a10] basic_prep
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5b30] basic_prep
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5c50] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5de0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f5f60 -&gt; 0x32e2d40] str=&#39;\req_2&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f6310] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f61b0] basic_prep
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f64e0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f71c0] basic_prep
                                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:47</a>.0-47.0&gt; [0x32f6600] basic_prep
                                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f6740] basic_prep
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f6b80 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:48</a>.0-48.0&gt; [0x32f7010] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f72e0] basic_prep
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7400] basic_prep
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9870] basic_prep
                                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7520] basic_prep
                                          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7640] basic_prep
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7760] basic_prep
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f78f0] basic_prep
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7a70 -&gt; 0x32e2f10] str=&#39;\req_3&#39; basic_prep
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f7e20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7cc0] basic_prep
                                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f7ff0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8d30] basic_prep
                                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:49</a>.0-49.0&gt; [0x32f8110] basic_prep
                                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f8250] basic_prep
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f86c0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:50</a>.0-50.0&gt; [0x32f8b80] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                                            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8e50] basic_prep
                                              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8f70] basic_prep
                                              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9750] basic_prep
                                                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:51</a>.0-51.0&gt; [0x32f9090] basic_prep
                                                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f91b0] basic_prep
                                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f9380 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:52</a>.0-52.0&gt; [0x32f95a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9bd0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9cf0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32f9ef0] basic_prep
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa010] basic_prep
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa130] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa2c0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa3e0 -&gt; 0x32e29c0] str=&#39;\req_0&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32fa720] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa5e0] basic_prep
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa8f0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb0f0] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0&gt; [0x32faa10] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32fab50] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32fad20 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:55</a>.0-55.0&gt; [0x32faf40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb210] basic_prep
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fb330] basic_prep
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fbb10] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-56" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:56</a>.0-56.0&gt; [0x32fb450] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb570] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb740 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:57</a>.0-57.0&gt; [0x32fb960] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbc30] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbd50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fbf50] basic_prep
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc070] basic_prep
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc190] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc320] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc440 -&gt; 0x32e2b90] str=&#39;\req_1&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fc7c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc660] basic_prep
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fc990] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd190] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0&gt; [0x32fcab0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcbf0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcdc0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:60</a>.0-60.0&gt; [0x32fcfe0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd2b0] basic_prep
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd3d0] basic_prep
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fdbb0] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-61" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:61</a>.0-61.0&gt; [0x32fd4f0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fd610] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fd7e0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:62</a>.0-62.0&gt; [0x32fda00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fdcd0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fddf0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fdff0] basic_prep
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe110] basic_prep
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe230] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe3c0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe500 -&gt; 0x32e2d40] str=&#39;\req_2&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32fe880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fe720] basic_prep
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fea50] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff250] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0&gt; [0x32feb70] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32fecb0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32fee80 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:65</a>.0-65.0&gt; [0x32ff0a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff370] basic_prep
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ff490] basic_prep
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32ffc70] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-66" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:66</a>.0-66.0&gt; [0x32ff5b0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ff6d0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ff8a0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:67</a>.0-67.0&gt; [0x32ffac0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x32ffde0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x32fff00] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300100] basic_prep
                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300220] basic_prep
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300340] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33004d0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300610 -&gt; 0x32e2f10] str=&#39;\req_3&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300990] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300830] basic_prep
                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3300b60] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301360] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0&gt; [0x3300c80] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x3300dc0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x3300f90 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:70</a>.0-70.0&gt; [0x33011b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301480] basic_prep
                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33015a0] basic_prep
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301d80] basic_prep
                        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-71" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:71</a>.0-71.0&gt; [0x33016c0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x33017e0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x33019b0 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:72</a>.0-72.0&gt; [0x3301bd0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3301ea0] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301fc0] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3302600] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x33020e0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3302270 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:74</a>.0-74.0&gt; [0x3302470] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302720] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x33029d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302b60 -&gt; 0x32e2390] str=&#39;\clock&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&gt; [0x3302840] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-79" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:79</a>.0-79.0&gt; [0x3302d60] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3302e80] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303010] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3303130 -&gt; 0x32e27d0] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303330] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3303450] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305120] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:80</a>.0-80.0&gt; [0x3303570] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x33036f0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x33038c0 -&gt; 0x32e30e0] str=&#39;\gnt_0&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:81</a>.0-81.0&gt; [0x3303c40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3303ae0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3303e10 -&gt; 0x32e32b0] str=&#39;\gnt_1&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:82</a>.0-82.0&gt; [0x3304170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304010] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304340 -&gt; 0x32e3480] str=&#39;\gnt_2&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:83</a>.0-83.0&gt; [0x3304680] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304540] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304850 -&gt; 0x32e36e0] str=&#39;\gnt_3&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:84</a>.0-84.0&gt; [0x3304b70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304a50] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304d40 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:85</a>.0-85.0&gt; [0x3304f40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305240] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3305360] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3309ce0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:86</a>.0-86.0&gt; [0x3305480] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x33055a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x3305750 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:87</a>.0-87.0&gt; [0x3305970 -&gt; 0x32e4cc0] str=&#39;\next_state&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&gt; [0x3305b20] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&gt; [0x3305c40 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3305e80] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3306000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0&gt; [0x3306220] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x3306380] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x3306550 -&gt; 0x32e30e0] str=&#39;\gnt_0&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:90</a>.0-90.0&gt; [0x33068d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306770] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306aa0 -&gt; 0x32e32b0] str=&#39;\gnt_1&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:91</a>.0-91.0&gt; [0x3306e00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3306ca0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3306fd0 -&gt; 0x32e3480] str=&#39;\gnt_2&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:92</a>.0-92.0&gt; [0x3307310] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x33071d0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x33074e0 -&gt; 0x32e36e0] str=&#39;\gnt_3&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:93</a>.0-93.0&gt; [0x3307800] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x33076e0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x33079d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0&gt; [0x3307bd0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x3307cf0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x3307e80 -&gt; 0x32e30e0] str=&#39;\gnt_0&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:96</a>.0-96.0&gt; [0x32f6a30] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f5280] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f6d60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0&gt; [0x32f88a0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x32f89c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x32f8420 -&gt; 0x32e32b0] str=&#39;\gnt_1&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-99" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:99</a>.0-99.0&gt; [0x33080c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3307fa0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3308250] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0&gt; [0x3308450] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308570] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308700 -&gt; 0x32e3480] str=&#39;\gnt_2&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:102</a>.0-102.0&gt; [0x3308a20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308900] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308bb0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0&gt; [0x3308db0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3308ed0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3309060 -&gt; 0x32e36e0] str=&#39;\gnt_3&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:105</a>.0-105.0&gt; [0x3309380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:107</a>.0-107.0&gt; [0x3309260] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3309510] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:107</a>.0-107.0&gt; [0x3309630] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x33097c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x3309950 -&gt; 0x32e4990] str=&#39;\state&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:108</a>.0-108.0&gt; [0x3309b50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fsm_full

2.2. Analyzing design hierarchy..
Top module:  \work_fsm_full
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10 in module work_fsm_full.
Marked 9 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>$1 in module work_fsm_full.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
     1/10: $2\gnt_3[0:0]
     2/10: $2\gnt_2[0:0]
     3/10: $2\gnt_1[0:0]
     4/10: $2\gnt_0[0:0]
     5/10: $2\state[2:0]
     6/10: $1\state[2:0]
     7/10: $1\gnt_3[0:0]
     8/10: $1\gnt_2[0:0]
     9/10: $1\gnt_1[0:0]
    10/10: $1\gnt_0[0:0]
Creating decoders for process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>$1&#39;.
     1/9: $9\next_state[2:0]
     2/9: $8\next_state[2:0]
     3/9: $7\next_state[2:0]
     4/9: $6\next_state[2:0]
     5/9: $5\next_state[2:0]
     6/9: $4\next_state[2:0]
     7/9: $3\next_state[2:0]
     8/9: $2\next_state[2:0]
     9/9: $1\next_state[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_fsm_full.\next_state&#39; from process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_fsm_full.\gnt_0&#39; using process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
  created $dff cell `$procdff$165&#39; with positive edge clock.
Creating register for signal `\work_fsm_full.\gnt_1&#39; using process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
  created $dff cell `$procdff$166&#39; with positive edge clock.
Creating register for signal `\work_fsm_full.\gnt_2&#39; using process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
  created $dff cell `$procdff$167&#39; with positive edge clock.
Creating register for signal `\work_fsm_full.\gnt_3&#39; using process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
  created $dff cell `$procdff$168&#39; with positive edge clock.
Creating register for signal `\work_fsm_full.\state&#39; using process `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
  created $dff cell `$procdff$169&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
Removing empty process `work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>$10&#39;.
Found and cleaned up 9 empty switches in `\work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>$1&#39;.
Removing empty process `work_fsm_full.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>$1&#39;.
Cleaned up 11 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fsm_full..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fsm_full ===

   Number of wires:                133
   Number of wire bits:            215
   Number of public wires:          12
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $dff                            5
     $eq                            34
     $mux                           32
     $pmux                           6

8. Executing CHECK pass (checking for obvious problems).
checking module work_fsm_full..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fsm_full&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;GNT0&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;GNT1&#34;: &#34;00000000000000000000000000000010&#34;,
        &#34;GNT2&#34;: &#34;00000000000000000000000000000011&#34;,
        &#34;GNT3&#34;: &#34;00000000000000000000000000000100&#34;,
        &#34;IDLE&#34;: &#34;00000000000000000000000000000000&#34;
      },
      &#34;ports&#34;: {
        &#34;clock&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;req_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;req_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;req_2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;req_3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;gnt_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;gnt_1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;gnt_2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;gnt_3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$procdff$165&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 20 ],
            &#34;Q&#34;: [ 8 ]
          }
        },
        &#34;$procdff$166&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 21 ],
            &#34;Q&#34;: [ 9 ]
          }
        },
        &#34;$procdff$167&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 22 ],
            &#34;Q&#34;: [ 10 ]
          }
        },
        &#34;$procdff$168&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 23 ],
            &#34;Q&#34;: [ 11 ]
          }
        },
        &#34;$procdff$169&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 24, 25, 26 ],
            &#34;Q&#34;: [ 27, 28, 29 ]
          }
        },
        &#34;$procmux$106&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;S&#34;: [ 15 ],
            &#34;Y&#34;: [ 30, 31, 32 ]
          }
        },
        &#34;$procmux$109&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 30, 31, 32 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 33, 34, 35 ]
          }
        },
        &#34;$procmux$112&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 33, 34, 35 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 13 ],
            &#34;Y&#34;: [ 36, 37, 38 ]
          }
        },
        &#34;$procmux$115&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 36, 37, 38 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 39, 40, 41 ]
          }
        },
        &#34;$procmux$117&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 39, 40, 41 ],
            &#34;S&#34;: [ 42 ],
            &#34;Y&#34;: [ 43, 44, 45 ]
          }
        },
        &#34;$procmux$118_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 42 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 46, 47 ],
            &#34;Y&#34;: [ 48 ]
          }
        },
        &#34;$procmux$125&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 43, 44, 45 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 49, 50, 51 ]
          }
        },
        &#34;$procmux$128&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 49, 50, 51 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 13 ],
            &#34;Y&#34;: [ 52, 53, 54 ]
          }
        },
        &#34;$procmux$131&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 52, 53, 54 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 55, 56, 57 ]
          }
        },
        &#34;$procmux$133&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 55, 56, 57 ],
            &#34;S&#34;: [ 58 ],
            &#34;Y&#34;: [ 59, 60, 61 ]
          }
        },
        &#34;$procmux$134_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 58 ]
          }
        },
        &#34;$procmux$13_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 46 ]
          }
        },
        &#34;$procmux$141&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 59, 60, 61 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 13 ],
            &#34;Y&#34;: [ 65, 66, 67 ]
          }
        },
        &#34;$procmux$144&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 65, 66, 67 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 68, 69, 70 ]
          }
        },
        &#34;$procmux$146&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 68, 69, 70 ],
            &#34;S&#34;: [ 71 ],
            &#34;Y&#34;: [ 72, 73, 74 ]
          }
        },
        &#34;$procmux$147_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 71 ]
          }
        },
        &#34;$procmux$14_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 47 ]
          }
        },
        &#34;$procmux$154&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 72, 73, 74 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 75, 76, 77 ]
          }
        },
        &#34;$procmux$156&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 75, 76, 77 ],
            &#34;S&#34;: [ 78 ],
            &#34;Y&#34;: [ 79, 80, 81 ]
          }
        },
        &#34;$procmux$157_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 78 ]
          }
        },
        &#34;$procmux$159&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 79, 80, 81 ],
            &#34;S&#34;: [ 94, 95, 96, 97, 98 ],
            &#34;Y&#34;: [ 62, 63, 64 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 48 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 99 ]
          }
        },
        &#34;$procmux$160_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 94 ]
          }
        },
        &#34;$procmux$161_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 95 ]
          }
        },
        &#34;$procmux$162_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 96 ]
          }
        },
        &#34;$procmux$163_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 97 ]
          }
        },
        &#34;$procmux$164_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 98 ]
          }
        },
        &#34;$procmux$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 100, 101 ],
            &#34;Y&#34;: [ 102 ]
          }
        },
        &#34;$procmux$21_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 100 ]
          }
        },
        &#34;$procmux$22_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 101 ]
          }
        },
        &#34;$procmux$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 102 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 103 ]
          }
        },
        &#34;$procmux$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 104, 105 ],
            &#34;Y&#34;: [ 106 ]
          }
        },
        &#34;$procmux$30_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 104 ]
          }
        },
        &#34;$procmux$31_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 105 ]
          }
        },
        &#34;$procmux$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 106 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 107 ]
          }
        },
        &#34;$procmux$39&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 108, 109 ],
            &#34;Y&#34;: [ 110 ]
          }
        },
        &#34;$procmux$40_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 108 ]
          }
        },
        &#34;$procmux$41_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 109 ]
          }
        },
        &#34;$procmux$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 110 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 111 ]
          }
        },
        &#34;$procmux$46&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ 62, 63, 64, 62, 63, 64, 62, 63, 64, 62, 63, 64, 62, 63, 64 ],
            &#34;S&#34;: [ 112, 113, 114, 115, 116 ],
            &#34;Y&#34;: [ 117, 118, 119 ]
          }
        },
        &#34;$procmux$47_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 112 ]
          }
        },
        &#34;$procmux$48_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 113 ]
          }
        },
        &#34;$procmux$49_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 114 ]
          }
        },
        &#34;$procmux$50_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 115 ]
          }
        },
        &#34;$procmux$51_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 116 ]
          }
        },
        &#34;$procmux$53&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 117, 118, 119 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 120, 121, 122 ]
          }
        },
        &#34;$procmux$56&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 120, 121, 122 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 24, 25, 26 ]
          }
        },
        &#34;$procmux$59&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 99 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$procmux$62&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 103 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$65&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 107 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$procmux$68&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 111 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$procmux$72&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 19 ],
            &#34;Y&#34;: [ 123, 124, 125 ]
          }
        },
        &#34;$procmux$74&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 123, 124, 125 ],
            &#34;S&#34;: [ 126 ],
            &#34;Y&#34;: [ 82, 83, 84 ]
          }
        },
        &#34;$procmux$75_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 126 ]
          }
        },
        &#34;$procmux$79&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 18 ],
            &#34;Y&#34;: [ 127, 128, 129 ]
          }
        },
        &#34;$procmux$81&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 127, 128, 129 ],
            &#34;S&#34;: [ 130 ],
            &#34;Y&#34;: [ 85, 86, 87 ]
          }
        },
        &#34;$procmux$82_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 130 ]
          }
        },
        &#34;$procmux$87&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 17 ],
            &#34;Y&#34;: [ 131, 132, 133 ]
          }
        },
        &#34;$procmux$89&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 131, 132, 133 ],
            &#34;S&#34;: [ 134 ],
            &#34;Y&#34;: [ 88, 89, 90 ]
          }
        },
        &#34;$procmux$90_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 134 ]
          }
        },
        &#34;$procmux$96&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 16 ],
            &#34;Y&#34;: [ 135, 136, 137 ]
          }
        },
        &#34;$procmux$98&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 135, 136, 137 ],
            &#34;S&#34;: [ 138 ],
            &#34;Y&#34;: [ 91, 92, 93 ]
          }
        },
        &#34;$procmux$99_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27, 28, 29 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 138 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\gnt_0[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$0\\gnt_1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$0\\gnt_2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$0\\gnt_3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$0\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 62, 63, 64 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$0\\state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24, 25, 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$1\\gnt_0[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$1\\gnt_1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$1\\gnt_2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$1\\gnt_3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$1\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 62, 63, 64 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$1\\state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24, 25, 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$2\\gnt_0[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 111 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$2\\gnt_1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 107 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$2\\gnt_2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 103 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$2\\gnt_3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 99 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$2\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79, 80, 81 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$2\\state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 120, 121, 122 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$3\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 72, 73, 74 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$4\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 59, 60, 61 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$5\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43, 44, 45 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$6\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 91, 92, 93 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$7\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 88, 89, 90 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$8\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 85, 86, 87 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$9\\next_state[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82, 83, 84 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$106_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30, 31, 32 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$107_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$109_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33, 34, 35 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$110_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$112_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36, 37, 38 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$113_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$115_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 39, 40, 41 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$116_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$117_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43, 44, 45 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$118_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$125_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 49, 50, 51 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$126_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$128_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 52, 53, 54 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$129_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 48 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$131_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 55, 56, 57 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$132_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$133_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 59, 60, 61 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$134_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 58 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$141_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 65, 66, 67 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$142_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$144_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68, 69, 70 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$145_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$146_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 72, 73, 74 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$147_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 71 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$14_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 47 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$154_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 75, 76, 77 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$155_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$156_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79, 80, 81 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$157_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 78 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$159_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 62, 63, 64 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$160_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 94 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$161_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 95 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$162_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 96 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$163_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 97 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$164_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 98 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 99 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 102 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$21_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 100 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 101 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 103 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$29_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 106 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$30_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 104 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$31_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 105 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$33_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 107 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$34_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$39_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 110 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$40_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 108 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$41_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 109 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$43_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 111 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$44_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$46_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 117, 118, 119 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$47_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 112 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$48_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 113 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$49_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 114 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$50_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 115 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$51_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 116 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$53_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 120, 121, 122 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$54_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$56_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24, 25, 26 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$57_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$59_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$60_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$62_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$63_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$65_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$66_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$68_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$69_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$72_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 123, 124, 125 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$73_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$74_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82, 83, 84 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$75_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 126 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$79_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 127, 128, 129 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$80_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$81_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 85, 86, 87 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$82_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 130 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$87_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 131, 132, 133 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$88_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$89_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 88, 89, 90 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$90_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 134 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$96_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 135, 136, 137 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$97_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$98_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 91, 92, 93 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$99_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 138 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clock&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:2</a>.0-2.0&#34;
          }
        },
        &#34;gnt_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:8</a>.0-8.0&#34;
          }
        },
        &#34;gnt_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:9</a>.0-9.0&#34;
          }
        },
        &#34;gnt_2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:10</a>.0-10.0&#34;
          }
        },
        &#34;gnt_3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:11</a>.0-11.0&#34;
          }
        },
        &#34;next_state&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 62, 63, 64 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&#34;
          }
        },
        &#34;req_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:4</a>.0-4.0&#34;
          }
        },
        &#34;req_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:5</a>.0-5.0&#34;
          }
        },
        &#34;req_2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:6</a>.0-6.0&#34;
          }
        },
        &#34;req_3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:7</a>.0-7.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:3</a>.0-3.0&#34;
          }
        },
        &#34;state&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 27, 28, 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fsm_full&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fsm_full(clock, reset, req_0, req_1, req_2, req_3, gnt_0, gnt_1, gnt_2, gnt_3);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _000_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _001_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _002_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _003_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _004_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire [2:0] _005_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _006_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _007_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _008_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _009_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _010_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire [2:0] _011_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _012_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _013_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _014_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire _015_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _016_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:78</a>.0-78.0&#34; *)
  wire [2:0] _017_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _018_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _019_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _020_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _021_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _022_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _023_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:39</a>.0-39.0&#34; *)
  wire [2:0] _024_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _025_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _026_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _027_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _028_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _029_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _030_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _031_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _032_;
  wire [2:0] _033_;
  wire _034_;
  wire [2:0] _035_;
  wire _036_;
  wire [2:0] _037_;
  wire _038_;
  wire [2:0] _039_;
  wire _040_;
  wire [2:0] _041_;
  wire _042_;
  wire [2:0] _043_;
  wire _044_;
  wire [2:0] _045_;
  wire _046_;
  wire _047_;
  wire [2:0] _048_;
  wire _049_;
  wire [2:0] _050_;
  wire _051_;
  wire _052_;
  wire [2:0] _053_;
  wire _054_;
  wire [2:0] _055_;
  wire _056_;
  wire [2:0] _057_;
  wire _058_;
  wire _059_;
  wire [2:0] _060_;
  wire _061_;
  wire [2:0] _062_;
  wire _063_;
  wire [2:0] _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire [2:0] _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire [2:0] _093_;
  wire _094_;
  wire [2:0] _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire [2:0] _105_;
  wire _106_;
  wire [2:0] _107_;
  wire _108_;
  wire [2:0] _109_;
  wire _110_;
  wire [2:0] _111_;
  wire _112_;
  wire [2:0] _113_;
  wire _114_;
  wire [2:0] _115_;
  wire _116_;
  wire [2:0] _117_;
  wire _118_;
  wire [2:0] _119_;
  wire _120_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:2</a>.0-2.0&#34; *)
  input clock;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:8</a>.0-8.0&#34; *)
  output gnt_0;
  reg gnt_0;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:9</a>.0-9.0&#34; *)
  output gnt_1;
  reg gnt_1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:10</a>.0-10.0&#34; *)
  output gnt_2;
  reg gnt_2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:11</a>.0-11.0&#34; *)
  output gnt_3;
  reg gnt_3;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&#34; *)
  wire [2:0] next_state;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:4</a>.0-4.0&#34; *)
  input req_0;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:5</a>.0-5.0&#34; *)
  input req_1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:6</a>.0-6.0&#34; *)
  input req_2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:7</a>.0-7.0&#34; *)
  input req_3;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:3</a>.0-3.0&#34; *)
  input reset;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:37</a>.0-37.0&#34; *)
  reg [2:0] state;
  assign _025_ = req_0 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _026_ = req_1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _027_ = req_2 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _028_ = req_3 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _029_ = req_0 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _030_ = req_1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _031_ = req_2 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _032_ = req_3 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  always @(posedge clock)
      gnt_0 &lt;= _103_;
  always @(posedge clock)
      gnt_1 &lt;= _101_;
  always @(posedge clock)
      gnt_2 &lt;= _099_;
  always @(posedge clock)
      gnt_3 &lt;= _097_;
  always @(posedge clock)
      state &lt;= _095_;
  assign _033_ = _034_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h4 : 3&#39;h0;
  assign _035_ = _036_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _033_;
  assign _037_ = _038_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _035_;
  assign _039_ = _040_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _037_;
  assign _041_ = _042_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _039_ : 3&#39;hx;
  assign _042_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h0;
  function [0:0] _140_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _140_ = b[0:0];
      2&#39;b10:
        _140_ = b[1:1];
      default:
        _140_ = a;
    endcase
  endfunction
  assign _047_ = _140_(gnt_3, 2&#39;h1, { _059_, _052_ });
  assign _043_ = _044_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h3 : _020_;
  assign _045_ = _046_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _043_;
  assign _048_ = _049_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _045_;
  assign _050_ = _051_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _048_ : 3&#39;hx;
  assign _051_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h0;
  assign _052_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h4;
  assign _053_ = _054_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h2 : _019_;
  assign _055_ = _056_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _053_;
  assign _057_ = _058_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _055_ : 3&#39;hx;
  assign _058_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h0;
  assign _059_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h0;
  assign _060_ = _061_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h1 : _018_;
  assign _062_ = _063_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _060_ : 3&#39;hx;
  assign _063_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h0;
  function [2:0] _155_;
    input [2:0] a;
    input [14:0] b;
    input [4:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *)
    (* parallel_case *)
    case (s)
      5&#39;b00001:
        _155_ = b[2:0];
      5&#39;b00010:
        _155_ = b[5:3];
      5&#39;b00100:
        _155_ = b[8:6];
      5&#39;b01000:
        _155_ = b[11:9];
      5&#39;b10000:
        _155_ = b[14:12];
      default:
        _155_ = a;
    endcase
  endfunction
  assign _064_ = _155_(3&#39;h0, { _016_, _021_, _022_, _023_, _024_ }, { _069_, _068_, _067_, _066_, _065_ });
  assign _070_ = _071_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _047_;
  assign _065_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h4;
  assign _066_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h3;
  assign _067_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h2;
  assign _068_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h1;
  assign _069_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:43</a>.0-43.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h0;
  function [0:0] _162_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _162_ = b[0:0];
      2&#39;b10:
        _162_ = b[1:1];
      default:
        _162_ = a;
    endcase
  endfunction
  assign _072_ = _162_(gnt_2, 2&#39;h1, { _074_, _073_ });
  assign _073_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h3;
  assign _074_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h0;
  assign _075_ = _076_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _072_;
  function [0:0] _166_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _166_ = b[0:0];
      2&#39;b10:
        _166_ = b[1:1];
      default:
        _166_ = a;
    endcase
  endfunction
  assign _077_ = _166_(gnt_1, 2&#39;h1, { _079_, _078_ });
  assign _078_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h2;
  assign _079_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h0;
  assign _080_ = _081_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _077_;
  function [0:0] _170_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _170_ = b[0:0];
      2&#39;b10:
        _170_ = b[1:1];
      default:
        _170_ = a;
    endcase
  endfunction
  assign _082_ = _170_(gnt_0, 2&#39;h1, { _084_, _083_ });
  assign _083_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h1;
  assign _084_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h0;
  assign _085_ = _086_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _082_;
  function [2:0] _174_;
    input [2:0] a;
    input [14:0] b;
    input [4:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *)
    (* parallel_case *)
    case (s)
      5&#39;b00001:
        _174_ = b[2:0];
      5&#39;b00010:
        _174_ = b[5:3];
      5&#39;b00100:
        _174_ = b[8:6];
      5&#39;b01000:
        _174_ = b[11:9];
      5&#39;b10000:
        _174_ = b[14:12];
      default:
        _174_ = a;
    endcase
  endfunction
  assign _087_ = _174_(3&#39;h0, { next_state, next_state, next_state, next_state, next_state }, { _092_, _091_, _090_, _089_, _088_ });
  assign _088_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-104" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:104</a>.0-104.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h4;
  assign _089_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:101</a>.0-101.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h3;
  assign _090_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:98</a>.0-98.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h2;
  assign _091_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:95</a>.0-95.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h1;
  assign _092_ = next_state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:89</a>.0-89.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:88</a>.0-88.0&#34; *) 3&#39;h0;
  assign _093_ = _094_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;hx : _087_;
  assign _095_ = _096_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h0 : _017_;
  assign _097_ = _098_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _015_;
  assign _099_ = _100_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _014_;
  assign _101_ = _102_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _013_;
  assign _103_ = _104_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _012_;
  assign _105_ = _106_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h0 : 3&#39;h4;
  assign _107_ = _108_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _105_ : 3&#39;hx;
  assign _108_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:69</a>.0-69.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h4;
  assign _109_ = _110_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h0 : 3&#39;h3;
  assign _111_ = _112_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _109_ : 3&#39;hx;
  assign _112_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:64</a>.0-64.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h3;
  assign _113_ = _114_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h0 : 3&#39;h2;
  assign _115_ = _116_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _113_ : 3&#39;hx;
  assign _116_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:59</a>.0-59.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h2;
  assign _117_ = _118_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 3&#39;h0 : 3&#39;h1;
  assign _119_ = _120_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) _117_ : 3&#39;hx;
  assign _120_ = state == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:54</a>.0-54.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v:42</a>.0-42.0&#34; *) 3&#39;h1;
  assign _005_ = _011_;
  assign _003_ = _009_;
  assign _002_ = _008_;
  assign _001_ = _007_;
  assign _000_ = _006_;
  assign _004_ = _010_;
  assign _071_ = reset;
  assign _015_ = _070_;
  assign _076_ = reset;
  assign _014_ = _075_;
  assign _081_ = reset;
  assign _013_ = _080_;
  assign _086_ = reset;
  assign _012_ = _085_;
  assign _094_ = reset;
  assign _017_ = _093_;
  assign _096_ = reset;
  assign _011_ = _095_;
  assign _098_ = reset;
  assign _009_ = _097_;
  assign _100_ = reset;
  assign _008_ = _099_;
  assign _102_ = reset;
  assign _007_ = _101_;
  assign _104_ = reset;
  assign _006_ = _103_;
  assign _106_ = _032_;
  assign _024_ = _107_;
  assign _110_ = _031_;
  assign _023_ = _111_;
  assign _114_ = _030_;
  assign _022_ = _115_;
  assign _118_ = _029_;
  assign _021_ = _119_;
  assign _034_ = _028_;
  assign _036_ = _027_;
  assign _038_ = _026_;
  assign _040_ = _025_;
  assign _020_ = _041_;
  assign _044_ = _027_;
  assign _046_ = _026_;
  assign _049_ = _025_;
  assign _019_ = _050_;
  assign _054_ = _026_;
  assign _056_ = _025_;
  assign _018_ = _057_;
  assign _061_ = _025_;
  assign _016_ = _062_;
  assign _010_ = _064_;
  assign next_state = _064_;
endmodule

End of script. Logfile hash: f0c7f242c0, CPU: user 0.06s system 0.00s, MEM: 16.14 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 46% 2x read_uhdm (0 sec), 26% 2x write_verilog (0 sec), ...

</pre>
</body>