/*
Device Tree overlay for SSD1322 SPI controller.

Default pins (skuld v1.0):
DC#		 = 16
RESET#   = 15
SPI SCK  = 11
SPI MOSI = 10
SPI CS   = 8
*/

/dts-v1/;
/plugin/;

/ {
  compatible = "brcm,bcm2835", "brcm,bcm2708", "brcm,bcm2709";

  fragment@0 {
    target = <&spi0>;
    __overlay__ {
      status = "okay";
    };
  };

  fragment@1 {
    target = <&spidev0>;
    __overlay__ {
      status = "disabled";
    };
  };

  fragment@2 {
    target = <&spidev1>;
    __overlay__ {
      status = "disabled";
    };
  };

  fragment@3 {
    target = <&gpio>;
    __overlay__ {
      ssd1322_pins: ssd1322_pins {
        brcm,pins = <15 16>;
        brcm,function = <1 1>;
      };
    };
  };

  fragment@4 {
    target = <&spi0>;
    __overlay__ {
      #address-cells = <1>;
      #size-cells = <0>;

      ssd1322: ssd1322@0 {
        compatible = "solomon,ssd1322";
        reg = <0>;
        pinctrl-names = "default";
        pinctrl-0 = <&ssd1322_pins>;

        spi-max-frequency = <16000000>;
        buswidth = <8>;
        rotate = <0>;
        bgr = <0>;
        fps = <20>;
        reset-gpios = <&gpio 15 1>;
        dc-gpios = <&gpio 16 0>;
        debug = <3>;
      };
    };
  };

	fragment@5 {
		target = <&spi0_pins>;
		__overlay__ {
			brcm,pins = <10 11>;
		};
	};

  __overrides__ {
    speed			= <&ssd1322>,"spi-max-frequency:0";
    rotate			= <&ssd1322>,"rotate:0";
    bgr				= <&ssd1322>,"bgr:0";
    fps				= <&ssd1322>,"fps:0";
    debug			= <&ssd1322>,"debug:0";
//	dc_pin    	= <&ssd1322>,"dc-gpios:4",<&ssd1322_pins>,"brcm,pins:4"; 
//	reset_pin 	= <&ssd1322>,"reset-gpios:4",<&ssd1322_pins>,"brcm,pins:0";
  };
};