#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 14 10:33:42 2024
# Process ID: 49176
# Current directory: C:/Users/juric/OneDrive/Dokumenti/tt06-csit-luks/fpga
# Command line: vivado.exe -mode batch -source fpga.tcl
# Log file: C:/Users/juric/OneDrive/Dokumenti/tt06-csit-luks/fpga/vivado.log
# Journal file: C:/Users/juric/OneDrive/Dokumenti/tt06-csit-luks/fpga\vivado.jou
#-----------------------------------------------------------
source fpga.tcl
# set_param general.maxThreads 8
# set outputDir ./fpga_output             
# file mkdir $outputDir
no files matched glob pattern "../src/clock_divider.v"
    while executing
"glob ../src/clock_divider.v "
    invoked from within
"read_verilog  [ glob ../src/clock_divider.v ]"
    (file "fpga.tcl" line 17)
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 10:33:49 2024...
