// Copyright 2017 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#include <limits.h>
#include <stdio.h>
#include <string.h>
#include <time.h>

#include <hypervisor/acpi.h>
#include <hypervisor/decode.h>
#include <hypervisor/ports.h>
#include <magenta/assert.h>
#include <magenta/syscalls.h>
#include <magenta/syscalls/hypervisor.h>

#if __x86_64__
#include <acpica/acpi.h>
#include <acpica/actypes.h>
#endif // __x86_64__

#include "vcpu.h"

/* Memory-mapped device physical addresses. */
#define LOCAL_APIC_PHYS_BASE                    0xfee00000
#define LOCAL_APIC_PHYS_TOP                     (LOCAL_APIC_PHYS_BASE + PAGE_SIZE - 1)
#define IO_APIC_PHYS_BASE                       0xfec00000
#define IO_APIC_PHYS_TOP                        (IO_APIC_PHYS_BASE + PAGE_SIZE - 1)
#define PCI_PHYS_BASE(bus, device, function)    (0xd0000000 + (((bus) << 20) | ((device) << 15) | ((function) << 12)))
#define PCI_PHYS_TOP(bus, device, function)     (PCI_PHYS_BASE(bus, device, function) + 4095)

/* Local APIC register addresses. */
#define LOCAL_APIC_REGISTER_ID                  0x0020
#define LOCAL_APIC_REGISTER_EOI                 0x00b0
#define LOCAL_APIC_REGISTER_SVR                 0x00f0
#define LOCAL_APIC_REGISTER_ESR                 0x0280
#define LOCAL_APIC_REGISTER_LVT_TIMER           0x0320
#define LOCAL_APIC_REGISTER_LVT_ERROR           0x0370
#define LOCAL_APIC_REGISTER_INITIAL_COUNT       0x0380

/* IO APIC register addresses. */
#define IO_APIC_IOREGSEL                        0x00
#define IO_APIC_IOWIN                           0x10

/* IO APIC register addresses. */
#define IO_APIC_REGISTER_ID                     0x00
#define IO_APIC_REGISTER_VER                    0x01

/* IO APIC configuration constants. */
#define IO_APIC_VERSION                         0x11
#define FIRST_REDIRECT_OFFSET                   0x10
#define LAST_REDIRECT_OFFSET                    (FIRST_REDIRECT_OFFSET + IO_APIC_REDIRECT_OFFSETS - 1)

/* UART configuration flags. */
#define UART_STATUS_IDLE                        (1u << 6)

/* RTC register addresses. */
#define RTC_REGISTER_SECONDS                    0u
#define RTC_REGISTER_MINUTES                    2u
#define RTC_REGISTER_HOURS                      4u
#define RTC_REGISTER_DAY_OF_MONTH               7u
#define RTC_REGISTER_MONTH                      8u
#define RTC_REGISTER_YEAR                       9u
#define RTC_REGISTER_A                          10u
#define RTC_REGISTER_B                          11u
#define RTC_REGISTER_C                          12u
#define RTC_REGISTER_D                          13u

/* RTC register B flags. */
#define RTC_REGISTER_B_DAYLIGHT_SAVINGS         (1u << 0)
#define RTC_REGISTER_B_HOUR_FORMAT              (1u << 1)
#define RTC_REGISTER_B_DATA_MODE                (1u << 2)

/* I8042 status flags. */
#define I8042_STATUS_OUTPUT_FULL                (1u << 0)
#define I8042_STATUS_INPUT_FULL                 (1u << 1)

/* I8042 test constants. */
#define I8042_COMMAND_TEST                      0xaa
#define I8042_DATA_TEST_RESPONSE                0x55

/* PM register addresses. */
#define PM1A_REGISTER_ENABLE                    (ACPI_PM1_REGISTER_WIDTH / 8)

/* PCI register addresses. */
#define PCI_REGISTER_VENDOR_ID                  0x00
#define PCI_REGISTER_DEVICE_ID                  0x02
#define PCI_REGISTER_COMMAND                    0x04
#define PCI_REGISTER_REVISION_ID                0x08
#define PCI_REGISTER_PROGRAM_INTERFACE          0x09
#define PCI_REGISTER_SUB_CLASS                  0x0a
#define PCI_REGISTER_BASE_CLASS                 0x0b
#define PCI_REGISTER_HEADER_TYPE                0x0e
#define PCI_REGISTER_BAR_0                      0x10
#define PCI_REGISTER_BAR_1                      0x14
#define PCI_REGISTER_BAR_2                      0x18
#define PCI_REGISTER_BAR_3                      0x1c
#define PCI_REGISTER_BAR_4                      0x20
#define PCI_REGISTER_BAR_5                      0x24
#define PCI_REGISTER_CAPABILITIES_PTR           0x34
#define PCI_REGISTER_INTERRUPT_PIN              0x3d

/* PCI commands. */
#define PCI_COMMAND_PIO_ENABLE                  (1u << 0)

/* PCI configuration constants. */
#define PCI_HEADER_TYPE_STANDARD                0x00
#define PCI_HEADER_TYPE_PCI_BRIDGE              0x01
#define PCI_BAR_IO_TYPE_PIO                     0x01
#define PCI_VENDOR_ID_VIRTIO                    0x1af4
#define PCI_VENDOR_ID_INTEL                     0x8086
#define PCI_DEVICE_ID_VIRTIO_BLOCK              0x1001
#define PCI_DEVICE_ID_INTEL_Q35                 0x29c0
#define PCI_BAR_SIZE_ROOT_COMPLEX               0x10
#define PCI_BAR_SIZE_VIRTIO_BLOCK               0x40

#define PCI_DEVICE(addr)                        (((addr - PCI_PHYS_BASE(0, 0, 0)) >> 15) & 0xff)
#define PCI_BAR(offset)                         ((offset - PCI_REGISTER_BAR_0) / sizeof(uint32_t))

mx_status_t handle_rtc(uint8_t rtc_index, uint8_t* value) {
    time_t now = time(NULL);
    struct tm tm;
    if (localtime_r(&now, &tm) == NULL)
        return MX_ERR_INTERNAL;
    switch (rtc_index) {
    case RTC_REGISTER_SECONDS:
        *value = tm.tm_sec;
        break;
    case RTC_REGISTER_MINUTES:
        *value = tm.tm_min;
        break;
    case RTC_REGISTER_HOURS:
        *value = tm.tm_hour;
        break;
    case RTC_REGISTER_DAY_OF_MONTH:
        *value = tm.tm_mday;
        break;
    case RTC_REGISTER_MONTH:
        *value = tm.tm_mon;
        break;
    case RTC_REGISTER_YEAR:
        // RTC expects the number of years since 2000.
        *value = tm.tm_year - 100;
        break;
    case RTC_REGISTER_B:
        *value = RTC_REGISTER_B_HOUR_FORMAT | RTC_REGISTER_B_DATA_MODE;
        if (tm.tm_isdst)
            *value |= RTC_REGISTER_B_DAYLIGHT_SAVINGS;
        break;
    default:
        return MX_ERR_NOT_SUPPORTED;
    }
    return MX_OK;
}

static mx_status_t handle_port_in(vcpu_context_t* context, const mx_guest_port_in_t* port_in) {
    uint8_t input_size = 1;
    mx_guest_packet_t packet;
    memset(&packet, 0, sizeof(packet));
    packet.type = MX_GUEST_PKT_TYPE_PORT_IN;

    io_port_state_t* io_port_state = &context->guest_state->io_port_state;
    switch (port_in->port) {
    default:
        fprintf(stderr, "Unhandled port in %#x\n", port_in->port);
        return MX_ERR_NOT_SUPPORTED;
    case UART_RECEIVE_IO_PORT + 4:
        packet.port_in_ret.u8 = 0;
        break;
    case UART_STATUS_IO_PORT:
        packet.port_in_ret.u8 = UART_STATUS_IDLE;
        break;
    case RTC_DATA_PORT: {
        mx_status_t status = handle_rtc(io_port_state->rtc_index, &packet.port_in_ret.u8);
        if (status != MX_OK)
            return status;
        break;
    }
    case I8042_DATA_PORT:
        if (io_port_state->i8042_command == I8042_COMMAND_TEST) {
            packet.port_in_ret.u8 = I8042_DATA_TEST_RESPONSE;
        } else {
            packet.port_in_ret.u8 = 0;
        }
        break;
    case I8042_COMMAND_PORT:
        packet.port_in_ret.u8 = I8042_STATUS_OUTPUT_FULL;
        break;
#if __x86_64__
    case PM1_EVENT_PORT + PM1A_REGISTER_ENABLE:
        input_size = 2;
        packet.port_in_ret.u16 = io_port_state->pm1_enable;
        break;
#endif // __x86_64__
    }

    if (port_in->access_size != input_size)
        return MX_ERR_IO_DATA_INTEGRITY;
    uint32_t num_packets;
    return mx_fifo_write(context->vcpu_fifo, &packet, sizeof(packet), &num_packets);
}

static mx_status_t handle_port_out(vcpu_context_t* context, const mx_guest_port_out_t* port_out) {
    io_port_state_t* io_port_state = &context->guest_state->io_port_state;
    switch (port_out->port) {
    default:
        fprintf(stderr, "Unhandled port out %#x\n", port_out->port);
        return MX_ERR_NOT_SUPPORTED;
    case PIC1_PORT ... PIC1_PORT + 1:
    case PIC2_PORT ... PIC2_PORT + 2:
    case I8253_CONTROL_PORT:
    case I8042_DATA_PORT:
    case UART_RECEIVE_IO_PORT + 1 ... UART_RECEIVE_IO_PORT + 5:
        return MX_OK;
    case UART_RECEIVE_IO_PORT:
        for (int i = 0; i < port_out->access_size; i++) {
            io_port_state->buffer[io_port_state->offset++] = port_out->data[i];
            if (io_port_state->offset == IO_BUFFER_SIZE || port_out->data[i] == '\r') {
                printf("%.*s", io_port_state->offset, io_port_state->buffer);
                io_port_state->offset = 0;
            }
        }
        return MX_OK;
    case RTC_INDEX_PORT:
        if (port_out->access_size != 1)
            return MX_ERR_IO_DATA_INTEGRITY;
        io_port_state->rtc_index = port_out->u8;
        return MX_OK;
    case I8042_COMMAND_PORT:
        if (port_out->access_size != 1)
            return MX_ERR_IO_DATA_INTEGRITY;
        io_port_state->i8042_command = port_out->u8;
        return MX_OK;
#if __x86_64__
    case PM1_EVENT_PORT + PM1A_REGISTER_ENABLE:
        if (port_out->access_size != 2)
            return MX_ERR_IO_DATA_INTEGRITY;
        io_port_state->pm1_enable = port_out->u16;
        return MX_OK;
#endif // __x86_64__
    }
}

static uint32_t get_value(const instruction_t* inst) {
    return inst->reg != NULL ? *inst->reg : inst->imm;
}

static void apply_inst(const instruction_t* inst, uint32_t* value) {
    if (inst->type == INST_MOV_READ) {
        *inst->reg = *value;
    } else {
        *value = get_value(inst);
    }
}

static mx_status_t handle_local_apic(local_apic_state_t* local_apic_state,
                                     const mx_guest_mem_trap_t* mem_trap, instruction_t* inst) {
    MX_ASSERT(mem_trap->guest_paddr >= LOCAL_APIC_PHYS_BASE);
    mx_vaddr_t offset = mem_trap->guest_paddr - LOCAL_APIC_PHYS_BASE;
    switch (offset) {
    case LOCAL_APIC_REGISTER_ID:
        if (inst->type != INST_MOV_READ)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = 0;
        return MX_OK;
    case LOCAL_APIC_REGISTER_EOI:
        // TODO(abdulla): Correctly handle EOI.
        if (inst->type != INST_MOV_WRITE)
            return MX_ERR_INVALID_ARGS;
        return MX_OK;
    case LOCAL_APIC_REGISTER_SVR:
    case LOCAL_APIC_REGISTER_ESR:
    case LOCAL_APIC_REGISTER_LVT_TIMER:
    case LOCAL_APIC_REGISTER_LVT_ERROR: {
        // From Intel Volume 3, Section 10.5.3: Before attempt to read from the
        // ESR, software should first write to it.
        //
        // Therefore, we ignore writes to the ESR.
        if (inst->type == INST_MOV_WRITE && offset == LOCAL_APIC_REGISTER_ESR) {
            return MX_OK;
        } else if (inst->type != INST_TEST) {
            apply_inst(inst, local_apic_state->apic_addr + offset);
            return MX_OK;
        }
        return MX_ERR_NOT_SUPPORTED;
    }
    case LOCAL_APIC_REGISTER_INITIAL_COUNT:
        if (inst->type != INST_MOV_WRITE || get_value(inst) > 0)
            return MX_ERR_NOT_SUPPORTED;
        return MX_OK;
    }
    return MX_ERR_NOT_SUPPORTED;
}

static mx_status_t handle_io_apic(io_apic_state_t* io_apic_state,
                                  const mx_guest_mem_trap_t* mem_trap, instruction_t* inst) {
    MX_ASSERT(mem_trap->guest_paddr >= IO_APIC_PHYS_BASE);
    mx_vaddr_t offset = mem_trap->guest_paddr - IO_APIC_PHYS_BASE;
    switch (offset) {
    case IO_APIC_IOREGSEL:
        if (inst->type != INST_MOV_WRITE)
            return MX_ERR_NOT_SUPPORTED;
        io_apic_state->select = get_value(inst);
        return io_apic_state->select > UINT8_MAX ? MX_ERR_INVALID_ARGS : MX_OK;
    case IO_APIC_IOWIN:
        switch (io_apic_state->select) {
        case IO_APIC_REGISTER_ID:
            apply_inst(inst, &io_apic_state->id);
            return MX_OK;
        case IO_APIC_REGISTER_VER:
            if (inst->type != INST_MOV_READ)
                return MX_ERR_NOT_SUPPORTED;
            // There are two redirect offsets per redirection entry. We return
            // the maximum redirection entry index.
            //
            // From Intel 82093AA, Section 3.2.2.
            *inst->reg = (IO_APIC_REDIRECT_OFFSETS / 2 - 1) << 16 | IO_APIC_VERSION;
            return MX_OK;
        case FIRST_REDIRECT_OFFSET ... LAST_REDIRECT_OFFSET: {
            uint32_t i = io_apic_state->select - FIRST_REDIRECT_OFFSET;
            apply_inst(inst, io_apic_state->redirect + i);
            return MX_OK;
        }}
    }
    return MX_ERR_NOT_SUPPORTED;
}

static mx_status_t handle_pci_device(pci_device_state_t* pci_device_state,
                                     const mx_guest_mem_trap_t* mem_trap, instruction_t* inst,
                                     uint8_t device, uint16_t vendor_id, uint16_t device_id,
                                     uint16_t bar0_size) {
    MX_ASSERT(mem_trap->guest_paddr >= PCI_PHYS_BASE(0, device, 0));
    mx_vaddr_t offset = mem_trap->guest_paddr - PCI_PHYS_BASE(0, device, 0);
    switch (offset) {
    case PCI_REGISTER_VENDOR_ID:
        if (inst->type != INST_MOV_READ || inst->mem != 2u)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = vendor_id;
        return MX_OK;
    case PCI_REGISTER_DEVICE_ID:
        if (inst->type != INST_MOV_READ || inst->mem != 2u)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = device_id;
        return MX_OK;
    case PCI_REGISTER_COMMAND:
        if (inst->mem != 2u)
            return MX_ERR_NOT_SUPPORTED;
        if (inst->type == INST_MOV_READ) {
            *inst->reg = pci_device_state->command;
            return MX_OK;
        } else if (inst->type == INST_MOV_WRITE) {
            pci_device_state->command = get_value(inst);
            return MX_OK;
        }
        return MX_ERR_NOT_SUPPORTED;
    case PCI_REGISTER_HEADER_TYPE:
        if (inst->type != INST_MOV_READ || inst->mem != 1u)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = PCI_HEADER_TYPE_STANDARD;
        return MX_OK;
    case PCI_REGISTER_INTERRUPT_PIN:
        if (inst->type != INST_MOV_READ || inst->mem != 1u)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = 1;
        return MX_OK;
    case PCI_REGISTER_REVISION_ID:
    case PCI_REGISTER_PROGRAM_INTERFACE:
    case PCI_REGISTER_BASE_CLASS:
    case PCI_REGISTER_SUB_CLASS:
    case PCI_REGISTER_CAPABILITIES_PTR:
        if (inst->type != INST_MOV_READ || inst->mem != 1u)
            return MX_ERR_NOT_SUPPORTED;
        *inst->reg = 0;
        return MX_OK;
    case PCI_REGISTER_BAR_0: {
        if (inst->mem != 4u)
            return MX_ERR_NOT_SUPPORTED;
        uint32_t* bar = &pci_device_state->bar[PCI_BAR(offset)];
        if (inst->type == INST_MOV_READ)  {
            *inst->reg = *bar | PCI_BAR_IO_TYPE_PIO;
            return MX_OK;
        } else if (inst->type == INST_MOV_WRITE) {
            // We zero bits in the BAR in order to set the size.
            *bar = (get_value(inst) & ~(bar0_size - 1)) | PCI_BAR_IO_TYPE_PIO;
            return MX_OK;
        }
        return MX_ERR_NOT_SUPPORTED;
    }
    case PCI_REGISTER_BAR_1:
    case PCI_REGISTER_BAR_2:
    case PCI_REGISTER_BAR_3:
    case PCI_REGISTER_BAR_4:
    case PCI_REGISTER_BAR_5:
        if (inst->mem != 4u)
            return MX_ERR_NOT_SUPPORTED;
        if (inst->type == INST_MOV_READ)
            *inst->reg = 0;
        return MX_OK;
    }
    return MX_ERR_NOT_SUPPORTED;
}

static mx_status_t unhandled_mem_trap(const mx_guest_mem_trap_t* mem_trap, instruction_t* inst) {
    fprintf(stderr, "Unhandled address %#lx\n", mem_trap->guest_paddr);
    if (inst->type == INST_MOV_READ)
        *inst->reg = UINT64_MAX;
    return MX_OK;
}

static mx_status_t handle_mem_trap(vcpu_context_t* context, const mx_guest_mem_trap_t* mem_trap) {
    mx_guest_gpr_t guest_gpr;
    mx_status_t status = mx_hypervisor_op(context->guest, MX_HYPERVISOR_OP_GUEST_GET_GPR,
                                          NULL, 0, &guest_gpr, sizeof(guest_gpr));
    if (status != MX_OK)
        return status;

    instruction_t inst;
#if __aarch64__
    status = MX_ERR_NOT_SUPPORTED;
#elif __x86_64__
    status = decode_instruction(mem_trap->instruction_buffer, mem_trap->instruction_length,
                                &guest_gpr, &inst);
#else
#error Unsupported architecture
#endif

    if (status != MX_OK) {
        fprintf(stderr, "Unsupported instruction\n");
    } else {
        status = MX_ERR_UNAVAILABLE;
        switch (mem_trap->guest_paddr) {
        case LOCAL_APIC_PHYS_BASE ... LOCAL_APIC_PHYS_TOP:
            status = handle_local_apic(&context->local_apic_state, mem_trap, &inst);
            break;
        case IO_APIC_PHYS_BASE ... IO_APIC_PHYS_TOP:
            mtx_lock(&context->guest_state->mutex);
            status = handle_io_apic(&context->guest_state->io_apic_state, mem_trap, &inst);
            mtx_unlock(&context->guest_state->mutex);
            break;
        case PCI_PHYS_BASE(0, 0, 0) ... PCI_PHYS_TOP(0, 0, 0):
            mtx_lock(&context->guest_state->mutex);
            status = handle_pci_device(&context->guest_state->pci_device_state[0], mem_trap, &inst,
                                       0, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_Q35,
                                       PCI_BAR_SIZE_ROOT_COMPLEX);
            mtx_unlock(&context->guest_state->mutex);
            break;
        case PCI_PHYS_BASE(0, 1, 0) ... PCI_PHYS_TOP(0, 1, 0):
            mtx_lock(&context->guest_state->mutex);
            status = handle_pci_device(&context->guest_state->pci_device_state[1], mem_trap, &inst,
                                       1, PCI_VENDOR_ID_VIRTIO, PCI_DEVICE_ID_VIRTIO_BLOCK,
                                       PCI_BAR_SIZE_VIRTIO_BLOCK);
            mtx_unlock(&context->guest_state->mutex);
            break;
        default:
            status = unhandled_mem_trap(mem_trap, &inst);
            break;
        }
    }

    mx_guest_packet_t packet;
    packet.type = MX_GUEST_PKT_TYPE_MEM_TRAP;
    packet.mem_trap_ret.fault = status != MX_OK;

    // If there was an attempt to read from memory, update the GPRs.
    if (status == MX_OK && inst.type == INST_MOV_READ) {
        status = mx_hypervisor_op(context->guest, MX_HYPERVISOR_OP_GUEST_SET_GPR,
                                  &guest_gpr, sizeof(guest_gpr), NULL, 0);
        if (status != MX_OK)
            return status;
    }
    uint32_t num_packets;
    return mx_fifo_write(context->vcpu_fifo, &packet, sizeof(packet), &num_packets);
}

static mx_status_t vcpu_wait(mx_handle_t vcpu_fifo, mx_signals_t signals) {
    mx_signals_t observed = 0;
    while (!(observed & signals)) {
        mx_status_t status = mx_object_wait_one(vcpu_fifo, signals | MX_FIFO_PEER_CLOSED,
                                                MX_TIME_INFINITE, &observed);
        if (status != MX_OK)
            return status;
        if (observed & MX_FIFO_PEER_CLOSED)
            return MX_ERR_PEER_CLOSED;
    }
    return MX_OK;
}

mx_status_t vcpu_loop(vcpu_context_t* context) {
    mx_guest_packet_t packet[PAGE_SIZE / MX_GUEST_MAX_PKT_SIZE];
    while (true) {
        mx_status_t status = vcpu_wait(context->vcpu_fifo, MX_FIFO_READABLE);
        if (status != MX_OK) {
            fprintf(stderr, "Failed to wait for readable on the VCPU: %d\n", status);
            return status;
        }

        uint32_t num_packets;
        status = mx_fifo_read(context->vcpu_fifo, &packet, sizeof(packet), &num_packets);
        if (status != MX_OK)
            return status;

        for (uint32_t i = 0; i < num_packets; i++) {
            mx_status_t status;
            switch (packet[i].type) {
            case MX_GUEST_PKT_TYPE_PORT_IN:
                mtx_lock(&context->guest_state->mutex);
                status = handle_port_in(context, &packet[i].port_in);
                mtx_unlock(&context->guest_state->mutex);
                break;
            case MX_GUEST_PKT_TYPE_PORT_OUT:
                mtx_lock(&context->guest_state->mutex);
                status = handle_port_out(context, &packet[i].port_out);
                mtx_unlock(&context->guest_state->mutex);
                break;
            case MX_GUEST_PKT_TYPE_MEM_TRAP:
                status = handle_mem_trap(context, &packet[i].mem_trap);
                break;
            default:
                fprintf(stderr, "Unhandled guest packet %d\n", packet[i].type);
                return MX_ERR_NOT_SUPPORTED;
            }
            if (status != MX_OK) {
                fprintf(stderr, "Failed to handle guest packet %d: %d\n", packet[i].type, status);
                return status;
            }
        }
    }
}
