[10/29 15:28:50      0s] 
[10/29 15:28:50      0s] Cadence Innovus(TM) Implementation System.
[10/29 15:28:50      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/29 15:28:50      0s] 
[10/29 15:28:50      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[10/29 15:28:50      0s] Options:	
[10/29 15:28:50      0s] Date:		Sat Oct 29 15:28:50 2022
[10/29 15:28:50      0s] Host:		cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB)
[10/29 15:28:50      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[10/29 15:28:50      0s] 
[10/29 15:28:50      0s] License:
[10/29 15:28:50      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[10/29 15:28:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/29 15:29:00      9s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[10/29 15:29:00      9s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[10/29 15:29:00      9s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[10/29 15:29:00      9s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[10/29 15:29:00      9s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[10/29 15:29:00      9s] @(#)CDS: CPE v17.12-s076
[10/29 15:29:00      9s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[10/29 15:29:00      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[10/29 15:29:00      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/29 15:29:00      9s] @(#)CDS: RCDB 11.10
[10/29 15:29:00      9s] --- Running on cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB) ---
[10/29 15:29:00      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l.

[10/29 15:29:00      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[10/29 15:29:00     10s] 
[10/29 15:29:00     10s] **INFO:  MMMC transition support version v31-84 
[10/29 15:29:00     10s] 
[10/29 15:29:00     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/29 15:29:00     10s] <CMD> suppressMessage ENCEXT-2799
[10/29 15:29:00     10s] <CMD> getVersion
[10/29 15:29:00     10s] <CMD> getVersion
[10/29 15:29:00     10s] [INFO] Loading PVS 16.12-s208 fill procedures
[10/29 15:29:01     10s] <CMD> getDrawView
[10/29 15:29:01     10s] <CMD> loadWorkspace -name Physical
[10/29 15:29:01     10s] <CMD> win
[10/29 15:31:06     37s] <CMD> save_global Default.globals
[10/29 15:31:08     37s] <CMD> set init_gnd_net {VSS VSSO}
[10/29 15:31:08     37s] <CMD> set init_lef_file {../../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../pdk/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[10/29 15:31:08     37s] <CMD> set init_verilog ieee_netlist.v
[10/29 15:31:08     37s] <CMD> set init_mmmc_file viewDefinition.tcl
[10/29 15:31:08     37s] <CMD> set init_io_file padframe.io
[10/29 15:31:08     37s] <CMD> set init_pwr_net {VDD VDDO}
[10/29 15:31:08     37s] <CMD> init_design
[10/29 15:31:08     37s] #% Begin Load MMMC data ... (date=10/29 15:31:08, mem=482.1M)
[10/29 15:31:08     37s] #% End Load MMMC data ... (date=10/29 15:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=482.1M, current mem=481.9M)
[10/29 15:31:08     37s] 
[10/29 15:31:08     37s] Loading LEF file ../../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[10/29 15:31:08     37s] 
[10/29 15:31:08     37s] Loading LEF file ../../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[10/29 15:31:08     37s] Set DBUPerIGU to M2 pitch 560.
[10/29 15:31:08     37s] 
[10/29 15:31:08     37s] Loading LEF file ../../pdk/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 15:31:08     37s] Type 'man IMPLF-200' for more detail.
[10/29 15:31:08     37s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/29 15:31:08     37s] To increase the message display limit, refer to the product command reference manual.
[10/29 15:31:08     37s] 
[10/29 15:31:08     37s] viaInitial starts at Sat Oct 29 15:31:08 2022
viaInitial ends at Sat Oct 29 15:31:08 2022
Loading view definition file from viewDefinition.tcl
[10/29 15:31:08     37s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[10/29 15:31:09     37s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[10/29 15:31:09     37s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[10/29 15:31:09     37s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[10/29 15:31:09     37s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[10/29 15:31:09     38s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[10/29 15:31:09     38s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[10/29 15:31:09     38s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[10/29 15:31:09     38s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[10/29 15:31:09     38s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/29 15:31:09     38s] Read 93 cells in library 'tsl18cio250_max' 
[10/29 15:31:09     38s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[10/29 15:31:09     38s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[10/29 15:31:09     38s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[10/29 15:31:10     38s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[10/29 15:31:10     38s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[10/29 15:31:10     38s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[10/29 15:31:10     38s] Read 93 cells in library 'tsl18cio250_min' 
[10/29 15:31:10     38s] *** End library_loading (cpu=0.02min, real=0.03min, mem=28.8M, fe_cpu=0.65min, fe_real=2.33min, fe_mem=566.7M) ***
[10/29 15:31:10     38s] #% Begin Load netlist data ... (date=10/29 15:31:10, mem=564.2M)
[10/29 15:31:10     38s] *** Begin netlist parsing (mem=566.7M) ***
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[10/29 15:31:10     38s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/29 15:31:10     38s] To increase the message display limit, refer to the product command reference manual.
[10/29 15:31:10     38s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 15:31:10     38s] Created 627 new cells from 4 timing libraries.
[10/29 15:31:10     38s] Reading netlist ...
[10/29 15:31:10     38s] Backslashed names will retain backslash and a trailing blank character.
[10/29 15:31:10     38s] Reading verilog netlist 'ieee_netlist.v'
[10/29 15:31:10     38s] 
[10/29 15:31:10     38s] *** Memory Usage v#1 (Current mem = 566.684M, initial mem = 187.895M) ***
[10/29 15:31:10     38s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=566.7M) ***
[10/29 15:31:10     39s] #% End Load netlist data ... (date=10/29 15:31:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=564.2M, current mem=519.6M)
[10/29 15:31:10     39s] Top level cell is ieee754.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/29 15:31:10     39s] Type 'man IMPTS-282' for more detail.
[10/29 15:31:10     39s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[10/29 15:31:10     39s] To increase the message display limit, refer to the product command reference manual.
[10/29 15:31:10     39s] Hooked 1254 DB cells to tlib cells.
[10/29 15:31:10     39s] Starting recursive module instantiation check.
[10/29 15:31:10     39s] No recursion found.
[10/29 15:31:10     39s] Building hierarchical netlist for Cell ieee754 ...
[10/29 15:31:10     39s] *** Netlist is unique.
[10/29 15:31:10     39s] ** info: there are 1324 modules.
[10/29 15:31:10     39s] ** info: there are 13358 stdCell insts.
[10/29 15:31:10     39s] ** info: there are 106 Pad insts.
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] *** Memory Usage v#1 (Current mem = 599.105M, initial mem = 187.895M) ***
[10/29 15:31:10     39s] Reading IO assignment file "padframe.io" ...
[10/29 15:31:10     39s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[10/29 15:31:10     39s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/29 15:31:10     39s] Type 'man IMPFP-3961' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/29 15:31:10     39s] Type 'man IMPFP-3961' for more detail.
[10/29 15:31:10     39s] Horizontal Layer M1 offset = 0 (derived)
[10/29 15:31:10     39s] Vertical Layer M2 offset = 280 (derived)
[10/29 15:31:10     39s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[10/29 15:31:10     39s] Set Default Net Delay as 1000 ps.
[10/29 15:31:10     39s] Set Default Net Load as 0.5 pF. 
[10/29 15:31:10     39s] Set Default Input Pin Transition as 0.1 ps.
[10/29 15:31:10     39s] Extraction setup Delayed 
[10/29 15:31:10     39s] *Info: initialize multi-corner CTS.
[10/29 15:31:10     39s] Reading timing constraints file '/home/vlsi6/akash_dicd/ieee754/ieee.sdc' ...
[10/29 15:31:10     39s] Current (total cpu=0:00:39.4, real=0:02:20, peak res=668.3M, current mem=668.3M)
[10/29 15:31:10     39s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/vlsi6/akash_dicd/ieee754/ieee.sdc, Line 85).
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] INFO (CTE): Reading of timing constraints file /home/vlsi6/akash_dicd/ieee754/ieee.sdc completed, with 1 WARNING
[10/29 15:31:10     39s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi6/akash_dicd/ieee754/ieee.sdc : Skipped unsupported command: set_units
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=684.3M, current mem=684.3M)
[10/29 15:31:10     39s] Current (total cpu=0:00:39.5, real=0:02:20, peak res=684.3M, current mem=684.3M)
[10/29 15:31:10     39s] Creating Cell Server ...(0, 1, 1, 1)
[10/29 15:31:10     39s] Summary for sequential cells identification: 
[10/29 15:31:10     39s]   Identified SBFF number: 114
[10/29 15:31:10     39s]   Identified MBFF number: 0
[10/29 15:31:10     39s]   Identified SB Latch number: 0
[10/29 15:31:10     39s]   Identified MB Latch number: 0
[10/29 15:31:10     39s]   Not identified SBFF number: 6
[10/29 15:31:10     39s]   Not identified MBFF number: 0
[10/29 15:31:10     39s]   Not identified SB Latch number: 0
[10/29 15:31:10     39s]   Not identified MB Latch number: 0
[10/29 15:31:10     39s]   Number of sequential cells which are not FFs: 83
[10/29 15:31:10     39s] Total number of combinational cells: 321
[10/29 15:31:10     39s] Total number of sequential cells: 203
[10/29 15:31:10     39s] Total number of tristate cells: 10
[10/29 15:31:10     39s] Total number of level shifter cells: 0
[10/29 15:31:10     39s] Total number of power gating cells: 0
[10/29 15:31:10     39s] Total number of isolation cells: 0
[10/29 15:31:10     39s] Total number of power switch cells: 0
[10/29 15:31:10     39s] Total number of pulse generator cells: 0
[10/29 15:31:10     39s] Total number of always on buffers: 0
[10/29 15:31:10     39s] Total number of retention cells: 0
[10/29 15:31:10     39s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[10/29 15:31:10     39s] Total number of usable buffers: 13
[10/29 15:31:10     39s] List of unusable buffers:
[10/29 15:31:10     39s] Total number of unusable buffers: 0
[10/29 15:31:10     39s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[10/29 15:31:10     39s] Total number of usable inverters: 12
[10/29 15:31:10     39s] List of unusable inverters:
[10/29 15:31:10     39s] Total number of unusable inverters: 0
[10/29 15:31:10     39s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[10/29 15:31:10     39s] Total number of identified usable delay cells: 13
[10/29 15:31:10     39s] List of identified unusable delay cells:
[10/29 15:31:10     39s] Total number of identified unusable delay cells: 0
[10/29 15:31:10     39s] Creating Cell Server, finished. 
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] Deleting Cell Server ...
[10/29 15:31:10     39s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[10/29 15:31:10     39s] Extraction setup Started 
[10/29 15:31:10     39s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/29 15:31:10     39s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 15:31:10     39s] Type 'man IMPEXT-2773' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/29 15:31:10     39s] Type 'man IMPEXT-2776' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/29 15:31:10     39s] Type 'man IMPEXT-2776' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/29 15:31:10     39s] Type 'man IMPEXT-2776' for more detail.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 15:31:10     39s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 15:31:10     39s] Summary of Active RC-Corners : 
[10/29 15:31:10     39s]  
[10/29 15:31:10     39s]  Analysis View: my_analysis_view_setup
[10/29 15:31:10     39s]     RC-Corner Name        : my_rc_corner_worst
[10/29 15:31:10     39s]     RC-Corner Index       : 0
[10/29 15:31:10     39s]     RC-Corner Temperature : 25 Celsius
[10/29 15:31:10     39s]     RC-Corner Cap Table   : ''
[10/29 15:31:10     39s]     RC-Corner PreRoute Res Factor         : 1
[10/29 15:31:10     39s]     RC-Corner PreRoute Cap Factor         : 1
[10/29 15:31:10     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/29 15:31:10     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/29 15:31:10     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/29 15:31:10     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/29 15:31:10     39s]  
[10/29 15:31:10     39s]  Analysis View: my_analysis_view_hold
[10/29 15:31:10     39s]     RC-Corner Name        : my_rc_corner_worst
[10/29 15:31:10     39s]     RC-Corner Index       : 0
[10/29 15:31:10     39s]     RC-Corner Temperature : 25 Celsius
[10/29 15:31:10     39s]     RC-Corner Cap Table   : ''
[10/29 15:31:10     39s]     RC-Corner PreRoute Res Factor         : 1
[10/29 15:31:10     39s]     RC-Corner PreRoute Cap Factor         : 1
[10/29 15:31:10     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/29 15:31:10     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/29 15:31:10     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/29 15:31:10     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/29 15:31:10     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/29 15:31:10     39s] 
[10/29 15:31:10     39s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:31:10     39s] Severity  ID               Count  Summary                                  
[10/29 15:31:10     39s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/29 15:31:10     39s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[10/29 15:31:10     39s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[10/29 15:31:10     39s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[10/29 15:31:10     39s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[10/29 15:31:10     39s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[10/29 15:31:10     39s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[10/29 15:31:10     39s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[10/29 15:31:10     39s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[10/29 15:31:10     39s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[10/29 15:31:10     39s] *** Message Summary: 1607 warning(s), 20 error(s)
[10/29 15:31:10     39s] 
[10/29 15:31:15     40s] <CMD> fit
[10/29 15:34:30     59s] <CMD> uiSetTool ruler
[10/29 15:35:04     63s] <CMD> init_design
[10/29 15:35:04     63s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[10/29 15:35:04     63s] 
[10/29 15:35:04     63s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:35:04     63s] Severity  ID               Count  Summary                                  
[10/29 15:35:04     63s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[10/29 15:35:04     63s] *** Message Summary: 1 warning(s), 0 error(s)
[10/29 15:35:04     63s] 
[10/29 15:35:24     65s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 3220 3220 50 50 50 50
[10/29 15:35:24     65s] Horizontal Layer M1 offset = 0 (derived)
[10/29 15:35:24     65s] Vertical Layer M2 offset = 280 (derived)
[10/29 15:35:24     65s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[10/29 15:35:24     65s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/29 15:35:35     66s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 3220 3220 100 100 100 100
[10/29 15:35:35     66s] Horizontal Layer M1 offset = 0 (derived)
[10/29 15:35:35     66s] Vertical Layer M2 offset = 280 (derived)
[10/29 15:35:35     66s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[10/29 15:35:35     66s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/29 15:35:51     67s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[10/29 15:35:51     67s] Added 64 of filler cell 'pfeed10000' on top side.
[10/29 15:35:54     67s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[10/29 15:35:54     67s] Added 64 of filler cell 'pfeed10000' on right side.
[10/29 15:35:56     68s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[10/29 15:35:56     68s] Added 64 of filler cell 'pfeed10000' on left side.
[10/29 15:35:58     68s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[10/29 15:35:58     68s] Added 64 of filler cell 'pfeed10000' on bottom side.
[10/29 15:36:00     68s] <CMD> fit
[10/29 15:36:16     69s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[10/29 15:36:16     69s] 13486 new pwr-pin connections were made to global net 'VDD'.
[10/29 15:36:16     69s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[10/29 15:36:16     69s] 13486 new gnd-pin connections were made to global net 'VSS'.
[10/29 15:36:16     69s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[10/29 15:36:16     69s] 128 new pwr-pin connections were made to global net 'VDDO'.
[10/29 15:36:17     69s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[10/29 15:36:17     69s] 128 new gnd-pin connections were made to global net 'VSSO'.
[10/29 15:36:42     72s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 15 -spacing 10 -offset 10
[10/29 15:36:42     72s] #% Begin addRing (date=10/29 15:36:42, mem=965.5M)
[10/29 15:36:42     72s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[10/29 15:36:42     72s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[10/29 15:36:42     72s] 
[10/29 15:36:42     72s] Ring generation is complete.
[10/29 15:36:42     72s] vias are now being generated.
[10/29 15:36:42     72s] addRing created 8 wires.
[10/29 15:36:42     72s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/29 15:36:42     72s] +--------+----------------+----------------+
[10/29 15:36:42     72s] |  Layer |     Created    |     Deleted    |
[10/29 15:36:42     72s] +--------+----------------+----------------+
[10/29 15:36:42     72s] |   M3   |        4       |       NA       |
[10/29 15:36:42     72s] |  TOP_V |        8       |        0       |
[10/29 15:36:42     72s] |  TOP_M |        4       |       NA       |
[10/29 15:36:42     72s] +--------+----------------+----------------+
[10/29 15:36:42     72s] #% End addRing (date=10/29 15:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.9M, current mem=966.9M)
[10/29 15:36:45     72s] <CMD> undo
[10/29 15:37:01     73s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 25 -spacing 10 -offset 10
[10/29 15:37:01     73s] #% Begin addRing (date=10/29 15:37:01, mem=966.9M)
[10/29 15:37:01     73s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[10/29 15:37:01     73s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[10/29 15:37:01     73s] 
[10/29 15:37:01     73s] Ring generation is complete.
[10/29 15:37:01     73s] vias are now being generated.
[10/29 15:37:01     73s] addRing created 8 wires.
[10/29 15:37:01     73s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/29 15:37:01     73s] +--------+----------------+----------------+
[10/29 15:37:01     73s] |  Layer |     Created    |     Deleted    |
[10/29 15:37:01     73s] +--------+----------------+----------------+
[10/29 15:37:01     73s] |   M3   |        4       |       NA       |
[10/29 15:37:01     73s] |  TOP_V |        8       |        0       |
[10/29 15:37:01     73s] |  TOP_M |        4       |       NA       |
[10/29 15:37:01     73s] +--------+----------------+----------------+
[10/29 15:37:01     73s] #% End addRing (date=10/29 15:37:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.9M, current mem=966.9M)
[10/29 15:37:24     75s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[10/29 15:37:24     75s] #% Begin sroute (date=10/29 15:37:24, mem=966.9M)
[10/29 15:37:24     75s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[10/29 15:37:24     75s] *** Begin SPECIAL ROUTE on Sat Oct 29 15:37:24 2022 ***
[10/29 15:37:24     75s] SPECIAL ROUTE ran on directory: /home/vlsi6/akash_dicd/ieee754
[10/29 15:37:24     75s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.el7.x86_64 Xeon 3.10Ghz)
[10/29 15:37:24     75s] 
[10/29 15:37:24     75s] Begin option processing ...
[10/29 15:37:24     75s] srouteConnectPowerBump set to false
[10/29 15:37:24     75s] routeSelectNet set to "VDD VSS"
[10/29 15:37:24     75s] routeSpecial set to true
[10/29 15:37:24     75s] srouteBlockPin set to "useLef"
[10/29 15:37:24     75s] srouteBottomLayerLimit set to 1
[10/29 15:37:24     75s] srouteBottomTargetLayerLimit set to 1
[10/29 15:37:24     75s] srouteCrossoverViaBottomLayer set to 1
[10/29 15:37:24     75s] srouteCrossoverViaTopLayer set to 4
[10/29 15:37:24     75s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[10/29 15:37:24     75s] srouteFollowCorePinEnd set to 3
[10/29 15:37:24     75s] srouteJogControl set to "preferWithChanges differentLayer"
[10/29 15:37:24     75s] sroutePadPinAllPorts set to true
[10/29 15:37:24     75s] sroutePreserveExistingRoutes set to true
[10/29 15:37:24     75s] srouteRoutePowerBarPortOnBothDir set to true
[10/29 15:37:24     75s] srouteStopBlockPin set to "nearestTarget"
[10/29 15:37:24     75s] srouteTopLayerLimit set to 4
[10/29 15:37:24     75s] srouteTopTargetLayerLimit set to 4
[10/29 15:37:24     75s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1816.00 megs.
[10/29 15:37:24     75s] 
[10/29 15:37:24     75s] Reading DB technology information...
[10/29 15:37:24     75s] Finished reading DB technology information.
[10/29 15:37:24     75s] Reading floorplan and netlist information...
[10/29 15:37:24     76s] Finished reading floorplan and netlist information.
[10/29 15:37:24     76s] Read in 8 layers, 4 routing layers, 1 overlap layer
[10/29 15:37:24     76s] Read in 1083 macros, 92 used
[10/29 15:37:24     76s] Read in 472 components
[10/29 15:37:24     76s]   84 core components: 84 unplaced, 0 placed, 0 fixed
[10/29 15:37:24     76s]   384 pad components: 0 unplaced, 256 placed, 128 fixed
[10/29 15:37:24     76s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[10/29 15:37:24     76s] Read in 106 logical pins
[10/29 15:37:24     76s] Read in 106 nets
[10/29 15:37:24     76s] Read in 4 special nets, 2 routed
[10/29 15:37:24     76s] Read in 680 terminals
[10/29 15:37:24     76s] 2 nets selected.
[10/29 15:37:24     76s] 
[10/29 15:37:24     76s] Begin power routing ...
[10/29 15:37:24     76s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[10/29 15:37:24     76s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[10/29 15:37:24     76s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[10/29 15:37:24     76s]   Number of IO ports routed: 11
[10/29 15:37:24     76s]   Number of Block ports routed: 0
[10/29 15:37:24     76s]   Number of Stripe ports routed: 0
[10/29 15:37:24     76s]   Number of Pad ports routed: 0
[10/29 15:37:24     76s]   Number of Power Bump ports routed: 0
[10/29 15:37:24     76s]   Number of Pad Ring connections: 1099
[10/29 15:37:24     76s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1872.00 megs.
[10/29 15:37:24     76s] 
[10/29 15:37:24     76s] 
[10/29 15:37:24     76s] 
[10/29 15:37:24     76s]  Begin updating DB with routing results ...
[10/29 15:37:24     76s]  Updating DB with 3 via definition ...Extracting standard cell pins and blockage ...... 
[10/29 15:37:24     76s] Pin and blockage extraction finished
[10/29 15:37:24     76s] 
[10/29 15:37:24     76s] 
sroute post-processing starts at Sat Oct 29 15:37:24 2022
The viaGen is rebuilding shadow vias for net VDD.
[10/29 15:37:25     76s] sroute post-processing ends at Sat Oct 29 15:37:25 2022
sroute created 1112 wires.
[10/29 15:37:25     76s] ViaGen created 13 vias, deleted 0 via to avoid violation.
[10/29 15:37:25     76s] +--------+----------------+----------------+
[10/29 15:37:25     76s] |  Layer |     Created    |     Deleted    |
[10/29 15:37:25     76s] +--------+----------------+----------------+
[10/29 15:37:25     76s] |   M2   |       248      |       NA       |
[10/29 15:37:25     76s] |   V3   |        2       |        0       |
[10/29 15:37:25     76s] |   M3   |       604      |       NA       |
[10/29 15:37:25     76s] |  TOP_V |       11       |        0       |
[10/29 15:37:25     76s] |  TOP_M |       260      |       NA       |
[10/29 15:37:25     76s] +--------+----------------+----------------+
[10/29 15:37:25     76s] #% End sroute (date=10/29 15:37:25, total cpu=0:00:00.4, real=0:00:01.0, peak res=1021.2M, current mem=1021.2M)
[10/29 15:38:15     81s] <CMD> fit
[10/29 15:38:18     81s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[10/29 15:38:18     81s] #% Begin addStripe (date=10/29 15:38:18, mem=1021.2M)
[10/29 15:38:18     81s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[10/29 15:38:18     81s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[10/29 15:38:18     81s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[10/29 15:38:18     81s] 
[10/29 15:38:18     81s] Starting stripe generation ...
[10/29 15:38:18     81s] Non-Default Mode Option Settings :
[10/29 15:38:18     81s]   NONE
[10/29 15:38:18     81s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (484.46, 2925.00) (484.46, 2950.00).
[10/29 15:38:18     81s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (644.46, 2925.00) (644.46, 2950.00).
[10/29 15:38:18     81s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (804.46, 2925.00) (804.46, 2950.00).
[10/29 15:38:18     81s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (1084.46, 2925.00) (1084.46, 2950.00).
[10/29 15:38:18     81s] Stripe generation is complete.
[10/29 15:38:18     81s] vias are now being generated.
[10/29 15:38:18     81s] addStripe created 136 wires.
[10/29 15:38:18     81s] ViaGen created 254 vias, deleted 0 via to avoid violation.
[10/29 15:38:18     81s] +--------+----------------+----------------+
[10/29 15:38:18     81s] |  Layer |     Created    |     Deleted    |
[10/29 15:38:18     81s] +--------+----------------+----------------+
[10/29 15:38:18     81s] |   M3   |        5       |       NA       |
[10/29 15:38:18     81s] |  TOP_V |       254      |        0       |
[10/29 15:38:18     81s] |  TOP_M |       131      |       NA       |
[10/29 15:38:18     81s] +--------+----------------+----------------+
[10/29 15:38:18     81s] #% End addStripe (date=10/29 15:38:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1021.9M, current mem=1021.9M)
[10/29 15:38:27     82s] <CMD> undo
[10/29 15:39:06     86s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 60 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[10/29 15:39:07     86s] #% Begin addStripe (date=10/29 15:39:06, mem=1022.0M)
[10/29 15:39:07     86s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[10/29 15:39:07     86s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[10/29 15:39:07     86s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[10/29 15:39:07     86s] 
[10/29 15:39:07     86s] Starting stripe generation ...
[10/29 15:39:07     86s] Non-Default Mode Option Settings :
[10/29 15:39:07     86s]   NONE
[10/29 15:39:07     86s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (484.46, 2925.00) (484.46, 2950.00).
[10/29 15:39:07     86s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (1084.46, 2925.00) (1084.46, 2950.00).
[10/29 15:39:07     86s] Stripe generation is complete.
[10/29 15:39:07     86s] vias are now being generated.
[10/29 15:39:07     86s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M3 at (625.62, 2890.00) (662.00, 2915.00)
[10/29 15:39:07     86s] addStripe created 91 wires.
[10/29 15:39:07     86s] ViaGen created 167 vias, deleted 0 via to avoid violation.
[10/29 15:39:07     86s] +--------+----------------+----------------+
[10/29 15:39:07     86s] |  Layer |     Created    |     Deleted    |
[10/29 15:39:07     86s] +--------+----------------+----------------+
[10/29 15:39:07     86s] |   M3   |        3       |       NA       |
[10/29 15:39:07     86s] |  TOP_V |       167      |        0       |
[10/29 15:39:07     86s] |  TOP_M |       88       |       NA       |
[10/29 15:39:07     86s] +--------+----------------+----------------+
[10/29 15:39:07     86s] #% End addStripe (date=10/29 15:39:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.0M, current mem=1022.0M)
[10/29 15:39:24     87s] <CMD> setPlaceMode -fp false
[10/29 15:39:35     88s] <CMD> report_message -start_cmd
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -maxRouteLayer
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[10/29 15:39:35     88s] <CMD> getPlaceMode -timingDriven -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -adaptive -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[10/29 15:39:35     88s] <CMD> getPlaceMode -ignoreScan -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -ignoreScan
[10/29 15:39:35     88s] <CMD> getPlaceMode -repairPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -repairPlace
[10/29 15:39:35     88s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[10/29 15:39:35     88s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[10/29 15:39:35     88s] <CMD> um::push_snapshot_stack
[10/29 15:39:35     88s] <CMD> getDesignMode -quiet -flowEffort
[10/29 15:39:35     88s] <CMD> getDesignMode -highSpeedCore -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -adaptive
[10/29 15:39:35     88s] <CMD> set spgFlowInInitialPlace 1
[10/29 15:39:35     88s] <CMD> getPlaceMode -sdpAlignment -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -softGuide -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -useSdpGroup -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -sdpAlignment -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[10/29 15:39:35     88s] <CMD> getPlaceMode -sdpPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -sdpPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[10/29 15:39:35     88s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[10/29 15:39:35     88s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[10/29 15:39:35     88s] [check_scan_connected]: number of scan connected with missing definition = 3, number of scan = 39, number of sequential = 1242, percentage of missing scan cell = 0.24% (3 / 1242)
[10/29 15:39:35     88s] <CMD> getPlaceMode -place_check_library -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -trimView -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[10/29 15:39:35     88s] <CMD> getPlaceMode -congEffort -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[10/29 15:39:35     88s] <CMD> getPlaceMode -ignoreScan -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -ignoreScan
[10/29 15:39:35     88s] <CMD> getPlaceMode -repairPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -repairPlace
[10/29 15:39:35     88s] <CMD> getPlaceMode -congEffort -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -fp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -timingDriven -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -user -timingDriven
[10/29 15:39:35     88s] <CMD> getPlaceMode -fastFp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -clusterMode -quiet
[10/29 15:39:35     88s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[10/29 15:39:35     88s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[10/29 15:39:35     88s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -forceTiming -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -fp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -fastfp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -timingDriven -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -fp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -fastfp -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -powerDriven -quiet
[10/29 15:39:35     88s] <CMD> getExtractRCMode -quiet -engine
[10/29 15:39:35     88s] <CMD> getAnalysisMode -quiet -clkSrcPath
[10/29 15:39:35     88s] <CMD> getAnalysisMode -quiet -clockPropagation
[10/29 15:39:35     88s] <CMD> getAnalysisMode -quiet -cppr
[10/29 15:39:35     88s] <CMD> setExtractRCMode -engine preRoute
[10/29 15:39:35     88s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[10/29 15:39:35     88s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:39:35     88s] <CMD_INTERNAL> isAnalysisModeSetup
[10/29 15:39:35     88s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -macroPlaceMode -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -enableDistPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:39:35     88s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[10/29 15:39:35     88s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[10/29 15:39:35     88s] <CMD> getPlaceMode -enableDistPlace -quiet
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -expNewFastMode
[10/29 15:39:35     88s] <CMD> setPlaceMode -expHiddenFastMode 1
[10/29 15:39:35     88s] <CMD> setPlaceMode -reset -ignoreScan
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[10/29 15:39:35     88s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[10/29 15:39:35     88s] *** Starting placeDesign default flow ***
[10/29 15:39:35     88s] <CMD> getAnalysisMode -quiet -honorClockDomains
[10/29 15:39:35     88s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[10/29 15:39:35     88s] <CMD> getAnalysisMode -quiet -honorClockDomains
[10/29 15:39:35     88s] **INFO: Enable pre-place timing setting for timing analysis
[10/29 15:39:35     88s] Set Using Default Delay Limit as 101.
[10/29 15:39:35     88s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/29 15:39:35     88s] <CMD> set delaycal_use_default_delay_limit 101
[10/29 15:39:35     88s] Set Default Net Delay as 0 ps.
[10/29 15:39:35     88s] <CMD> set delaycal_default_net_delay 0
[10/29 15:39:35     88s] Set Default Net Load as 0 pF. 
[10/29 15:39:35     88s] <CMD> set delaycal_default_net_load 0
[10/29 15:39:35     88s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[10/29 15:39:35     88s] <CMD> getAnalysisMode -clkSrcPath -quiet
[10/29 15:39:35     88s] <CMD> getAnalysisMode -clockPropagation -quiet
[10/29 15:39:35     88s] <CMD> getAnalysisMode -checkType -quiet
[10/29 15:39:35     88s] <CMD> buildTimingGraph
[10/29 15:39:35     88s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[10/29 15:39:35     88s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[10/29 15:39:35     88s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[10/29 15:39:35     88s] **INFO: Analyzing IO path groups for slack adjustment
[10/29 15:39:35     88s] <CMD> get_global timing_enable_path_group_priority
[10/29 15:39:35     88s] <CMD> get_global timing_constraint_enable_group_path_resetting
[10/29 15:39:35     88s] <CMD> set_global timing_enable_path_group_priority false
[10/29 15:39:35     88s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[10/29 15:39:35     88s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[10/29 15:39:35     88s] <CMD> set_global _is_ipo_interactive_path_groups 1
[10/29 15:39:35     88s] <CMD> group_path -name in2reg_tmp.14106 -from {0xe0 0xe3} -to 0xe4 -ignore_source_of_trigger_arc
[10/29 15:39:35     88s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[10/29 15:39:35     88s] <CMD> set_global _is_ipo_interactive_path_groups 1
[10/29 15:39:35     88s] <CMD> group_path -name in2out_tmp.14106 -from {0xe7 0xea} -to 0xeb -ignore_source_of_trigger_arc
[10/29 15:39:35     88s] <CMD> set_global _is_ipo_interactive_path_groups 1
[10/29 15:39:35     88s] <CMD> group_path -name reg2reg_tmp.14106 -from 0xed -to 0xee
[10/29 15:39:35     88s] <CMD> set_global _is_ipo_interactive_path_groups 1
[10/29 15:39:35     88s] <CMD> group_path -name reg2out_tmp.14106 -from 0xf1 -to 0xf2
[10/29 15:39:36     89s] <CMD> setPathGroupOptions reg2reg_tmp.14106 -effortLevel high
[10/29 15:39:36     89s] Effort level <high> specified for reg2reg_tmp.14106 path_group
[10/29 15:39:36     89s] #################################################################################
[10/29 15:39:36     89s] # Design Stage: PreRoute
[10/29 15:39:36     89s] # Design Name: ieee754
[10/29 15:39:36     89s] # Design Mode: 90nm
[10/29 15:39:36     89s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:39:36     89s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:39:36     89s] # Signoff Settings: SI Off 
[10/29 15:39:36     89s] #################################################################################
[10/29 15:39:36     89s] Calculate delays in BcWc mode...
[10/29 15:39:36     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1059.1M, InitMEM = 1059.1M)
[10/29 15:39:36     89s] Start delay calculation (fullDC) (1 T). (MEM=1059.11)
[10/29 15:39:36     89s] AAE DB initialization (MEM=1075.44 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/29 15:39:36     89s] <CMD_INTERNAL> isAnalysisModeSetup
[10/29 15:39:36     89s] <CMD> getAnalysisMode -analysisType -quiet
[10/29 15:39:36     89s] <CMD_INTERNAL> isAnalysisModeSetup
[10/29 15:39:36     89s] <CMD> all_setup_analysis_views
[10/29 15:39:36     89s] <CMD> all_hold_analysis_views
[10/29 15:39:36     89s] <CMD> get_analysis_view $view -delay_corner
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -power_domain_list
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -library_set
[10/29 15:39:36     89s] <CMD> get_library_set $libSetName -si
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -late_library_set
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -early_library_set
[10/29 15:39:36     89s] <CMD> get_analysis_view $view -delay_corner
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -power_domain_list
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -library_set
[10/29 15:39:36     89s] <CMD> get_library_set $libSetName -si
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -late_library_set
[10/29 15:39:36     89s] <CMD> get_delay_corner $dcCorner -early_library_set
[10/29 15:39:36     89s] Start AAE Lib Loading. (MEM=1075.44)
[10/29 15:39:36     89s] End AAE Lib Loading. (MEM=1275.72 CPU=0:00:00.0 Real=0:00:00.0)
[10/29 15:39:36     89s] End AAE Lib Interpolated Model. (MEM=1275.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:39:36     89s] First Iteration Infinite Tw... 
[10/29 15:39:38     91s] Total number of fetched objects 15079
[10/29 15:39:38     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:39:38     91s] End delay calculation. (MEM=1347.9 CPU=0:00:01.4 REAL=0:00:02.0)
[10/29 15:39:38     91s] End delay calculation (fullDC). (MEM=1250.53 CPU=0:00:01.9 REAL=0:00:02.0)
[10/29 15:39:38     91s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1250.5M) ***
[10/29 15:39:38     91s] <CMD> reset_path_group -name reg2out_tmp.14106
[10/29 15:39:38     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[10/29 15:39:38     91s] <CMD> reset_path_group -name in2reg_tmp.14106
[10/29 15:39:38     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[10/29 15:39:38     91s] <CMD> reset_path_group -name in2out_tmp.14106
[10/29 15:39:38     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[10/29 15:39:38     91s] <CMD> reset_path_group -name reg2reg_tmp.14106
[10/29 15:39:38     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[10/29 15:39:38     91s] **INFO: Disable pre-place timing setting for timing analysis
[10/29 15:39:38     91s] <CMD> setDelayCalMode -ignoreNetLoad false
[10/29 15:39:38     91s] Set Using Default Delay Limit as 1000.
[10/29 15:39:38     91s] <CMD> set delaycal_use_default_delay_limit 1000
[10/29 15:39:38     91s] Set Default Net Delay as 1000 ps.
[10/29 15:39:38     91s] <CMD> set delaycal_default_net_delay 1000ps
[10/29 15:39:38     91s] Set Default Net Load as 0.5 pF. 
[10/29 15:39:38     91s] <CMD> set delaycal_default_net_load 0.5pf
[10/29 15:39:38     91s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[10/29 15:39:38     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:39:38     91s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:39:38     91s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:39:38     91s] Deleted 0 physical inst  (cell - / prefix -).
[10/29 15:39:38     91s] *** Starting "NanoPlace(TM) placement v#10 (mem=1236.2M)" ...
[10/29 15:39:38     91s] <CMD> setDelayCalMode -engine feDc
[10/29 15:39:38     91s] No user setting net weight.
[10/29 15:39:38     91s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[10/29 15:39:38     91s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:38     91s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:38     91s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:38     91s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:38     91s] #std cell=13358 (0 fixed + 13358 movable) #block=0 (0 floating + 0 preplaced)
[10/29 15:39:38     91s] #ioInst=388 #net=15011 #term=55663 #term/net=3.71, #fixedIo=388, #floatIo=0, #fixedPin=102, #floatPin=0
[10/29 15:39:38     91s] stdCell: 13358 single + 0 double + 0 multi
[10/29 15:39:38     91s] Total standard cell length = 65.8661 (mm), area = 0.3689 (mm^2)
[10/29 15:39:38     91s] Core basic site is CoreSite
[10/29 15:39:38     91s] Estimated cell power/ground rail width = 0.700 um
[10/29 15:39:38     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:39:38     91s] Mark StBox On SiteArr starts
[10/29 15:39:38     91s] Mark StBox On SiteArr ends
[10/29 15:39:38     91s] spiAuditVddOnBottomForRows for llg="default" starts
[10/29 15:39:38     91s] spiAuditVddOnBottomForRows ends
[10/29 15:39:38     91s] Apply auto density screen in pre-place stage.
[10/29 15:39:38     91s] Auto density screen increases utilization from 0.058 to 0.058
[10/29 15:39:38     91s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1236.2M
[10/29 15:39:38     91s] Average module density = 0.058.
[10/29 15:39:38     91s] Density for the design = 0.058.
[10/29 15:39:38     91s]        = stdcell_area 117618 sites (368850 um^2) / alloc_area 2025000 sites (6350400 um^2).
[10/29 15:39:38     91s] Pin Density = 0.02749.
[10/29 15:39:38     91s]             = total # of pins 55663 / total area 2025000.
[10/29 15:39:38     91s] Initial padding reaches pin density 0.482 for top
[10/29 15:39:38     91s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 141349.592
[10/29 15:39:38     91s] Initial padding increases density from 0.058 to 0.104 for top
[10/29 15:39:38     91s] === lastAutoLevel = 10 
[10/29 15:39:38     91s] [adp] 0:1:0:1
[10/29 15:39:38     91s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[10/29 15:39:40     92s] Iteration  1: Total net bbox = 8.710e+05 (4.06e+05 4.65e+05)
[10/29 15:39:40     92s]               Est.  stn bbox = 1.014e+06 (4.66e+05 5.48e+05)
[10/29 15:39:40     92s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1201.5M
[10/29 15:39:40     92s] Iteration  2: Total net bbox = 8.710e+05 (4.06e+05 4.65e+05)
[10/29 15:39:40     92s]               Est.  stn bbox = 1.014e+06 (4.66e+05 5.48e+05)
[10/29 15:39:40     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1201.5M
[10/29 15:39:40     92s] exp_mt_sequential is set from setPlaceMode option to 1
[10/29 15:39:40     92s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/29 15:39:40     92s] place_exp_mt_interval set to default 32
[10/29 15:39:40     92s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/29 15:39:41     93s] Iteration  3: Total net bbox = 6.944e+05 (3.39e+05 3.56e+05)
[10/29 15:39:41     93s]               Est.  stn bbox = 8.766e+05 (4.20e+05 4.56e+05)
[10/29 15:39:41     93s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1222.5M
[10/29 15:39:42     94s] Iteration  4: Total net bbox = 6.635e+05 (3.20e+05 3.43e+05)
[10/29 15:39:42     94s]               Est.  stn bbox = 8.404e+05 (3.99e+05 4.41e+05)
[10/29 15:39:42     94s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1222.5M
[10/29 15:39:43     95s] Iteration  5: Total net bbox = 6.700e+05 (3.10e+05 3.60e+05)
[10/29 15:39:43     95s]               Est.  stn bbox = 8.545e+05 (3.90e+05 4.65e+05)
[10/29 15:39:43     95s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1222.5M
[10/29 15:39:45     97s] Iteration  6: Total net bbox = 6.966e+05 (3.18e+05 3.78e+05)
[10/29 15:39:45     97s]               Est.  stn bbox = 8.923e+05 (4.02e+05 4.90e+05)
[10/29 15:39:45     97s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1226.5M
[10/29 15:39:45     97s] Iteration  7: Total net bbox = 7.127e+05 (3.32e+05 3.81e+05)
[10/29 15:39:45     97s]               Est.  stn bbox = 9.092e+05 (4.16e+05 4.93e+05)
[10/29 15:39:45     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.5M
[10/29 15:39:45     97s] Iteration  8: Total net bbox = 7.127e+05 (3.32e+05 3.81e+05)
[10/29 15:39:45     97s]               Est.  stn bbox = 9.092e+05 (4.16e+05 4.93e+05)
[10/29 15:39:45     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.5M
[10/29 15:39:47     99s] Starting Early Global Route rough congestion estimation: mem = 1226.5M
[10/29 15:39:47     99s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[10/29 15:39:47     99s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[10/29 15:39:47     99s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[10/29 15:39:47     99s] (I)       Reading DB...
[10/29 15:39:47     99s] (I)       before initializing RouteDB syMemory usage = 1226.5 MB
[10/29 15:39:47     99s] (I)       congestionReportName   : 
[10/29 15:39:47     99s] (I)       layerRangeFor2DCongestion : 
[10/29 15:39:47     99s] (I)       buildTerm2TermWires    : 1
[10/29 15:39:47     99s] (I)       doTrackAssignment      : 1
[10/29 15:39:47     99s] (I)       dumpBookshelfFiles     : 0
[10/29 15:39:47     99s] (I)       numThreads             : 1
[10/29 15:39:47     99s] (I)       bufferingAwareRouting  : false
[10/29 15:39:47     99s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:39:47     99s] (I)       honorPin               : false
[10/29 15:39:47     99s] (I)       honorPinGuide          : true
[10/29 15:39:47     99s] (I)       honorPartition         : false
[10/29 15:39:47     99s] (I)       allowPartitionCrossover: false
[10/29 15:39:47     99s] (I)       honorSingleEntry       : true
[10/29 15:39:47     99s] (I)       honorSingleEntryStrong : true
[10/29 15:39:47     99s] (I)       handleViaSpacingRule   : false
[10/29 15:39:47     99s] (I)       handleEolSpacingRule   : false
[10/29 15:39:47     99s] (I)       PDConstraint           : none
[10/29 15:39:47     99s] (I)       expBetterNDRHandling   : false
[10/29 15:39:47     99s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:39:47     99s] (I)       routingEffortLevel     : 3
[10/29 15:39:47     99s] (I)       effortLevel            : standard
[10/29 15:39:47     99s] [NR-eGR] minRouteLayer          : 2
[10/29 15:39:47     99s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:39:47     99s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:39:47     99s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:39:47     99s] (I)       numRowsPerGCell        : 15
[10/29 15:39:47     99s] (I)       speedUpLargeDesign     : 0
[10/29 15:39:47     99s] (I)       multiThreadingTA       : 1
[10/29 15:39:47     99s] (I)       blkAwareLayerSwitching : 1
[10/29 15:39:47     99s] (I)       optimizationMode       : false
[10/29 15:39:47     99s] (I)       routeSecondPG          : false
[10/29 15:39:47     99s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:39:47     99s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:39:47     99s] (I)       punchThroughDistance   : 500.00
[10/29 15:39:47     99s] (I)       scenicBound            : 1.15
[10/29 15:39:47     99s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:39:47     99s] (I)       source-to-sink ratio   : 0.00
[10/29 15:39:47     99s] (I)       targetCongestionRatioH : 1.00
[10/29 15:39:47     99s] (I)       targetCongestionRatioV : 1.00
[10/29 15:39:47     99s] (I)       layerCongestionRatio   : 0.70
[10/29 15:39:47     99s] (I)       m1CongestionRatio      : 0.10
[10/29 15:39:47     99s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:39:47     99s] (I)       localRouteEffort       : 1.00
[10/29 15:39:47     99s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:39:47     99s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:39:47     99s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:39:47     99s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:39:47     99s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:39:47     99s] (I)       routeVias              : 
[10/29 15:39:47     99s] (I)       readTROption           : true
[10/29 15:39:47     99s] (I)       extraSpacingFactor     : 1.00
[10/29 15:39:47     99s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:39:47     99s] (I)       routeSelectedNetsOnly  : false
[10/29 15:39:47     99s] (I)       clkNetUseMaxDemand     : false
[10/29 15:39:47     99s] (I)       extraDemandForClocks   : 0
[10/29 15:39:47     99s] (I)       steinerRemoveLayers    : false
[10/29 15:39:47     99s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:39:47     99s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:39:47     99s] (I)       similarTopologyRoutingFast : false
[10/29 15:39:47     99s] (I)       spanningTreeRefinement : false
[10/29 15:39:47     99s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:39:47     99s] (I)       starting read tracks
[10/29 15:39:47     99s] (I)       build grid graph
[10/29 15:39:47     99s] (I)       build grid graph start
[10/29 15:39:47     99s] [NR-eGR] Layer1 has no routable track
[10/29 15:39:47     99s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:39:47     99s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:39:47     99s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:39:47     99s] (I)       build grid graph end
[10/29 15:39:47     99s] (I)       numViaLayers=4
[10/29 15:39:47     99s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:47     99s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:39:47     99s] (I)       Reading via VL for layer: 2 
[10/29 15:39:47     99s] (I)       end build via table
[10/29 15:39:47     99s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:39:47     99s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:39:47     99s] (I)       readDataFromPlaceDB
[10/29 15:39:47     99s] (I)       Read net information..
[10/29 15:39:47     99s] [NR-eGR] Read numTotalNets=15011  numIgnoredNets=0
[10/29 15:39:47     99s] (I)       Read testcase time = 0.010 seconds
[10/29 15:39:47     99s] 
[10/29 15:39:47     99s] (I)       read default dcut vias
[10/29 15:39:47     99s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:47     99s] (I)       Reading via V3 for layer: 1 
[10/29 15:39:47     99s] (I)       Reading via VL for layer: 2 
[10/29 15:39:47     99s] (I)       build grid graph start
[10/29 15:39:47     99s] (I)       build grid graph end
[10/29 15:39:47     99s] (I)       Model blockage into capacity
[10/29 15:39:47     99s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:39:47     99s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:39:47     99s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:39:47     99s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:39:47     99s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:39:47     99s] (I)       Modeling time = 0.000 seconds
[10/29 15:39:47     99s] 
[10/29 15:39:47     99s] (I)       Number of ignored nets = 0
[10/29 15:39:47     99s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:39:47     99s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:39:47     99s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:39:47     99s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:39:47     99s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:39:47     99s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1226.5 MB
[10/29 15:39:47     99s] (I)       Ndr track 0 does not exist
[10/29 15:39:47     99s] (I)       Layer1  viaCost=300.00
[10/29 15:39:47     99s] (I)       Layer2  viaCost=100.00
[10/29 15:39:47     99s] (I)       Layer3  viaCost=200.00
[10/29 15:39:47     99s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:39:47     99s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:39:47     99s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:39:47     99s] (I)       Site Width          :   560  (dbu)
[10/29 15:39:47     99s] (I)       Row Height          :  5600  (dbu)
[10/29 15:39:47     99s] (I)       GCell Width         : 84000  (dbu)
[10/29 15:39:47     99s] (I)       GCell Height        : 84000  (dbu)
[10/29 15:39:47     99s] (I)       grid                :    39    39     4
[10/29 15:39:47     99s] (I)       vertical capacity   :     0 84000     0 84000
[10/29 15:39:47     99s] (I)       horizontal capacity :     0     0 84000     0
[10/29 15:39:47     99s] (I)       Default wire width  :   230   280   280   440
[10/29 15:39:47     99s] (I)       Default wire space  :   230   280   280   460
[10/29 15:39:47     99s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:39:47     99s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:39:47     99s] (I)       Num tracks per GCell: 182.61 150.00 150.00 75.00
[10/29 15:39:47     99s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:39:47     99s] (I)       Num of masks        :     1     1     1     1
[10/29 15:39:47     99s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:39:47     99s] (I)       --------------------------------------------------------
[10/29 15:39:47     99s] 
[10/29 15:39:47     99s] [NR-eGR] ============ Routing rule table ============
[10/29 15:39:47     99s] [NR-eGR] Rule id 0. Nets 15011 
[10/29 15:39:47     99s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:39:47     99s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:39:47     99s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:47     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:47     99s] [NR-eGR] ========================================
[10/29 15:39:47     99s] [NR-eGR] 
[10/29 15:39:47     99s] (I)       After initializing earlyGlobalRoute syMemory usage = 1226.5 MB
[10/29 15:39:47     99s] (I)       Loading and dumping file time : 0.05 seconds
[10/29 15:39:47     99s] (I)       ============= Initialization =============
[10/29 15:39:47     99s] (I)       numLocalWires=68510  numGlobalNetBranches=17883  numLocalNetBranches=16501
[10/29 15:39:47     99s] (I)       totalPins=55663  totalGlobalPin=10689 (19.20%)
[10/29 15:39:47     99s] (I)       total 2D Cap : 380322 = (152387 H, 227935 V)
[10/29 15:39:47     99s] (I)       ============  Phase 1a Route ============
[10/29 15:39:47     99s] (I)       Phase 1a runs 0.00 seconds
[10/29 15:39:47     99s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 15:39:47     99s] (I)       Usage: 10719 = (4907 H, 5812 V) = (3.22% H, 2.55% V) = (4.122e+05um H, 4.882e+05um V)
[10/29 15:39:47     99s] (I)       
[10/29 15:39:47     99s] (I)       ============  Phase 1b Route ============
[10/29 15:39:47     99s] (I)       Phase 1b runs 0.00 seconds
[10/29 15:39:47     99s] (I)       Usage: 10719 = (4907 H, 5812 V) = (3.22% H, 2.55% V) = (4.122e+05um H, 4.882e+05um V)
[10/29 15:39:47     99s] (I)       
[10/29 15:39:47     99s] (I)       earlyGlobalRoute overflow: 0.37% H + 1.46% V
[10/29 15:39:47     99s] 
[10/29 15:39:47     99s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.34% V
[10/29 15:39:47     99s] Finished Early Global Route rough congestion estimation: mem = 1226.5M
[10/29 15:39:47     99s] earlyGlobalRoute rough estimation gcell size 15 row height
[10/29 15:39:47     99s] Congestion driven padding in post-place stage.
[10/29 15:39:48    100s] Congestion driven padding increases utilization from 0.079 to 0.079
[10/29 15:39:48    100s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1226.5M
[10/29 15:39:48    100s] Global placement CDP skipped at cutLevel 9.
[10/29 15:39:48    100s] Iteration  9: Total net bbox = 8.423e+05 (3.90e+05 4.52e+05)
[10/29 15:39:48    100s]               Est.  stn bbox = 1.081e+06 (4.92e+05 5.90e+05)
[10/29 15:39:48    100s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1230.5M
[10/29 15:39:48    100s] Iteration 10: Total net bbox = 8.423e+05 (3.90e+05 4.52e+05)
[10/29 15:39:48    100s]               Est.  stn bbox = 1.081e+06 (4.92e+05 5.90e+05)
[10/29 15:39:48    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.5M
[10/29 15:39:50    102s] Starting Early Global Route rough congestion estimation: mem = 1230.5M
[10/29 15:39:50    102s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[10/29 15:39:50    102s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[10/29 15:39:50    102s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[10/29 15:39:50    102s] (I)       Reading DB...
[10/29 15:39:50    102s] (I)       before initializing RouteDB syMemory usage = 1230.5 MB
[10/29 15:39:50    102s] (I)       congestionReportName   : 
[10/29 15:39:50    102s] (I)       layerRangeFor2DCongestion : 
[10/29 15:39:50    102s] (I)       buildTerm2TermWires    : 1
[10/29 15:39:50    102s] (I)       doTrackAssignment      : 1
[10/29 15:39:50    102s] (I)       dumpBookshelfFiles     : 0
[10/29 15:39:50    102s] (I)       numThreads             : 1
[10/29 15:39:50    102s] (I)       bufferingAwareRouting  : false
[10/29 15:39:50    102s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:39:50    102s] (I)       honorPin               : false
[10/29 15:39:50    102s] (I)       honorPinGuide          : true
[10/29 15:39:50    102s] (I)       honorPartition         : false
[10/29 15:39:50    102s] (I)       allowPartitionCrossover: false
[10/29 15:39:50    102s] (I)       honorSingleEntry       : true
[10/29 15:39:50    102s] (I)       honorSingleEntryStrong : true
[10/29 15:39:50    102s] (I)       handleViaSpacingRule   : false
[10/29 15:39:50    102s] (I)       handleEolSpacingRule   : false
[10/29 15:39:50    102s] (I)       PDConstraint           : none
[10/29 15:39:50    102s] (I)       expBetterNDRHandling   : false
[10/29 15:39:50    102s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:39:50    102s] (I)       routingEffortLevel     : 3
[10/29 15:39:50    102s] (I)       effortLevel            : standard
[10/29 15:39:50    102s] [NR-eGR] minRouteLayer          : 2
[10/29 15:39:50    102s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:39:50    102s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:39:50    102s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:39:50    102s] (I)       numRowsPerGCell        : 8
[10/29 15:39:50    102s] (I)       speedUpLargeDesign     : 0
[10/29 15:39:50    102s] (I)       multiThreadingTA       : 1
[10/29 15:39:50    102s] (I)       blkAwareLayerSwitching : 1
[10/29 15:39:50    102s] (I)       optimizationMode       : false
[10/29 15:39:50    102s] (I)       routeSecondPG          : false
[10/29 15:39:50    102s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:39:50    102s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:39:50    102s] (I)       punchThroughDistance   : 500.00
[10/29 15:39:50    102s] (I)       scenicBound            : 1.15
[10/29 15:39:50    102s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:39:50    102s] (I)       source-to-sink ratio   : 0.00
[10/29 15:39:50    102s] (I)       targetCongestionRatioH : 1.00
[10/29 15:39:50    102s] (I)       targetCongestionRatioV : 1.00
[10/29 15:39:50    102s] (I)       layerCongestionRatio   : 0.70
[10/29 15:39:50    102s] (I)       m1CongestionRatio      : 0.10
[10/29 15:39:50    102s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:39:50    102s] (I)       localRouteEffort       : 1.00
[10/29 15:39:50    102s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:39:50    102s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:39:50    102s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:39:50    102s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:39:50    102s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:39:50    102s] (I)       routeVias              : 
[10/29 15:39:50    102s] (I)       readTROption           : true
[10/29 15:39:50    102s] (I)       extraSpacingFactor     : 1.00
[10/29 15:39:50    102s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:39:50    102s] (I)       routeSelectedNetsOnly  : false
[10/29 15:39:50    102s] (I)       clkNetUseMaxDemand     : false
[10/29 15:39:50    102s] (I)       extraDemandForClocks   : 0
[10/29 15:39:50    102s] (I)       steinerRemoveLayers    : false
[10/29 15:39:50    102s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:39:50    102s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:39:50    102s] (I)       similarTopologyRoutingFast : false
[10/29 15:39:50    102s] (I)       spanningTreeRefinement : false
[10/29 15:39:50    102s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:39:50    102s] (I)       starting read tracks
[10/29 15:39:50    102s] (I)       build grid graph
[10/29 15:39:50    102s] (I)       build grid graph start
[10/29 15:39:50    102s] [NR-eGR] Layer1 has no routable track
[10/29 15:39:50    102s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:39:50    102s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:39:50    102s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:39:50    102s] (I)       build grid graph end
[10/29 15:39:50    102s] (I)       numViaLayers=4
[10/29 15:39:50    102s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:50    102s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:39:50    102s] (I)       Reading via VL for layer: 2 
[10/29 15:39:50    102s] (I)       end build via table
[10/29 15:39:50    102s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:39:50    102s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:39:50    102s] (I)       readDataFromPlaceDB
[10/29 15:39:50    102s] (I)       Read net information..
[10/29 15:39:50    102s] [NR-eGR] Read numTotalNets=15011  numIgnoredNets=0
[10/29 15:39:50    102s] (I)       Read testcase time = 0.010 seconds
[10/29 15:39:50    102s] 
[10/29 15:39:50    102s] (I)       read default dcut vias
[10/29 15:39:50    102s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:50    102s] (I)       Reading via V3 for layer: 1 
[10/29 15:39:50    102s] (I)       Reading via VL for layer: 2 
[10/29 15:39:50    102s] (I)       build grid graph start
[10/29 15:39:50    102s] (I)       build grid graph end
[10/29 15:39:50    102s] (I)       Model blockage into capacity
[10/29 15:39:50    102s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:39:50    102s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:39:50    102s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:39:50    102s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:39:50    102s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:39:50    102s] (I)       Modeling time = 0.000 seconds
[10/29 15:39:50    102s] 
[10/29 15:39:50    102s] (I)       Number of ignored nets = 0
[10/29 15:39:50    102s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:39:50    102s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:39:50    102s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:39:50    102s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:39:50    102s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:39:50    102s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1230.5 MB
[10/29 15:39:50    102s] (I)       Ndr track 0 does not exist
[10/29 15:39:50    102s] (I)       Layer1  viaCost=300.00
[10/29 15:39:50    102s] (I)       Layer2  viaCost=100.00
[10/29 15:39:50    102s] (I)       Layer3  viaCost=200.00
[10/29 15:39:50    102s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:39:50    102s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:39:50    102s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:39:50    102s] (I)       Site Width          :   560  (dbu)
[10/29 15:39:50    102s] (I)       Row Height          :  5600  (dbu)
[10/29 15:39:50    102s] (I)       GCell Width         : 44800  (dbu)
[10/29 15:39:50    102s] (I)       GCell Height        : 44800  (dbu)
[10/29 15:39:50    102s] (I)       grid                :    72    72     4
[10/29 15:39:50    102s] (I)       vertical capacity   :     0 44800     0 44800
[10/29 15:39:50    102s] (I)       horizontal capacity :     0     0 44800     0
[10/29 15:39:50    102s] (I)       Default wire width  :   230   280   280   440
[10/29 15:39:50    102s] (I)       Default wire space  :   230   280   280   460
[10/29 15:39:50    102s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:39:50    102s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:39:50    102s] (I)       Num tracks per GCell: 97.39 80.00 80.00 40.00
[10/29 15:39:50    102s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:39:50    102s] (I)       Num of masks        :     1     1     1     1
[10/29 15:39:50    102s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:39:50    102s] (I)       --------------------------------------------------------
[10/29 15:39:50    102s] 
[10/29 15:39:50    102s] [NR-eGR] ============ Routing rule table ============
[10/29 15:39:50    102s] [NR-eGR] Rule id 0. Nets 15011 
[10/29 15:39:50    102s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:39:50    102s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:39:50    102s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:50    102s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:50    102s] [NR-eGR] ========================================
[10/29 15:39:50    102s] [NR-eGR] 
[10/29 15:39:50    102s] (I)       After initializing earlyGlobalRoute syMemory usage = 1230.5 MB
[10/29 15:39:50    102s] (I)       Loading and dumping file time : 0.06 seconds
[10/29 15:39:50    102s] (I)       ============= Initialization =============
[10/29 15:39:50    102s] (I)       numLocalWires=56758  numGlobalNetBranches=17674  numLocalNetBranches=10813
[10/29 15:39:50    102s] (I)       totalPins=55663  totalGlobalPin=18799 (33.77%)
[10/29 15:39:50    102s] (I)       total 2D Cap : 701428 = (281601 H, 419827 V)
[10/29 15:39:50    102s] (I)       ============  Phase 1a Route ============
[10/29 15:39:50    102s] (I)       Phase 1a runs 0.00 seconds
[10/29 15:39:50    102s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:39:50    102s] (I)       Usage: 22507 = (10550 H, 11957 V) = (3.75% H, 2.85% V) = (4.726e+05um H, 5.357e+05um V)
[10/29 15:39:50    102s] (I)       
[10/29 15:39:50    102s] (I)       ============  Phase 1b Route ============
[10/29 15:39:50    102s] (I)       Usage: 22507 = (10550 H, 11957 V) = (3.75% H, 2.85% V) = (4.726e+05um H, 5.357e+05um V)
[10/29 15:39:50    102s] (I)       
[10/29 15:39:50    102s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 15:39:50    102s] 
[10/29 15:39:50    102s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 15:39:50    102s] Finished Early Global Route rough congestion estimation: mem = 1230.5M
[10/29 15:39:50    102s] earlyGlobalRoute rough estimation gcell size 8 row height
[10/29 15:39:50    102s] Congestion driven padding in post-place stage.
[10/29 15:39:50    102s] Congestion driven padding increases utilization from 0.079 to 0.079
[10/29 15:39:50    102s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1230.5M
[10/29 15:39:51    103s] Global placement CDP skipped at cutLevel 11.
[10/29 15:39:51    103s] Iteration 11: Total net bbox = 9.390e+05 (4.47e+05 4.92e+05)
[10/29 15:39:51    103s]               Est.  stn bbox = 1.210e+06 (5.67e+05 6.43e+05)
[10/29 15:39:51    103s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1230.5M
[10/29 15:39:51    103s] Iteration 12: Total net bbox = 9.390e+05 (4.47e+05 4.92e+05)
[10/29 15:39:51    103s]               Est.  stn bbox = 1.210e+06 (5.67e+05 6.43e+05)
[10/29 15:39:51    103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.5M
[10/29 15:39:52    104s] Starting Early Global Route rough congestion estimation: mem = 1230.5M
[10/29 15:39:52    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[10/29 15:39:52    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[10/29 15:39:52    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[10/29 15:39:52    104s] (I)       Reading DB...
[10/29 15:39:52    104s] (I)       before initializing RouteDB syMemory usage = 1230.5 MB
[10/29 15:39:52    104s] (I)       congestionReportName   : 
[10/29 15:39:52    104s] (I)       layerRangeFor2DCongestion : 
[10/29 15:39:52    104s] (I)       buildTerm2TermWires    : 1
[10/29 15:39:52    104s] (I)       doTrackAssignment      : 1
[10/29 15:39:52    104s] (I)       dumpBookshelfFiles     : 0
[10/29 15:39:52    104s] (I)       numThreads             : 1
[10/29 15:39:52    104s] (I)       bufferingAwareRouting  : false
[10/29 15:39:52    104s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:39:52    104s] (I)       honorPin               : false
[10/29 15:39:52    104s] (I)       honorPinGuide          : true
[10/29 15:39:52    104s] (I)       honorPartition         : false
[10/29 15:39:52    104s] (I)       allowPartitionCrossover: false
[10/29 15:39:52    104s] (I)       honorSingleEntry       : true
[10/29 15:39:52    104s] (I)       honorSingleEntryStrong : true
[10/29 15:39:52    104s] (I)       handleViaSpacingRule   : false
[10/29 15:39:52    104s] (I)       handleEolSpacingRule   : false
[10/29 15:39:52    104s] (I)       PDConstraint           : none
[10/29 15:39:52    104s] (I)       expBetterNDRHandling   : false
[10/29 15:39:52    104s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:39:52    104s] (I)       routingEffortLevel     : 3
[10/29 15:39:52    104s] (I)       effortLevel            : standard
[10/29 15:39:52    104s] [NR-eGR] minRouteLayer          : 2
[10/29 15:39:52    104s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:39:52    104s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:39:52    104s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:39:52    104s] (I)       numRowsPerGCell        : 4
[10/29 15:39:52    104s] (I)       speedUpLargeDesign     : 0
[10/29 15:39:52    104s] (I)       multiThreadingTA       : 1
[10/29 15:39:52    104s] (I)       blkAwareLayerSwitching : 1
[10/29 15:39:52    104s] (I)       optimizationMode       : false
[10/29 15:39:52    104s] (I)       routeSecondPG          : false
[10/29 15:39:52    104s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:39:52    104s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:39:52    104s] (I)       punchThroughDistance   : 500.00
[10/29 15:39:52    104s] (I)       scenicBound            : 1.15
[10/29 15:39:52    104s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:39:52    104s] (I)       source-to-sink ratio   : 0.00
[10/29 15:39:52    104s] (I)       targetCongestionRatioH : 1.00
[10/29 15:39:52    104s] (I)       targetCongestionRatioV : 1.00
[10/29 15:39:52    104s] (I)       layerCongestionRatio   : 0.70
[10/29 15:39:52    104s] (I)       m1CongestionRatio      : 0.10
[10/29 15:39:52    104s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:39:52    104s] (I)       localRouteEffort       : 1.00
[10/29 15:39:52    104s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:39:52    104s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:39:52    104s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:39:52    104s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:39:52    104s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:39:52    104s] (I)       routeVias              : 
[10/29 15:39:52    104s] (I)       readTROption           : true
[10/29 15:39:52    104s] (I)       extraSpacingFactor     : 1.00
[10/29 15:39:52    104s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:39:52    104s] (I)       routeSelectedNetsOnly  : false
[10/29 15:39:52    104s] (I)       clkNetUseMaxDemand     : false
[10/29 15:39:52    104s] (I)       extraDemandForClocks   : 0
[10/29 15:39:52    104s] (I)       steinerRemoveLayers    : false
[10/29 15:39:52    104s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:39:52    104s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:39:52    104s] (I)       similarTopologyRoutingFast : false
[10/29 15:39:52    104s] (I)       spanningTreeRefinement : false
[10/29 15:39:52    104s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:39:52    104s] (I)       starting read tracks
[10/29 15:39:52    104s] (I)       build grid graph
[10/29 15:39:52    104s] (I)       build grid graph start
[10/29 15:39:52    104s] [NR-eGR] Layer1 has no routable track
[10/29 15:39:52    104s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:39:52    104s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:39:52    104s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:39:52    104s] (I)       build grid graph end
[10/29 15:39:52    104s] (I)       numViaLayers=4
[10/29 15:39:52    104s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:52    104s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:39:52    104s] (I)       Reading via VL for layer: 2 
[10/29 15:39:52    104s] (I)       end build via table
[10/29 15:39:52    104s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:39:52    104s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:39:52    104s] (I)       readDataFromPlaceDB
[10/29 15:39:52    104s] (I)       Read net information..
[10/29 15:39:52    104s] [NR-eGR] Read numTotalNets=15011  numIgnoredNets=0
[10/29 15:39:52    104s] (I)       Read testcase time = 0.000 seconds
[10/29 15:39:52    104s] 
[10/29 15:39:52    104s] (I)       read default dcut vias
[10/29 15:39:52    104s] (I)       Reading via V2 for layer: 0 
[10/29 15:39:52    104s] (I)       Reading via V3 for layer: 1 
[10/29 15:39:52    104s] (I)       Reading via VL for layer: 2 
[10/29 15:39:52    104s] (I)       build grid graph start
[10/29 15:39:52    104s] (I)       build grid graph end
[10/29 15:39:52    104s] (I)       Model blockage into capacity
[10/29 15:39:52    104s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:39:52    104s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:39:52    104s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:39:52    104s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:39:52    104s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:39:52    104s] (I)       Modeling time = 0.010 seconds
[10/29 15:39:52    104s] 
[10/29 15:39:52    104s] (I)       Number of ignored nets = 0
[10/29 15:39:52    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:39:52    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:39:52    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:39:52    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:39:52    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:39:52    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1230.5 MB
[10/29 15:39:52    104s] (I)       Ndr track 0 does not exist
[10/29 15:39:52    104s] (I)       Layer1  viaCost=300.00
[10/29 15:39:52    104s] (I)       Layer2  viaCost=100.00
[10/29 15:39:52    104s] (I)       Layer3  viaCost=200.00
[10/29 15:39:52    104s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:39:52    104s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:39:52    104s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:39:52    104s] (I)       Site Width          :   560  (dbu)
[10/29 15:39:52    104s] (I)       Row Height          :  5600  (dbu)
[10/29 15:39:52    104s] (I)       GCell Width         : 22400  (dbu)
[10/29 15:39:52    104s] (I)       GCell Height        : 22400  (dbu)
[10/29 15:39:52    104s] (I)       grid                :   144   144     4
[10/29 15:39:52    104s] (I)       vertical capacity   :     0 22400     0 22400
[10/29 15:39:52    104s] (I)       horizontal capacity :     0     0 22400     0
[10/29 15:39:52    104s] (I)       Default wire width  :   230   280   280   440
[10/29 15:39:52    104s] (I)       Default wire space  :   230   280   280   460
[10/29 15:39:52    104s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:39:52    104s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:39:52    104s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[10/29 15:39:52    104s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:39:52    104s] (I)       Num of masks        :     1     1     1     1
[10/29 15:39:52    104s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:39:52    104s] (I)       --------------------------------------------------------
[10/29 15:39:52    104s] 
[10/29 15:39:52    104s] [NR-eGR] ============ Routing rule table ============
[10/29 15:39:52    104s] [NR-eGR] Rule id 0. Nets 15011 
[10/29 15:39:52    104s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:39:52    104s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:39:52    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:52    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:39:52    104s] [NR-eGR] ========================================
[10/29 15:39:52    104s] [NR-eGR] 
[10/29 15:39:52    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1230.5 MB
[10/29 15:39:52    104s] (I)       Loading and dumping file time : 0.07 seconds
[10/29 15:39:52    104s] (I)       ============= Initialization =============
[10/29 15:39:52    104s] (I)       numLocalWires=38650  numGlobalNetBranches=13217  numLocalNetBranches=6213
[10/29 15:39:52    104s] (I)       totalPins=55663  totalGlobalPin=30824 (55.38%)
[10/29 15:39:52    104s] (I)       total 2D Cap : 1408791 = (565136 H, 843655 V)
[10/29 15:39:52    104s] (I)       ============  Phase 1a Route ============
[10/29 15:39:52    104s] (I)       Phase 1a runs 0.00 seconds
[10/29 15:39:52    104s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 15:39:52    104s] (I)       Usage: 47529 = (22797 H, 24732 V) = (4.03% H, 2.93% V) = (5.107e+05um H, 5.540e+05um V)
[10/29 15:39:52    104s] (I)       
[10/29 15:39:52    104s] (I)       ============  Phase 1b Route ============
[10/29 15:39:52    104s] (I)       Usage: 47529 = (22797 H, 24732 V) = (4.03% H, 2.93% V) = (5.107e+05um H, 5.540e+05um V)
[10/29 15:39:52    104s] (I)       
[10/29 15:39:52    104s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 15:39:52    104s] 
[10/29 15:39:52    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 15:39:52    104s] Finished Early Global Route rough congestion estimation: mem = 1230.5M
[10/29 15:39:52    104s] earlyGlobalRoute rough estimation gcell size 4 row height
[10/29 15:39:52    104s] Congestion driven padding in post-place stage.
[10/29 15:39:52    104s] Congestion driven padding increases utilization from 0.079 to 0.079
[10/29 15:39:52    104s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 1230.5M
[10/29 15:39:53    105s] Global placement CDP skipped at cutLevel 13.
[10/29 15:39:53    105s] Iteration 13: Total net bbox = 9.666e+05 (4.68e+05 4.99e+05)
[10/29 15:39:53    105s]               Est.  stn bbox = 1.241e+06 (5.93e+05 6.49e+05)
[10/29 15:39:53    105s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1234.5M
[10/29 15:39:53    105s] Iteration 14: Total net bbox = 9.666e+05 (4.68e+05 4.99e+05)
[10/29 15:39:53    105s]               Est.  stn bbox = 1.241e+06 (5.93e+05 6.49e+05)
[10/29 15:39:53    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.5M
[10/29 15:39:57    109s] Iteration 15: Total net bbox = 1.009e+06 (4.88e+05 5.21e+05)
[10/29 15:39:57    109s]               Est.  stn bbox = 1.287e+06 (6.14e+05 6.73e+05)
[10/29 15:39:57    109s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1246.5M
[10/29 15:39:57    109s] Iteration 16: Total net bbox = 1.009e+06 (4.88e+05 5.21e+05)
[10/29 15:39:57    109s]               Est.  stn bbox = 1.287e+06 (6.14e+05 6.73e+05)
[10/29 15:39:57    109s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1246.5M
[10/29 15:39:57    109s] *** cost = 1.009e+06 (4.88e+05 5.21e+05) (cpu for global=0:00:17.5) real=0:00:19.0***
[10/29 15:39:57    109s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:57    109s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:57    109s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:57    109s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:39:57    109s] Solver runtime cpu: 0:00:13.1 real: 0:00:13.1
[10/29 15:39:57    109s] Core Placement runtime cpu: 0:00:16.3 real: 0:00:18.0
[10/29 15:39:57    109s] <CMD> scanReorder
[10/29 15:39:57    109s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 15:39:57    109s] Type 'man IMPSP-9025' for more detail.
[10/29 15:39:57    109s] #spOpts: mergeVia=F 
[10/29 15:39:57    109s] Core basic site is CoreSite
[10/29 15:39:57    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:39:57    109s] Mark StBox On SiteArr starts
[10/29 15:39:57    109s] Mark StBox On SiteArr ends
[10/29 15:39:57    109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1246.5MB).
[10/29 15:39:57    109s] *** Starting refinePlace (0:01:50 mem=1246.5M) ***
[10/29 15:39:57    109s] Total net bbox length = 1.011e+06 (4.897e+05 5.218e+05) (ext = 6.838e+04)
[10/29 15:39:57    109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:39:57    109s] Starting refinePlace ...
[10/29 15:39:57    109s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:39:57    109s] Density distribution unevenness ratio = 85.039%
[10/29 15:39:57    110s]   Spread Effort: high, standalone mode, useDDP on.
[10/29 15:39:57    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1246.5MB) @(0:01:50 - 0:01:50).
[10/29 15:39:57    110s] Move report: preRPlace moves 13358 insts, mean move: 1.60 um, max move: 8.01 um
[10/29 15:39:57    110s] 	Max move on inst (D1/recip_S2_N2/mul_87_23/g13060): (1122.56, 963.27) --> (1127.84, 966.00)
[10/29 15:39:57    110s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: oaim22d1
[10/29 15:39:57    110s] wireLenOptFixPriorityInst 0 inst fixed
[10/29 15:39:57    110s] Placement tweakage begins.
[10/29 15:39:57    110s] wire length = 1.174e+06
[10/29 15:40:00    112s] wire length = 1.141e+06
[10/29 15:40:00    112s] Placement tweakage ends.
[10/29 15:40:00    112s] Move report: tweak moves 2520 insts, mean move: 8.63 um, max move: 176.40 um
[10/29 15:40:00    112s] 	Max move on inst (multiplier_in2_in_reg[21]): (1772.96, 394.80) --> (1932.56, 411.60)
[10/29 15:40:00    112s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:03.0, mem=1246.5MB) @(0:01:50 - 0:01:52).
[10/29 15:40:00    112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:40:00    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1246.5MB) @(0:01:52 - 0:01:53).
[10/29 15:40:00    112s] Move report: Detail placement moves 13358 insts, mean move: 3.06 um, max move: 174.90 um
[10/29 15:40:00    112s] 	Max move on inst (multiplier_in2_in_reg[21]): (1772.84, 396.42) --> (1932.56, 411.60)
[10/29 15:40:00    112s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1246.5MB
[10/29 15:40:00    112s] Statistics of distance of Instance movement in refine placement:
[10/29 15:40:00    112s]   maximum (X+Y) =       174.90 um
[10/29 15:40:00    112s]   inst (multiplier_in2_in_reg[21]) with max move: (1772.84, 396.418) -> (1932.56, 411.6)
[10/29 15:40:00    112s]   mean    (X+Y) =         3.06 um
[10/29 15:40:00    112s] Total instances flipped for WireLenOpt: 1046
[10/29 15:40:00    112s] Summary Report:
[10/29 15:40:00    112s] Instances move: 13358 (out of 13358 movable)
[10/29 15:40:00    112s] Instances flipped: 0
[10/29 15:40:00    112s] Mean displacement: 3.06 um
[10/29 15:40:00    112s] Max displacement: 174.90 um (Instance: multiplier_in2_in_reg[21]) (1772.84, 396.418) -> (1932.56, 411.6)
[10/29 15:40:00    112s] 	Length: 28 sites, height: 1 rows, site name: CoreSite, cell type: sdnrq4
[10/29 15:40:00    112s] Total instances moved : 13358
[10/29 15:40:00    112s] Total net bbox length = 9.840e+05 (4.619e+05 5.221e+05) (ext = 6.823e+04)
[10/29 15:40:00    112s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1246.5MB
[10/29 15:40:00    112s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1246.5MB) @(0:01:50 - 0:01:53).
[10/29 15:40:00    112s] *** Finished refinePlace (0:01:53 mem=1246.5M) ***
[10/29 15:40:00    112s] *** End of Placement (cpu=0:00:21.2, real=0:00:22.0, mem=1246.5M) ***
[10/29 15:40:00    112s] #spOpts: mergeVia=F 
[10/29 15:40:00    112s] Core basic site is CoreSite
[10/29 15:40:00    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:40:00    112s] Mark StBox On SiteArr starts
[10/29 15:40:00    112s] Mark StBox On SiteArr ends
[10/29 15:40:00    112s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:40:00    112s] Density distribution unevenness ratio = 85.063%
[10/29 15:40:00    112s] <CMD> setDelayCalMode -engine aae
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[10/29 15:40:00    112s] <CMD> get_ccopt_clock_trees *
[10/29 15:40:00    112s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[10/29 15:40:00    112s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[10/29 15:40:00    112s] <CMD> setPlaceMode -reset -improveWithPsp
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[10/29 15:40:00    112s] <CMD> getPlaceMode -congRepair -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -fp -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -congEffort -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[10/29 15:40:00    112s] <CMD> getPlaceMode -user -congRepairMaxIter
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[10/29 15:40:00    112s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[10/29 15:40:00    112s] <CMD> getPlaceMode -quiet -congEffort
[10/29 15:40:00    112s] <CMD> setPlaceMode -congRepairMaxIter 1
[10/29 15:40:00    112s] <CMD> getDesignMode -quiet -congEffort
[10/29 15:40:00    112s] <CMD> getPlaceMode -quickCTS -quiet
[10/29 15:40:00    112s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[10/29 15:40:00    112s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[10/29 15:40:00    112s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[10/29 15:40:00    112s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[10/29 15:40:00    112s] <CMD> um::enable_metric
[10/29 15:40:00    112s] <CMD> congRepair
[10/29 15:40:00    112s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:40:00    112s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:40:00    112s] Starting congestion repair ...
[10/29 15:40:00    112s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/29 15:40:00    112s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:40:00    112s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:40:00    112s] Starting Early Global Route congestion estimation: mem = 1246.5M
[10/29 15:40:00    112s] (I)       Reading DB...
[10/29 15:40:00    112s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:40:00    112s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:40:00    112s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:40:00    112s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:40:00    112s] (I)       before initializing RouteDB syMemory usage = 1246.5 MB
[10/29 15:40:00    112s] (I)       congestionReportName   : 
[10/29 15:40:00    112s] (I)       layerRangeFor2DCongestion : 
[10/29 15:40:00    112s] (I)       buildTerm2TermWires    : 1
[10/29 15:40:00    112s] (I)       doTrackAssignment      : 1
[10/29 15:40:00    112s] (I)       dumpBookshelfFiles     : 0
[10/29 15:40:00    112s] (I)       numThreads             : 1
[10/29 15:40:00    112s] (I)       bufferingAwareRouting  : false
[10/29 15:40:00    112s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:40:00    112s] (I)       honorPin               : false
[10/29 15:40:00    112s] (I)       honorPinGuide          : true
[10/29 15:40:00    112s] (I)       honorPartition         : false
[10/29 15:40:00    112s] (I)       allowPartitionCrossover: false
[10/29 15:40:00    112s] (I)       honorSingleEntry       : true
[10/29 15:40:00    112s] (I)       honorSingleEntryStrong : true
[10/29 15:40:00    112s] (I)       handleViaSpacingRule   : false
[10/29 15:40:00    112s] (I)       handleEolSpacingRule   : false
[10/29 15:40:00    112s] (I)       PDConstraint           : none
[10/29 15:40:00    112s] (I)       expBetterNDRHandling   : false
[10/29 15:40:00    112s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:40:00    112s] (I)       routingEffortLevel     : 3
[10/29 15:40:00    112s] (I)       effortLevel            : standard
[10/29 15:40:00    112s] [NR-eGR] minRouteLayer          : 2
[10/29 15:40:00    112s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:40:00    112s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:40:00    112s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:40:00    112s] (I)       numRowsPerGCell        : 1
[10/29 15:40:00    112s] (I)       speedUpLargeDesign     : 0
[10/29 15:40:00    112s] (I)       multiThreadingTA       : 1
[10/29 15:40:00    112s] (I)       blkAwareLayerSwitching : 1
[10/29 15:40:00    112s] (I)       optimizationMode       : false
[10/29 15:40:00    112s] (I)       routeSecondPG          : false
[10/29 15:40:00    112s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:40:00    112s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:40:00    112s] (I)       punchThroughDistance   : 500.00
[10/29 15:40:00    112s] (I)       scenicBound            : 1.15
[10/29 15:40:00    112s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:40:00    112s] (I)       source-to-sink ratio   : 0.00
[10/29 15:40:00    112s] (I)       targetCongestionRatioH : 1.00
[10/29 15:40:00    112s] (I)       targetCongestionRatioV : 1.00
[10/29 15:40:00    112s] (I)       layerCongestionRatio   : 0.70
[10/29 15:40:00    112s] (I)       m1CongestionRatio      : 0.10
[10/29 15:40:00    112s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:40:00    112s] (I)       localRouteEffort       : 1.00
[10/29 15:40:00    112s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:40:00    112s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:40:00    112s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:40:00    112s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:40:00    112s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:40:00    112s] (I)       routeVias              : 
[10/29 15:40:00    112s] (I)       readTROption           : true
[10/29 15:40:00    112s] (I)       extraSpacingFactor     : 1.00
[10/29 15:40:00    112s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:40:00    112s] (I)       routeSelectedNetsOnly  : false
[10/29 15:40:00    112s] (I)       clkNetUseMaxDemand     : false
[10/29 15:40:00    112s] (I)       extraDemandForClocks   : 0
[10/29 15:40:00    112s] (I)       steinerRemoveLayers    : false
[10/29 15:40:00    112s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:40:00    112s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:40:00    112s] (I)       similarTopologyRoutingFast : false
[10/29 15:40:00    112s] (I)       spanningTreeRefinement : false
[10/29 15:40:00    112s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:40:00    112s] (I)       starting read tracks
[10/29 15:40:00    112s] (I)       build grid graph
[10/29 15:40:00    112s] (I)       build grid graph start
[10/29 15:40:00    112s] [NR-eGR] Layer1 has no routable track
[10/29 15:40:00    112s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:40:00    112s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:40:00    112s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:40:00    112s] (I)       build grid graph end
[10/29 15:40:00    112s] (I)       numViaLayers=4
[10/29 15:40:00    112s] (I)       Reading via V2 for layer: 0 
[10/29 15:40:00    112s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:40:00    112s] (I)       Reading via VL for layer: 2 
[10/29 15:40:00    112s] (I)       end build via table
[10/29 15:40:00    112s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:40:00    112s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:40:00    112s] (I)       readDataFromPlaceDB
[10/29 15:40:00    112s] (I)       Read net information..
[10/29 15:40:00    112s] [NR-eGR] Read numTotalNets=15011  numIgnoredNets=0
[10/29 15:40:00    112s] (I)       Read testcase time = 0.000 seconds
[10/29 15:40:00    112s] 
[10/29 15:40:00    112s] (I)       read default dcut vias
[10/29 15:40:00    112s] (I)       Reading via V2 for layer: 0 
[10/29 15:40:00    112s] (I)       Reading via V3 for layer: 1 
[10/29 15:40:00    112s] (I)       Reading via VL for layer: 2 
[10/29 15:40:00    112s] (I)       build grid graph start
[10/29 15:40:00    112s] (I)       build grid graph end
[10/29 15:40:00    112s] (I)       Model blockage into capacity
[10/29 15:40:00    112s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:40:00    112s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:40:00    112s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:40:00    112s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:40:00    112s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:40:00    112s] (I)       Modeling time = 0.060 seconds
[10/29 15:40:00    112s] 
[10/29 15:40:00    112s] (I)       Number of ignored nets = 0
[10/29 15:40:00    112s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:40:00    112s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:40:00    112s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:40:00    112s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:40:00    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:40:00    112s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1246.5 MB
[10/29 15:40:00    112s] (I)       Ndr track 0 does not exist
[10/29 15:40:00    112s] (I)       Layer1  viaCost=300.00
[10/29 15:40:00    112s] (I)       Layer2  viaCost=100.00
[10/29 15:40:00    112s] (I)       Layer3  viaCost=200.00
[10/29 15:40:00    112s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:40:00    112s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:40:00    112s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:40:00    112s] (I)       Site Width          :   560  (dbu)
[10/29 15:40:00    112s] (I)       Row Height          :  5600  (dbu)
[10/29 15:40:00    112s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:40:00    112s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:40:00    112s] (I)       grid                :   575   575     4
[10/29 15:40:00    112s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:40:00    112s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:40:00    112s] (I)       Default wire width  :   230   280   280   440
[10/29 15:40:00    112s] (I)       Default wire space  :   230   280   280   460
[10/29 15:40:00    112s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:40:00    112s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:40:00    112s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:40:00    112s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:40:00    112s] (I)       Num of masks        :     1     1     1     1
[10/29 15:40:00    112s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:40:00    112s] (I)       --------------------------------------------------------
[10/29 15:40:00    112s] 
[10/29 15:40:00    112s] [NR-eGR] ============ Routing rule table ============
[10/29 15:40:00    112s] [NR-eGR] Rule id 0. Nets 15011 
[10/29 15:40:00    112s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:40:00    112s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:40:00    112s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:40:00    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:40:00    112s] [NR-eGR] ========================================
[10/29 15:40:00    112s] [NR-eGR] 
[10/29 15:40:00    112s] (I)       After initializing earlyGlobalRoute syMemory usage = 1246.5 MB
[10/29 15:40:00    112s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:40:00    112s] (I)       ============= Initialization =============
[10/29 15:40:00    112s] (I)       totalPins=58636  totalGlobalPin=56103 (95.68%)
[10/29 15:40:00    112s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:40:00    112s] [NR-eGR] Layer group 1: route 15011 net(s) in layer range [2, 4]
[10/29 15:40:00    112s] (I)       ============  Phase 1a Route ============
[10/29 15:40:00    112s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:40:00    112s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:40:00    112s] (I)       Usage: 198453 = (94244 H, 104209 V) = (4.16% H, 3.08% V) = (5.278e+05um H, 5.836e+05um V)
[10/29 15:40:00    112s] (I)       
[10/29 15:40:00    112s] (I)       ============  Phase 1b Route ============
[10/29 15:40:00    112s] (I)       Phase 1b runs 0.00 seconds
[10/29 15:40:00    112s] (I)       Usage: 198454 = (94244 H, 104210 V) = (4.16% H, 3.08% V) = (5.278e+05um H, 5.836e+05um V)
[10/29 15:40:00    112s] (I)       
[10/29 15:40:00    112s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.111342e+06um
[10/29 15:40:00    112s] (I)       ============  Phase 1c Route ============
[10/29 15:40:00    112s] (I)       Level2 Grid: 115 x 115
[10/29 15:40:00    112s] (I)       Phase 1c runs 0.02 seconds
[10/29 15:40:00    112s] (I)       Usage: 198454 = (94244 H, 104210 V) = (4.16% H, 3.08% V) = (5.278e+05um H, 5.836e+05um V)
[10/29 15:40:00    112s] (I)       
[10/29 15:40:00    112s] (I)       ============  Phase 1d Route ============
[10/29 15:40:00    112s] (I)       Phase 1d runs 0.02 seconds
[10/29 15:40:00    112s] (I)       Usage: 198460 = (94244 H, 104216 V) = (4.16% H, 3.08% V) = (5.278e+05um H, 5.836e+05um V)
[10/29 15:40:00    112s] (I)       
[10/29 15:40:00    112s] (I)       ============  Phase 1e Route ============
[10/29 15:40:00    113s] (I)       Phase 1e runs 0.01 seconds
[10/29 15:40:00    113s] (I)       Usage: 198460 = (94244 H, 104216 V) = (4.16% H, 3.08% V) = (5.278e+05um H, 5.836e+05um V)
[10/29 15:40:00    113s] (I)       
[10/29 15:40:00    113s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.111376e+06um
[10/29 15:40:00    113s] [NR-eGR] 
[10/29 15:40:00    113s] (I)       ============  Phase 1l Route ============
[10/29 15:40:00    113s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:40:00    113s] (I)       
[10/29 15:40:00    113s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:40:00    113s] [NR-eGR]                OverCon         OverCon            
[10/29 15:40:00    113s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:40:00    113s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:40:00    113s] [NR-eGR] ---------------------------------------------------
[10/29 15:40:00    113s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:40:00    113s] [NR-eGR] Layer2       5( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:40:00    113s] [NR-eGR] Layer3      35( 0.02%)       3( 0.00%)   ( 0.02%) 
[10/29 15:40:00    113s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:40:00    113s] [NR-eGR] ---------------------------------------------------
[10/29 15:40:00    113s] [NR-eGR] Total       40( 0.01%)       3( 0.00%)   ( 0.01%) 
[10/29 15:40:00    113s] [NR-eGR] 
[10/29 15:40:00    113s] (I)       Total Global Routing Runtime: 0.22 seconds
[10/29 15:40:00    113s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:40:01    113s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:40:01    113s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:40:01    113s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1251.6M
[10/29 15:40:01    113s] [hotspot] +------------+---------------+---------------+
[10/29 15:40:01    113s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:40:01    113s] [hotspot] +------------+---------------+---------------+
[10/29 15:40:01    113s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:40:01    113s] [hotspot] +------------+---------------+---------------+
[10/29 15:40:01    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:40:01    113s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:40:01    113s] Skipped repairing congestion.
[10/29 15:40:01    113s] Starting Early Global Route wiring: mem = 1251.6M
[10/29 15:40:01    113s] (I)       ============= track Assignment ============
[10/29 15:40:01    113s] (I)       extract Global 3D Wires
[10/29 15:40:01    113s] (I)       Extract Global WL : time=0.00
[10/29 15:40:01    113s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:40:01    113s] (I)       Initialization real time=0.00 seconds
[10/29 15:40:01    113s] (I)       Run Multi-thread track assignment
[10/29 15:40:01    113s] (I)       merging nets...
[10/29 15:40:01    113s] (I)       merging nets done
[10/29 15:40:01    113s] (I)       Kernel real time=0.17 seconds
[10/29 15:40:01    113s] (I)       End Greedy Track Assignment
[10/29 15:40:01    113s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:40:01    113s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58432
[10/29 15:40:01    113s] [NR-eGR] Layer2(M2)(V) length: 5.215407e+05um, number of vias: 90525
[10/29 15:40:01    113s] [NR-eGR] Layer3(M3)(H) length: 5.387170e+05um, number of vias: 1993
[10/29 15:40:01    113s] [NR-eGR] Layer4(TOP_M)(V) length: 8.594711e+04um, number of vias: 0
[10/29 15:40:01    113s] [NR-eGR] Total length: 1.146205e+06um, number of vias: 150950
[10/29 15:40:01    113s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:40:01    113s] [NR-eGR] Total clock nets wire length: 2.580521e+04um 
[10/29 15:40:01    113s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:40:01    113s] Early Global Route wiring runtime: 0.26 seconds, mem = 1251.6M
[10/29 15:40:01    113s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[10/29 15:40:01    113s] <CMD> um::enable_metric
[10/29 15:40:01    113s] <CMD> um::enable_metric
[10/29 15:40:01    113s] <CMD> um::enable_metric
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[10/29 15:40:01    113s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -congRepairMaxIter
[10/29 15:40:01    113s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[10/29 15:40:01    113s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[10/29 15:40:01    113s] *** Finishing placeDesign default flow ***
[10/29 15:40:01    113s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[10/29 15:40:01    113s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:40:01    113s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[10/29 15:40:01    113s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[10/29 15:40:01    113s] **placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 1219.1M **
[10/29 15:40:01    113s] <CMD> getPlaceMode -trimView -quiet
[10/29 15:40:01    113s] <CMD> getOptMode -quiet -viewOptPolishing
[10/29 15:40:01    113s] <CMD> getOptMode -quiet -fastViewOpt
[10/29 15:40:01    113s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[10/29 15:40:01    113s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[10/29 15:40:01    113s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:40:01    113s] <CMD> setExtractRCMode -engine preRoute
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -ignoreScan
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -repairPlace
[10/29 15:40:01    113s] <CMD> getPlaceMode -macroPlaceMode -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -enableDistPlace -quiet
[10/29 15:40:01    113s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[10/29 15:40:01    113s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[10/29 15:40:01    113s] <CMD> getPlaceMode -enableDistPlace -quiet
[10/29 15:40:01    113s] <CMD> setPlaceMode -reset -expHiddenFastMode
[10/29 15:40:01    113s] <CMD> getPlaceMode -tcg2Pass -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[10/29 15:40:01    113s] <CMD> getPlaceMode -fp -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -fastfp -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -doRPlace -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[10/29 15:40:01    113s] <CMD> getPlaceMode -quickCTS -quiet
[10/29 15:40:01    113s] <CMD> set spgFlowInInitialPlace 0
[10/29 15:40:01    113s] <CMD> getPlaceMode -user -maxRouteLayer
[10/29 15:40:01    113s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[10/29 15:40:01    113s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[10/29 15:40:01    113s] <CMD> getDesignMode -quiet -flowEffort
[10/29 15:40:01    113s] <CMD> report_message -end_cmd
[10/29 15:40:01    113s] 
[10/29 15:40:01    113s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:40:01    113s] Severity  ID               Count  Summary                                  
[10/29 15:40:01    113s] WARNING   IMPDB-2078          12  Output pin %s of instance %s is connecte...
[10/29 15:40:01    113s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/29 15:40:01    113s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[10/29 15:40:01    113s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/29 15:40:01    113s] *** Message Summary: 15 warning(s), 0 error(s)
[10/29 15:40:01    113s] 
[10/29 15:40:01    113s] <CMD> um::create_snapshot -name final -auto min
[10/29 15:40:01    113s] <CMD> um::pop_snapshot_stack
[10/29 15:40:01    113s] <CMD> um::create_snapshot -name place_design
[10/29 15:40:01    113s] <CMD> getPlaceMode -exp_slack_driven -quiet
[10/29 15:41:27    120s] <CMD> setDelayCalMode -siAware false
[10/29 15:41:35    120s] <CMD> timeDesign -preCTS
[10/29 15:41:35    120s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/29 15:41:35    120s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/29 15:41:35    120s] Start to check current routing status for nets...
[10/29 15:41:35    120s] All nets are already routed correctly.
[10/29 15:41:35    120s] End to check current routing status for nets (mem=1219.1M)
[10/29 15:41:35    120s] Extraction called for design 'ieee754' of instances=13746 and nets=16014 using extraction engine 'preRoute' .
[10/29 15:41:35    120s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:41:35    120s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:41:35    120s] PreRoute RC Extraction called for design ieee754.
[10/29 15:41:35    120s] RC Extraction called in multi-corner(1) mode.
[10/29 15:41:35    120s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:41:35    120s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:41:35    120s] RCMode: PreRoute
[10/29 15:41:35    120s]       RC Corner Indexes            0   
[10/29 15:41:35    120s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:41:35    120s] Resistance Scaling Factor    : 1.00000 
[10/29 15:41:35    120s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:41:35    120s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:41:35    120s] Shrink Factor                : 1.00000
[10/29 15:41:35    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:41:35    120s] Updating RC grid for preRoute extraction ...
[10/29 15:41:35    120s] Initializing multi-corner resistance tables ...
[10/29 15:41:35    120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1219.098M)
[10/29 15:41:35    120s] Effort level <high> specified for reg2reg path_group
[10/29 15:41:36    121s] #################################################################################
[10/29 15:41:36    121s] # Design Stage: PreRoute
[10/29 15:41:36    121s] # Design Name: ieee754
[10/29 15:41:36    121s] # Design Mode: 90nm
[10/29 15:41:36    121s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:41:36    121s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:41:36    121s] # Signoff Settings: SI Off 
[10/29 15:41:36    121s] #################################################################################
[10/29 15:41:36    121s] Calculate delays in BcWc mode...
[10/29 15:41:36    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 1240.0M, InitMEM = 1239.9M)
[10/29 15:41:36    121s] Start delay calculation (fullDC) (1 T). (MEM=1239.99)
[10/29 15:41:36    121s] End AAE Lib Interpolated Model. (MEM=1256.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:41:38    123s] Total number of fetched objects 15079
[10/29 15:41:38    123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:41:38    123s] End delay calculation. (MEM=1339.1 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:41:38    123s] End delay calculation (fullDC). (MEM=1339.1 CPU=0:00:02.5 REAL=0:00:02.0)
[10/29 15:41:38    123s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1339.1M) ***
[10/29 15:41:38    124s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:02:04 mem=1339.1M)
[10/29 15:41:39    124s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 64.429  | 64.429  | 75.239  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |   -0.947   |     91 (91)      |
|   max_tran     |    467 (467)     |  -19.010   |    479 (479)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.808%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 15:41:39    124s] Total CPU time: 4.14 sec
[10/29 15:41:39    124s] Total Real time: 4.0 sec
[10/29 15:41:39    124s] Total Memory Usage: 1274.054688 Mbytes
[10/29 15:41:50    125s] <CMD> report_timing 
[10/29 15:42:01    127s] <CMD> optDesign -preCTS
[10/29 15:42:01    127s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/29 15:42:01    127s] #spOpts: mergeVia=F 
[10/29 15:42:01    127s] Core basic site is CoreSite
[10/29 15:42:01    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:42:01    127s] Mark StBox On SiteArr starts
[10/29 15:42:01    127s] Mark StBox On SiteArr ends
[10/29 15:42:01    127s] #spOpts: mergeVia=F 
[10/29 15:42:01    127s] GigaOpt running with 1 threads.
[10/29 15:42:01    127s] Info: 1 threads available for lower-level modules during optimization.
[10/29 15:42:01    127s] #spOpts: mergeVia=F 
[10/29 15:42:01    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1274.1MB).
[10/29 15:42:01    127s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:42:01    127s] Summary for sequential cells identification: 
[10/29 15:42:01    127s]   Identified SBFF number: 114
[10/29 15:42:01    127s]   Identified MBFF number: 0
[10/29 15:42:01    127s]   Identified SB Latch number: 0
[10/29 15:42:01    127s]   Identified MB Latch number: 0
[10/29 15:42:01    127s]   Not identified SBFF number: 6
[10/29 15:42:01    127s]   Not identified MBFF number: 0
[10/29 15:42:01    127s]   Not identified SB Latch number: 0
[10/29 15:42:01    127s]   Not identified MB Latch number: 0
[10/29 15:42:01    127s]   Number of sequential cells which are not FFs: 83
[10/29 15:42:01    127s] Creating Cell Server, finished. 
[10/29 15:42:01    127s] 
[10/29 15:42:01    127s] 
[10/29 15:42:01    127s] Creating Lib Analyzer ...
[10/29 15:42:01    127s]  Visiting view : my_analysis_view_setup
[10/29 15:42:01    127s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:42:01    127s]  Visiting view : my_analysis_view_hold
[10/29 15:42:01    127s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:42:01    127s]  Setting StdDelay to 50.60
[10/29 15:42:01    127s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:42:01    127s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 15:42:01    127s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:42:01    127s] 
[10/29 15:42:02    128s] Creating Lib Analyzer, finished. 
[10/29 15:42:02    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1120.3M, totSessionCpu=0:02:08 **
[10/29 15:42:02    128s] Added -handlePreroute to trialRouteMode
[10/29 15:42:02    128s] *** optDesign -preCTS ***
[10/29 15:42:02    128s] DRC Margin: user margin 0.0; extra margin 0.2
[10/29 15:42:02    128s] Setup Target Slack: user slack 0; extra slack 0.1
[10/29 15:42:02    128s] Hold Target Slack: user slack 0
[10/29 15:42:02    128s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/29 15:42:02    128s] Deleting Cell Server ...
[10/29 15:42:02    128s] Deleting Lib Analyzer.
[10/29 15:42:02    128s] Multi-VT timing optimization disabled based on library information.
[10/29 15:42:02    128s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:42:02    128s] Summary for sequential cells identification: 
[10/29 15:42:02    128s]   Identified SBFF number: 114
[10/29 15:42:02    128s]   Identified MBFF number: 0
[10/29 15:42:02    128s]   Identified SB Latch number: 0
[10/29 15:42:02    128s]   Identified MB Latch number: 0
[10/29 15:42:02    128s]   Not identified SBFF number: 6
[10/29 15:42:02    128s]   Not identified MBFF number: 0
[10/29 15:42:02    128s]   Not identified SB Latch number: 0
[10/29 15:42:02    128s]   Not identified MB Latch number: 0
[10/29 15:42:02    128s]   Number of sequential cells which are not FFs: 83
[10/29 15:42:02    128s] Creating Cell Server, finished. 
[10/29 15:42:02    128s] 
[10/29 15:42:02    128s]  Visiting view : my_analysis_view_setup
[10/29 15:42:02    128s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:42:02    128s]  Visiting view : my_analysis_view_hold
[10/29 15:42:02    128s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:42:02    128s]  Setting StdDelay to 50.60
[10/29 15:42:02    128s] Deleting Cell Server ...
[10/29 15:42:02    128s] Start to check current routing status for nets...
[10/29 15:42:02    128s] All nets are already routed correctly.
[10/29 15:42:02    128s] End to check current routing status for nets (mem=1284.1M)
[10/29 15:42:02    128s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 64.429  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1354   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |   -0.947   |     91 (91)      |
|   max_tran     |    467 (467)     |  -19.010   |    479 (479)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.808%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1118.0M, totSessionCpu=0:02:09 **
[10/29 15:42:02    128s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/29 15:42:02    128s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:42:02    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=1274.8M
[10/29 15:42:02    128s] #spOpts: mergeVia=F 
[10/29 15:42:02    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1274.8MB).
[10/29 15:42:02    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=1274.8M
[10/29 15:42:02    128s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:42:02    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=1274.8M
[10/29 15:42:02    128s] #spOpts: mergeVia=F 
[10/29 15:42:02    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1274.8MB).
[10/29 15:42:02    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=1274.8M
[10/29 15:42:02    128s] *** Starting optimizing excluded clock nets MEM= 1274.8M) ***
[10/29 15:42:02    128s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1274.8M) ***
[10/29 15:42:02    128s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:42:02    128s] Summary for sequential cells identification: 
[10/29 15:42:02    128s]   Identified SBFF number: 114
[10/29 15:42:02    128s]   Identified MBFF number: 0
[10/29 15:42:02    128s]   Identified SB Latch number: 0
[10/29 15:42:02    128s]   Identified MB Latch number: 0
[10/29 15:42:02    128s]   Not identified SBFF number: 6
[10/29 15:42:02    128s]   Not identified MBFF number: 0
[10/29 15:42:02    128s]   Not identified SB Latch number: 0
[10/29 15:42:02    128s]   Not identified MB Latch number: 0
[10/29 15:42:02    128s]   Number of sequential cells which are not FFs: 83
[10/29 15:42:02    128s] Creating Cell Server, finished. 
[10/29 15:42:02    128s] 
[10/29 15:42:02    128s]  Visiting view : my_analysis_view_setup
[10/29 15:42:02    128s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:42:02    128s]  Visiting view : my_analysis_view_hold
[10/29 15:42:02    128s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:42:02    128s]  Setting StdDelay to 50.60
[10/29 15:42:02    128s] The useful skew maximum allowed delay is: 0.3
[10/29 15:42:03    129s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:42:03    129s] Info: 102 io nets excluded
[10/29 15:42:03    129s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:42:03    129s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1277.8M
[10/29 15:42:03    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1283.8M
[10/29 15:42:04    130s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:42:04    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1291.8M
[10/29 15:42:04    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.8MB).
[10/29 15:42:04    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1291.8M
[10/29 15:42:04    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=1291.8M
[10/29 15:42:04    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1291.8M
[10/29 15:42:04    130s] 
[10/29 15:42:04    130s] Footprint cell infomation for calculating maxBufDist
[10/29 15:42:04    130s] *info: There are 13 candidate Buffer cells
[10/29 15:42:04    130s] *info: There are 11 candidate Inverter cells
[10/29 15:42:04    130s] 
[10/29 15:42:04    130s] 
[10/29 15:42:04    130s] Creating Lib Analyzer ...
[10/29 15:42:04    130s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:42:04    130s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:42:04    130s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:42:04    130s] 
[10/29 15:42:05    131s] Creating Lib Analyzer, finished. 
[10/29 15:42:05    131s] 
[10/29 15:42:05    131s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:42:05    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1357.4M
[10/29 15:42:05    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1357.4M
[10/29 15:42:05    131s] 
[10/29 15:42:05    131s] Netlist preparation processing... 
[10/29 15:42:05    131s] Removed 0 instance
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: opcode1[0] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: opcode1[1] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[0] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[1] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[2] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[3] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[4] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: status1[5] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[0] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[1] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[2] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[3] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[4] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[5] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[6] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[7] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[8] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[9] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[10] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (IMPOPT-7098):	WARNING: inx[11] is an undriven net with 1 fanouts.
[10/29 15:42:05    131s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[10/29 15:42:05    131s] To increase the message display limit, refer to the product command reference manual.
[10/29 15:42:05    131s] *info: Marking 0 isolation instances dont touch
[10/29 15:42:05    131s] *info: Marking 0 level shifter instances dont touch
[10/29 15:42:05    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=1338.3M
[10/29 15:42:05    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=1338.3M
[10/29 15:42:05    131s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:42:05    131s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 15:42:05    131s] [NR-eGR] Initial Peak syMemory usage = 1338.3 MB
[10/29 15:42:05    131s] (I)       Reading DB...
[10/29 15:42:05    131s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:05    131s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:05    131s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:05    131s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:05    131s] (I)       before initializing RouteDB syMemory usage = 1338.3 MB
[10/29 15:42:05    131s] (I)       congestionReportName   : 
[10/29 15:42:05    131s] (I)       layerRangeFor2DCongestion : 
[10/29 15:42:05    131s] (I)       buildTerm2TermWires    : 1
[10/29 15:42:05    131s] (I)       doTrackAssignment      : 1
[10/29 15:42:05    131s] (I)       dumpBookshelfFiles     : 0
[10/29 15:42:05    131s] (I)       numThreads             : 1
[10/29 15:42:05    131s] (I)       bufferingAwareRouting  : false
[10/29 15:42:05    131s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:42:05    131s] (I)       honorPin               : false
[10/29 15:42:05    131s] (I)       honorPinGuide          : true
[10/29 15:42:05    131s] (I)       honorPartition         : false
[10/29 15:42:05    131s] (I)       allowPartitionCrossover: false
[10/29 15:42:05    131s] (I)       honorSingleEntry       : true
[10/29 15:42:05    131s] (I)       honorSingleEntryStrong : true
[10/29 15:42:05    131s] (I)       handleViaSpacingRule   : false
[10/29 15:42:05    131s] (I)       handleEolSpacingRule   : false
[10/29 15:42:05    131s] (I)       PDConstraint           : none
[10/29 15:42:05    131s] (I)       expBetterNDRHandling   : false
[10/29 15:42:05    131s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:42:05    131s] (I)       routingEffortLevel     : 3
[10/29 15:42:05    131s] (I)       effortLevel            : standard
[10/29 15:42:05    131s] [NR-eGR] minRouteLayer          : 2
[10/29 15:42:05    131s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:42:05    131s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:42:05    131s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:42:05    131s] (I)       numRowsPerGCell        : 1
[10/29 15:42:05    131s] (I)       speedUpLargeDesign     : 0
[10/29 15:42:05    131s] (I)       multiThreadingTA       : 1
[10/29 15:42:05    131s] (I)       blkAwareLayerSwitching : 1
[10/29 15:42:05    131s] (I)       optimizationMode       : false
[10/29 15:42:05    131s] (I)       routeSecondPG          : false
[10/29 15:42:05    131s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:42:05    131s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:42:05    131s] (I)       punchThroughDistance   : 500.00
[10/29 15:42:05    131s] (I)       scenicBound            : 1.15
[10/29 15:42:05    131s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:42:05    131s] (I)       source-to-sink ratio   : 0.30
[10/29 15:42:05    131s] (I)       targetCongestionRatioH : 1.00
[10/29 15:42:05    131s] (I)       targetCongestionRatioV : 1.00
[10/29 15:42:05    131s] (I)       layerCongestionRatio   : 0.70
[10/29 15:42:05    131s] (I)       m1CongestionRatio      : 0.10
[10/29 15:42:05    131s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:42:05    131s] (I)       localRouteEffort       : 1.00
[10/29 15:42:05    131s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:42:05    131s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:42:05    131s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:42:05    131s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:42:05    131s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:42:05    131s] (I)       routeVias              : 
[10/29 15:42:05    131s] (I)       readTROption           : true
[10/29 15:42:05    131s] (I)       extraSpacingFactor     : 1.00
[10/29 15:42:05    131s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:42:05    131s] (I)       routeSelectedNetsOnly  : false
[10/29 15:42:05    131s] (I)       clkNetUseMaxDemand     : false
[10/29 15:42:05    131s] (I)       extraDemandForClocks   : 0
[10/29 15:42:05    131s] (I)       steinerRemoveLayers    : false
[10/29 15:42:05    131s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:42:05    131s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:42:05    131s] (I)       similarTopologyRoutingFast : false
[10/29 15:42:05    131s] (I)       spanningTreeRefinement : false
[10/29 15:42:05    131s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:42:05    131s] (I)       starting read tracks
[10/29 15:42:05    131s] (I)       build grid graph
[10/29 15:42:05    131s] (I)       build grid graph start
[10/29 15:42:05    131s] [NR-eGR] Layer1 has no routable track
[10/29 15:42:05    131s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:42:05    131s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:42:05    131s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:42:05    131s] (I)       build grid graph end
[10/29 15:42:05    131s] (I)       numViaLayers=4
[10/29 15:42:05    131s] (I)       Reading via V2 for layer: 0 
[10/29 15:42:05    131s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:42:05    131s] (I)       Reading via VL for layer: 2 
[10/29 15:42:05    131s] (I)       end build via table
[10/29 15:42:05    131s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:42:05    131s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:42:05    131s] (I)       readDataFromPlaceDB
[10/29 15:42:05    131s] (I)       Read net information..
[10/29 15:42:05    131s] [NR-eGR] Read numTotalNets=15011  numIgnoredNets=0
[10/29 15:42:05    131s] (I)       Read testcase time = 0.010 seconds
[10/29 15:42:05    131s] 
[10/29 15:42:05    131s] (I)       read default dcut vias
[10/29 15:42:05    131s] (I)       Reading via V2 for layer: 0 
[10/29 15:42:05    131s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:42:05    131s] (I)       Reading via VL for layer: 2 
[10/29 15:42:05    131s] (I)       build grid graph start
[10/29 15:42:05    131s] (I)       build grid graph end
[10/29 15:42:05    131s] (I)       Model blockage into capacity
[10/29 15:42:05    131s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:42:06    132s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:42:06    132s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:42:06    132s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:42:06    132s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:42:06    132s] (I)       Modeling time = 0.060 seconds
[10/29 15:42:06    132s] 
[10/29 15:42:06    132s] (I)       Number of ignored nets = 0
[10/29 15:42:06    132s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:42:06    132s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:42:06    132s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:42:06    132s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:42:06    132s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:42:06    132s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1338.3 MB
[10/29 15:42:06    132s] (I)       Ndr track 0 does not exist
[10/29 15:42:06    132s] (I)       Layer1  viaCost=300.00
[10/29 15:42:06    132s] (I)       Layer2  viaCost=100.00
[10/29 15:42:06    132s] (I)       Layer3  viaCost=200.00
[10/29 15:42:06    132s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:42:06    132s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:42:06    132s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:42:06    132s] (I)       Site Width          :   560  (dbu)
[10/29 15:42:06    132s] (I)       Row Height          :  5600  (dbu)
[10/29 15:42:06    132s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:42:06    132s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:42:06    132s] (I)       grid                :   575   575     4
[10/29 15:42:06    132s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:42:06    132s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:42:06    132s] (I)       Default wire width  :   230   280   280   440
[10/29 15:42:06    132s] (I)       Default wire space  :   230   280   280   460
[10/29 15:42:06    132s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:42:06    132s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:42:06    132s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:42:06    132s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:42:06    132s] (I)       Num of masks        :     1     1     1     1
[10/29 15:42:06    132s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:42:06    132s] (I)       --------------------------------------------------------
[10/29 15:42:06    132s] 
[10/29 15:42:06    132s] [NR-eGR] ============ Routing rule table ============
[10/29 15:42:06    132s] [NR-eGR] Rule id 0. Nets 15011 
[10/29 15:42:06    132s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:42:06    132s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:42:06    132s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:42:06    132s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:42:06    132s] [NR-eGR] ========================================
[10/29 15:42:06    132s] [NR-eGR] 
[10/29 15:42:06    132s] (I)       After initializing earlyGlobalRoute syMemory usage = 1356.6 MB
[10/29 15:42:06    132s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:42:06    132s] (I)       ============= Initialization =============
[10/29 15:42:06    132s] (I)       totalPins=58636  totalGlobalPin=56103 (95.68%)
[10/29 15:42:06    132s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:42:06    132s] (I)       numBigBoxes = 25
[10/29 15:42:06    132s] [NR-eGR] Layer group 1: route 15011 net(s) in layer range [2, 4]
[10/29 15:42:06    132s] (I)       ============  Phase 1a Route ============
[10/29 15:42:06    132s] (I)       Phase 1a runs 0.03 seconds
[10/29 15:42:06    132s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/29 15:42:06    132s] (I)       Usage: 199755 = (95379 H, 104376 V) = (4.21% H, 3.09% V) = (5.341e+05um H, 5.845e+05um V)
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] (I)       ============  Phase 1b Route ============
[10/29 15:42:06    132s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:42:06    132s] (I)       Usage: 199758 = (95379 H, 104379 V) = (4.21% H, 3.09% V) = (5.341e+05um H, 5.845e+05um V)
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.118645e+06um
[10/29 15:42:06    132s] (I)       ============  Phase 1c Route ============
[10/29 15:42:06    132s] (I)       Level2 Grid: 115 x 115
[10/29 15:42:06    132s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:42:06    132s] (I)       Usage: 199758 = (95379 H, 104379 V) = (4.21% H, 3.09% V) = (5.341e+05um H, 5.845e+05um V)
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] (I)       ============  Phase 1d Route ============
[10/29 15:42:06    132s] (I)       Phase 1d runs 0.02 seconds
[10/29 15:42:06    132s] (I)       Usage: 199761 = (95379 H, 104382 V) = (4.21% H, 3.09% V) = (5.341e+05um H, 5.845e+05um V)
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] (I)       ============  Phase 1e Route ============
[10/29 15:42:06    132s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:42:06    132s] (I)       Usage: 199761 = (95379 H, 104382 V) = (4.21% H, 3.09% V) = (5.341e+05um H, 5.845e+05um V)
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.118662e+06um
[10/29 15:42:06    132s] [NR-eGR] 
[10/29 15:42:06    132s] (I)       ============  Phase 1l Route ============
[10/29 15:42:06    132s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:42:06    132s] (I)       
[10/29 15:42:06    132s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:42:06    132s] [NR-eGR]                OverCon         OverCon            
[10/29 15:42:06    132s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:42:06    132s] [NR-eGR] Layer              (1)             (4)    OverCon 
[10/29 15:42:06    132s] [NR-eGR] ---------------------------------------------------
[10/29 15:42:06    132s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:42:06    132s] [NR-eGR] Layer2       5( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:42:06    132s] [NR-eGR] Layer3      34( 0.01%)       4( 0.00%)   ( 0.02%) 
[10/29 15:42:06    132s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:42:06    132s] [NR-eGR] ---------------------------------------------------
[10/29 15:42:06    132s] [NR-eGR] Total       39( 0.01%)       4( 0.00%)   ( 0.01%) 
[10/29 15:42:06    132s] [NR-eGR] 
[10/29 15:42:06    132s] (I)       Total Global Routing Runtime: 0.23 seconds
[10/29 15:42:06    132s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:42:06    132s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:42:06    132s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:42:06    132s] (I)       ============= track Assignment ============
[10/29 15:42:06    132s] (I)       extract Global 3D Wires
[10/29 15:42:06    132s] (I)       Extract Global WL : time=0.00
[10/29 15:42:06    132s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:42:06    132s] (I)       Initialization real time=0.00 seconds
[10/29 15:42:06    132s] (I)       Run Multi-thread track assignment
[10/29 15:42:06    132s] (I)       merging nets...
[10/29 15:42:06    132s] (I)       merging nets done
[10/29 15:42:06    132s] (I)       Kernel real time=0.17 seconds
[10/29 15:42:06    132s] (I)       End Greedy Track Assignment
[10/29 15:42:06    132s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:42:06    132s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58432
[10/29 15:42:06    132s] [NR-eGR] Layer2(M2)(V) length: 5.219484e+05um, number of vias: 90744
[10/29 15:42:06    132s] [NR-eGR] Layer3(M3)(H) length: 5.452919e+05um, number of vias: 2006
[10/29 15:42:06    132s] [NR-eGR] Layer4(TOP_M)(V) length: 8.754087e+04um, number of vias: 0
[10/29 15:42:06    132s] [NR-eGR] Total length: 1.154781e+06um, number of vias: 151182
[10/29 15:42:06    132s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:42:06    132s] [NR-eGR] Total clock nets wire length: 2.712569e+04um 
[10/29 15:42:06    132s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:42:06    132s] [NR-eGR] End Peak syMemory usage = 1347.3 MB
[10/29 15:42:06    132s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.71 seconds
[10/29 15:42:06    132s] Extraction called for design 'ieee754' of instances=13746 and nets=16014 using extraction engine 'preRoute' .
[10/29 15:42:06    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:42:06    132s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:42:06    132s] PreRoute RC Extraction called for design ieee754.
[10/29 15:42:06    132s] RC Extraction called in multi-corner(1) mode.
[10/29 15:42:06    132s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:42:06    132s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:42:06    132s] RCMode: PreRoute
[10/29 15:42:06    132s]       RC Corner Indexes            0   
[10/29 15:42:06    132s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:42:06    132s] Resistance Scaling Factor    : 1.00000 
[10/29 15:42:06    132s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:42:06    132s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:42:06    132s] Shrink Factor                : 1.00000
[10/29 15:42:06    132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:42:06    132s] Updating RC grid for preRoute extraction ...
[10/29 15:42:06    132s] Initializing multi-corner resistance tables ...
[10/29 15:42:06    132s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1347.348M)
[10/29 15:42:06    132s] #################################################################################
[10/29 15:42:06    132s] # Design Stage: PreRoute
[10/29 15:42:06    132s] # Design Name: ieee754
[10/29 15:42:06    132s] # Design Mode: 90nm
[10/29 15:42:06    132s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:42:06    132s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:42:06    132s] # Signoff Settings: SI Off 
[10/29 15:42:06    132s] #################################################################################
[10/29 15:42:07    133s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:42:07    133s] Calculate delays in BcWc mode...
[10/29 15:42:07    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.3M, InitMEM = 1345.3M)
[10/29 15:42:07    133s] Start delay calculation (fullDC) (1 T). (MEM=1345.35)
[10/29 15:42:07    133s] End AAE Lib Interpolated Model. (MEM=1361.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:42:09    135s] Total number of fetched objects 15079
[10/29 15:42:09    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:42:09    135s] End delay calculation. (MEM=1418.91 CPU=0:00:02.0 REAL=0:00:02.0)
[10/29 15:42:09    135s] End delay calculation (fullDC). (MEM=1418.91 CPU=0:00:02.5 REAL=0:00:02.0)
[10/29 15:42:09    135s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1418.9M) ***
[10/29 15:42:10    136s] Deleting Lib Analyzer.
[10/29 15:42:10    136s] Begin: GigaOpt high fanout net optimization
[10/29 15:42:10    136s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:42:10    136s] Info: 102 io nets excluded
[10/29 15:42:10    136s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:42:10    136s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:42:10    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=1418.9M
[10/29 15:42:10    136s] #spOpts: mergeVia=F 
[10/29 15:42:10    136s] Core basic site is CoreSite
[10/29 15:42:10    136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:42:10    136s] Mark StBox On SiteArr starts
[10/29 15:42:10    136s] Mark StBox On SiteArr ends
[10/29 15:42:10    136s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1418.9MB).
[10/29 15:42:10    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=1418.9M
[10/29 15:42:10    136s] 
[10/29 15:42:10    136s] Creating Lib Analyzer ...
[10/29 15:42:10    136s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:42:10    136s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:42:10    136s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:42:10    136s] 
[10/29 15:42:11    137s] Creating Lib Analyzer, finished. 
[10/29 15:42:11    137s] 
[10/29 15:42:11    137s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[10/29 15:42:11    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1418.9M
[10/29 15:42:11    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1418.9M
[10/29 15:42:12    138s] +----------+---------+--------+--------+------------+--------+
[10/29 15:42:12    138s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 15:42:12    138s] +----------+---------+--------+--------+------------+--------+
[10/29 15:42:12    138s] |     5.81%|        -|   0.100|   0.000|   0:00:00.0| 1495.2M|
[10/29 15:42:12    138s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:42:12    138s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:42:12    138s] |     5.81%|        -|   0.100|   0.000|   0:00:00.0| 1495.2M|
[10/29 15:42:12    138s] +----------+---------+--------+--------+------------+--------+
[10/29 15:42:12    138s] 
[10/29 15:42:12    138s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1495.2M) ***
[10/29 15:42:12    138s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:42:12    138s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:42:12    138s] **** End NDR-Layer Usage Statistics ****
[10/29 15:42:12    138s] End: GigaOpt high fanout net optimization
[10/29 15:42:12    138s] Begin: GigaOpt DRV Optimization
[10/29 15:42:12    138s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:42:12    138s] Info: 102 io nets excluded
[10/29 15:42:12    138s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:42:12    138s] PhyDesignGrid: maxLocalDensity 3.00
[10/29 15:42:12    138s] ### Creating PhyDesignMc. totSessionCpu=0:02:18 mem=1476.1M
[10/29 15:42:12    138s] #spOpts: mergeVia=F 
[10/29 15:42:12    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1476.1MB).
[10/29 15:42:12    138s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=1476.1M
[10/29 15:42:12    138s] 
[10/29 15:42:12    138s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[10/29 15:42:12    138s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1476.1M
[10/29 15:42:12    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1476.1M
[10/29 15:42:13    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:42:13    139s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 15:42:13    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:42:13    139s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 15:42:13    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:42:13    139s] Info: violation cost 507.036682 (cap = 68.573547, tran = 438.462860, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:42:13    139s] |   647|   647|   -19.62|   164|   164|    -1.08|     0|     0|     0|     0|    64.25|     0.00|       0|       0|       0|   5.81|          |         |
[10/29 15:42:19    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:42:19    145s] |    23|    23|    -0.81|     8|     8|    -0.01|     0|     0|     0|     0|    71.08|     0.00|     268|       0|     353|   5.89| 0:00:06.0|  1497.2M|
[10/29 15:42:19    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:42:19    145s] |    23|    23|    -0.81|     8|     8|    -0.01|     0|     0|     0|     0|    71.08|     0.00|       0|       0|       0|   5.89| 0:00:00.0|  1497.2M|
[10/29 15:42:19    145s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] ###############################################################################
[10/29 15:42:19    145s] #
[10/29 15:42:19    145s] #  Large fanout net report:  
[10/29 15:42:19    145s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/29 15:42:19    145s] #     - current density: 5.89
[10/29 15:42:19    145s] #
[10/29 15:42:19    145s] #  List of high fanout nets:
[10/29 15:42:19    145s] #
[10/29 15:42:19    145s] ###############################################################################
[10/29 15:42:19    145s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:42:19    145s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:42:19    145s] **** End NDR-Layer Usage Statistics ****
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] =======================================================================
[10/29 15:42:19    145s]                 Reasons for remaining drv violations
[10/29 15:42:19    145s] =======================================================================
[10/29 15:42:19    145s] *info: Total 23 net(s) have violations which can't be fixed by DRV optimization.
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] MultiBuffering failure reasons
[10/29 15:42:19    145s] ------------------------------------------------
[10/29 15:42:19    145s] *info:    23 net(s): Could not be fixed because it is multi driver net.
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] *** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1497.2M) ***
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] End: GigaOpt DRV Optimization
[10/29 15:42:19    145s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/29 15:42:19    145s] **optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1193.1M, totSessionCpu=0:02:26 **
[10/29 15:42:19    145s] Deleting Lib Analyzer.
[10/29 15:42:19    145s] Begin: GigaOpt Global Optimization
[10/29 15:42:19    145s] *info: use new DP (enabled)
[10/29 15:42:19    145s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:42:19    145s] Info: 102 io nets excluded
[10/29 15:42:19    145s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:42:19    145s] PhyDesignGrid: maxLocalDensity 1.20
[10/29 15:42:19    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1359.7M
[10/29 15:42:19    145s] #spOpts: mergeVia=F 
[10/29 15:42:19    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1359.7MB).
[10/29 15:42:19    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=1359.7M
[10/29 15:42:19    145s] 
[10/29 15:42:19    145s] Creating Lib Analyzer ...
[10/29 15:42:19    145s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:42:19    145s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:42:19    145s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:42:19    145s] 
[10/29 15:42:20    146s] Creating Lib Analyzer, finished. 
[10/29 15:42:20    146s] 
[10/29 15:42:20    146s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:42:20    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1359.7M
[10/29 15:42:20    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1359.7M
[10/29 15:42:22    148s] *info: 102 io nets excluded
[10/29 15:42:22    148s] *info: 1 clock net excluded
[10/29 15:42:22    148s] *info: 4 special nets excluded.
[10/29 15:42:22    148s] *info: 100 multi-driver nets excluded.
[10/29 15:42:22    148s] *info: 997 no-driver nets excluded.
[10/29 15:42:23    149s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/29 15:42:23    149s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:42:23    149s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                 End Point                  |
[10/29 15:42:23    149s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:42:23    149s] |   0.000|   0.000|     5.89%|   0:00:00.0| 1509.3M|my_analysis_view_setup|       NA| NA                                         |
[10/29 15:42:23    149s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:42:23    149s] 
[10/29 15:42:23    149s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1509.3M) ***
[10/29 15:42:23    149s] 
[10/29 15:42:23    149s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1509.3M) ***
[10/29 15:42:23    149s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:42:23    149s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:42:23    149s] **** End NDR-Layer Usage Statistics ****
[10/29 15:42:23    149s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/29 15:42:23    149s] End: GigaOpt Global Optimization
[10/29 15:42:23    149s] 
[10/29 15:42:23    149s] Active setup views:
[10/29 15:42:23    149s]  my_analysis_view_setup
[10/29 15:42:23    149s]   Dominating endpoints: 0
[10/29 15:42:23    149s]   Dominating TNS: -0.000
[10/29 15:42:23    149s] 
[10/29 15:42:24    150s] *** Timing Is met
[10/29 15:42:24    150s] *** Check timing (0:00:00.0)
[10/29 15:42:24    150s] Deleting Lib Analyzer.
[10/29 15:42:24    150s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:42:24    150s] Info: 102 io nets excluded
[10/29 15:42:24    150s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:42:24    150s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1357.7M
[10/29 15:42:24    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1357.7M
[10/29 15:42:24    150s] **INFO: Flow update: Design is easy to close.
[10/29 15:42:24    150s] setup target slack: 0.1
[10/29 15:42:24    150s] extra slack: 0.1
[10/29 15:42:24    150s] std delay: 0.0506
[10/29 15:42:24    150s] real setup target slack: 0.0506
[10/29 15:42:24    150s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:42:24    150s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1355.7M
[10/29 15:42:24    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1355.7MB).
[10/29 15:42:24    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1355.7M
[10/29 15:42:24    150s] incrSKP preserve mode is on...
[10/29 15:42:24    150s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:42:24    150s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 15:42:24    150s] [NR-eGR] Initial Peak syMemory usage = 1355.7 MB
[10/29 15:42:24    150s] (I)       Reading DB...
[10/29 15:42:24    150s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:24    150s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:24    150s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:24    150s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:42:24    150s] (I)       before initializing RouteDB syMemory usage = 1355.7 MB
[10/29 15:42:24    150s] (I)       congestionReportName   : 
[10/29 15:42:24    150s] (I)       layerRangeFor2DCongestion : 
[10/29 15:42:24    150s] (I)       buildTerm2TermWires    : 0
[10/29 15:42:24    150s] (I)       doTrackAssignment      : 1
[10/29 15:42:24    150s] (I)       dumpBookshelfFiles     : 0
[10/29 15:42:24    150s] (I)       numThreads             : 1
[10/29 15:42:24    150s] (I)       bufferingAwareRouting  : false
[10/29 15:42:24    150s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:42:24    150s] (I)       honorPin               : false
[10/29 15:42:24    150s] (I)       honorPinGuide          : true
[10/29 15:42:24    150s] (I)       honorPartition         : false
[10/29 15:42:24    150s] (I)       allowPartitionCrossover: false
[10/29 15:42:24    150s] (I)       honorSingleEntry       : true
[10/29 15:42:24    150s] (I)       honorSingleEntryStrong : true
[10/29 15:42:24    150s] (I)       handleViaSpacingRule   : false
[10/29 15:42:24    150s] (I)       handleEolSpacingRule   : false
[10/29 15:42:24    150s] (I)       PDConstraint           : none
[10/29 15:42:24    150s] (I)       expBetterNDRHandling   : false
[10/29 15:42:24    150s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:42:24    150s] (I)       routingEffortLevel     : 3
[10/29 15:42:24    150s] (I)       effortLevel            : standard
[10/29 15:42:24    150s] [NR-eGR] minRouteLayer          : 2
[10/29 15:42:24    150s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:42:24    150s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:42:24    150s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:42:24    150s] (I)       numRowsPerGCell        : 1
[10/29 15:42:24    150s] (I)       speedUpLargeDesign     : 0
[10/29 15:42:24    150s] (I)       multiThreadingTA       : 1
[10/29 15:42:24    150s] (I)       blkAwareLayerSwitching : 1
[10/29 15:42:24    150s] (I)       optimizationMode       : false
[10/29 15:42:24    150s] (I)       routeSecondPG          : false
[10/29 15:42:24    150s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:42:24    150s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:42:24    150s] (I)       punchThroughDistance   : 500.00
[10/29 15:42:24    150s] (I)       scenicBound            : 1.15
[10/29 15:42:24    150s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:42:24    150s] (I)       source-to-sink ratio   : 0.00
[10/29 15:42:24    150s] (I)       targetCongestionRatioH : 1.00
[10/29 15:42:24    150s] (I)       targetCongestionRatioV : 1.00
[10/29 15:42:24    150s] (I)       layerCongestionRatio   : 0.70
[10/29 15:42:24    150s] (I)       m1CongestionRatio      : 0.10
[10/29 15:42:24    150s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:42:24    150s] (I)       localRouteEffort       : 1.00
[10/29 15:42:24    150s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:42:24    150s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:42:24    150s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:42:24    150s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:42:24    150s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:42:24    150s] (I)       routeVias              : 
[10/29 15:42:24    150s] (I)       readTROption           : true
[10/29 15:42:24    150s] (I)       extraSpacingFactor     : 1.00
[10/29 15:42:24    150s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:42:24    150s] (I)       routeSelectedNetsOnly  : false
[10/29 15:42:24    150s] (I)       clkNetUseMaxDemand     : false
[10/29 15:42:24    150s] (I)       extraDemandForClocks   : 0
[10/29 15:42:24    150s] (I)       steinerRemoveLayers    : false
[10/29 15:42:24    150s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:42:24    150s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:42:24    150s] (I)       similarTopologyRoutingFast : false
[10/29 15:42:24    150s] (I)       spanningTreeRefinement : false
[10/29 15:42:24    150s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:42:24    150s] (I)       starting read tracks
[10/29 15:42:24    150s] (I)       build grid graph
[10/29 15:42:24    150s] (I)       build grid graph start
[10/29 15:42:24    150s] [NR-eGR] Layer1 has no routable track
[10/29 15:42:24    150s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:42:24    150s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:42:24    150s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:42:24    150s] (I)       build grid graph end
[10/29 15:42:24    150s] (I)       numViaLayers=4
[10/29 15:42:24    150s] (I)       Reading via V2 for layer: 0 
[10/29 15:42:24    150s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:42:24    150s] (I)       Reading via VL for layer: 2 
[10/29 15:42:24    150s] (I)       end build via table
[10/29 15:42:24    150s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:42:24    150s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:42:24    150s] (I)       readDataFromPlaceDB
[10/29 15:42:24    150s] (I)       Read net information..
[10/29 15:42:24    150s] [NR-eGR] Read numTotalNets=15279  numIgnoredNets=0
[10/29 15:42:24    150s] (I)       Read testcase time = 0.010 seconds
[10/29 15:42:24    150s] 
[10/29 15:42:24    150s] (I)       read default dcut vias
[10/29 15:42:24    150s] (I)       Reading via V2 for layer: 0 
[10/29 15:42:24    150s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:42:24    150s] (I)       Reading via VL for layer: 2 
[10/29 15:42:24    150s] (I)       build grid graph start
[10/29 15:42:24    150s] (I)       build grid graph end
[10/29 15:42:24    150s] (I)       Model blockage into capacity
[10/29 15:42:24    150s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:42:24    150s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:42:24    150s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:42:24    150s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:42:24    150s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:42:24    150s] (I)       Modeling time = 0.060 seconds
[10/29 15:42:24    150s] 
[10/29 15:42:24    150s] (I)       Number of ignored nets = 0
[10/29 15:42:24    150s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:42:24    150s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:42:24    150s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:42:24    150s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:42:24    150s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:42:24    150s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1364.2 MB
[10/29 15:42:24    150s] (I)       Ndr track 0 does not exist
[10/29 15:42:24    150s] (I)       Layer1  viaCost=300.00
[10/29 15:42:24    150s] (I)       Layer2  viaCost=100.00
[10/29 15:42:24    150s] (I)       Layer3  viaCost=200.00
[10/29 15:42:24    150s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:42:24    150s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:42:24    150s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:42:24    150s] (I)       Site Width          :   560  (dbu)
[10/29 15:42:24    150s] (I)       Row Height          :  5600  (dbu)
[10/29 15:42:24    150s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:42:24    150s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:42:24    150s] (I)       grid                :   575   575     4
[10/29 15:42:24    150s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:42:24    150s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:42:24    150s] (I)       Default wire width  :   230   280   280   440
[10/29 15:42:24    150s] (I)       Default wire space  :   230   280   280   460
[10/29 15:42:24    150s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:42:24    150s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:42:24    150s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:42:24    150s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:42:24    150s] (I)       Num of masks        :     1     1     1     1
[10/29 15:42:24    150s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:42:24    150s] (I)       --------------------------------------------------------
[10/29 15:42:24    150s] 
[10/29 15:42:24    150s] [NR-eGR] ============ Routing rule table ============
[10/29 15:42:24    150s] [NR-eGR] Rule id 0. Nets 15275 
[10/29 15:42:24    150s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:42:24    150s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:42:24    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:42:24    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:42:24    150s] [NR-eGR] ========================================
[10/29 15:42:24    150s] [NR-eGR] 
[10/29 15:42:24    150s] (I)       After initializing earlyGlobalRoute syMemory usage = 1385.0 MB
[10/29 15:42:24    150s] (I)       Loading and dumping file time : 0.15 seconds
[10/29 15:42:24    150s] (I)       ============= Initialization =============
[10/29 15:42:24    150s] (I)       totalPins=59164  totalGlobalPin=56499 (95.50%)
[10/29 15:42:24    150s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:42:24    150s] [NR-eGR] Layer group 1: route 15275 net(s) in layer range [2, 4]
[10/29 15:42:24    150s] (I)       ============  Phase 1a Route ============
[10/29 15:42:24    150s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:42:24    150s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:42:24    150s] (I)       Usage: 198566 = (94326 H, 104240 V) = (4.16% H, 3.08% V) = (5.282e+05um H, 5.837e+05um V)
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] (I)       ============  Phase 1b Route ============
[10/29 15:42:24    150s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:42:24    150s] (I)       Usage: 198571 = (94328 H, 104243 V) = (4.16% H, 3.09% V) = (5.282e+05um H, 5.838e+05um V)
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.111998e+06um
[10/29 15:42:24    150s] (I)       ============  Phase 1c Route ============
[10/29 15:42:24    150s] (I)       Level2 Grid: 115 x 115
[10/29 15:42:24    150s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:42:24    150s] (I)       Usage: 198571 = (94328 H, 104243 V) = (4.16% H, 3.09% V) = (5.282e+05um H, 5.838e+05um V)
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] (I)       ============  Phase 1d Route ============
[10/29 15:42:24    150s] (I)       Phase 1d runs 0.03 seconds
[10/29 15:42:24    150s] (I)       Usage: 198576 = (94328 H, 104248 V) = (4.16% H, 3.09% V) = (5.282e+05um H, 5.838e+05um V)
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] (I)       ============  Phase 1e Route ============
[10/29 15:42:24    150s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:42:24    150s] (I)       Usage: 198576 = (94328 H, 104248 V) = (4.16% H, 3.09% V) = (5.282e+05um H, 5.838e+05um V)
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.112026e+06um
[10/29 15:42:24    150s] [NR-eGR] 
[10/29 15:42:24    150s] (I)       ============  Phase 1l Route ============
[10/29 15:42:24    150s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:42:24    150s] (I)       
[10/29 15:42:24    150s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:42:24    150s] [NR-eGR]                OverCon         OverCon            
[10/29 15:42:24    150s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:42:24    150s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:42:24    150s] [NR-eGR] ---------------------------------------------------
[10/29 15:42:24    150s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:42:24    150s] [NR-eGR] Layer2       2( 0.00%)       1( 0.00%)   ( 0.00%) 
[10/29 15:42:24    150s] [NR-eGR] Layer3      37( 0.02%)       2( 0.00%)   ( 0.02%) 
[10/29 15:42:24    150s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:42:24    150s] [NR-eGR] ---------------------------------------------------
[10/29 15:42:24    150s] [NR-eGR] Total       39( 0.01%)       3( 0.00%)   ( 0.01%) 
[10/29 15:42:24    150s] [NR-eGR] 
[10/29 15:42:24    150s] (I)       Total Global Routing Runtime: 0.22 seconds
[10/29 15:42:24    150s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:42:24    150s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:42:24    150s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:42:24    150s] [NR-eGR] End Peak syMemory usage = 1385.0 MB
[10/29 15:42:24    150s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.39 seconds
[10/29 15:42:24    150s] [hotspot] +------------+---------------+---------------+
[10/29 15:42:24    150s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:42:24    150s] [hotspot] +------------+---------------+---------------+
[10/29 15:42:24    150s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:42:24    150s] [hotspot] +------------+---------------+---------------+
[10/29 15:42:24    150s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:42:24    150s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:42:24    150s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:42:24    150s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:42:25    151s] Apply auto density screen in post-place stage.
[10/29 15:42:25    151s] Auto density screen increases utilization from 0.059 to 0.059
[10/29 15:42:25    151s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1385.0M
[10/29 15:42:25    151s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1385.0MB).
[10/29 15:42:25    151s] *** Starting refinePlace (0:02:31 mem=1385.0M) ***
[10/29 15:42:25    151s] Total net bbox length = 9.948e+05 (4.703e+05 5.246e+05) (ext = 6.823e+04)
[10/29 15:42:25    151s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:42:25    151s] Density distribution unevenness ratio = 84.795%
[10/29 15:42:25    151s] RPlace IncrNP: Rollback Lev = -5
[10/29 15:42:25    151s] RPlace: Density =0.720000, incremental np is triggered.
[10/29 15:42:25    151s] incr SKP is on..., with optDC mode
[10/29 15:42:25    151s] total jobs 4956
[10/29 15:42:25    151s] multi thread init TemplateIndex for each ta. thread num 1
[10/29 15:42:25    151s] Wait...
[10/29 15:42:25    151s] (cpu=0:00:00.4 mem=1385.0M) ***
[10/29 15:42:25    151s] total jobs 0 -> 4460
[10/29 15:42:25    151s] multi thread init TemplateIndex for each ta. thread num 1
[10/29 15:42:25    151s] finished multi-thread init
[10/29 15:42:25    151s] *** Build Virtual Sizing Timing Model
[10/29 15:42:25    151s] (cpu=0:00:00.6 mem=1385.0M) ***
[10/29 15:42:26    152s] Persistent padding is off here.
[10/29 15:42:26    152s] Congestion driven padding in post-place stage.
[10/29 15:42:30    156s] Congestion driven padding increases utilization from 0.099 to 0.098
[10/29 15:42:30    156s] Congestion driven padding runtime: cpu = 0:00:03.7 real = 0:00:04.0 mem = 1427.6M
[10/29 15:42:30    156s] limitMaxMove 0, priorityInstMaxMove -1
[10/29 15:42:30    156s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[10/29 15:42:30    156s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/29 15:42:30    156s] No instances found in the vector
[10/29 15:42:30    156s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1431.6M, DRC: 0)
[10/29 15:42:30    156s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:42:34    160s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/29 15:42:34    160s] No instances found in the vector
[10/29 15:42:34    160s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1482.1M, DRC: 0)
[10/29 15:42:34    160s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:42:45    171s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/29 15:42:45    171s] No instances found in the vector
[10/29 15:42:45    171s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1482.1M, DRC: 0)
[10/29 15:42:45    171s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:42:51    178s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/29 15:42:51    178s] No instances found in the vector
[10/29 15:42:51    178s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1483.1M, DRC: 0)
[10/29 15:42:51    178s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:42:58    184s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/29 15:42:58    184s] No instances found in the vector
[10/29 15:42:58    184s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1484.1M, DRC: 0)
[10/29 15:42:58    184s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:43:03    189s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:43:03    189s] Density distribution unevenness ratio = 85.287%
[10/29 15:43:03    189s] RPlace postIncrNP: Density = 0.720000 -> 0.721000.
[10/29 15:43:03    189s] RPlace postIncrNP Info: Density distribution changes:
[10/29 15:43:03    189s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:43:03    189s] [CPU] RefinePlace/IncrNP (cpu=0:00:38.5, real=0:00:38.0, mem=1469.2MB) @(0:02:31 - 0:03:10).
[10/29 15:43:03    189s] Move report: incrNP moves 13572 insts, mean move: 48.94 um, max move: 2367.12 um
[10/29 15:43:03    189s] 	Max move on inst (g6658): (2858.80, 2842.00) --> (1566.88, 1766.80)
[10/29 15:43:03    189s] Move report: Timing Driven Placement moves 13572 insts, mean move: 48.94 um, max move: 2367.12 um
[10/29 15:43:03    189s] 	Max move on inst (g6658): (2858.80, 2842.00) --> (1566.88, 1766.80)
[10/29 15:43:03    189s] 	Runtime: CPU: 0:00:38.5 REAL: 0:00:38.0 MEM: 1469.2MB
[10/29 15:43:03    189s] Starting refinePlace ...
[10/29 15:43:03    189s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:43:03    189s] Density distribution unevenness ratio = 85.287%
[10/29 15:43:04    190s]   Spread Effort: high, pre-route mode, useDDP on.
[10/29 15:43:04    190s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1469.2MB) @(0:03:10 - 0:03:10).
[10/29 15:43:04    190s] Move report: preRPlace moves 600 insts, mean move: 1.10 um, max move: 8.40 um
[10/29 15:43:04    190s] 	Max move on inst (D1/recip_S0_2D/g1530): (1596.56, 523.60) --> (1593.76, 518.00)
[10/29 15:43:04    190s] 	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: aor222d1
[10/29 15:43:04    190s] wireLenOptFixPriorityInst 0 inst fixed
[10/29 15:43:04    190s] Placement tweakage begins.
[10/29 15:43:04    190s] wire length = 1.092e+06
[10/29 15:43:05    191s] wire length = 1.057e+06
[10/29 15:43:05    191s] Placement tweakage ends.
[10/29 15:43:05    191s] Move report: tweak moves 1714 insts, mean move: 7.19 um, max move: 68.88 um
[10/29 15:43:05    191s] 	Max move on inst (D1/mult/g656): (1321.04, 1419.60) --> (1389.92, 1419.60)
[10/29 15:43:05    191s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1469.2MB) @(0:03:10 - 0:03:11).
[10/29 15:43:05    191s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:05    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1469.2MB) @(0:03:11 - 0:03:12).
[10/29 15:43:05    191s] Move report: Detail placement moves 2098 insts, mean move: 6.01 um, max move: 68.88 um
[10/29 15:43:05    191s] 	Max move on inst (D1/mult/g656): (1321.04, 1419.60) --> (1389.92, 1419.60)
[10/29 15:43:05    191s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1469.2MB
[10/29 15:43:05    191s] Statistics of distance of Instance movement in refine placement:
[10/29 15:43:05    191s]   maximum (X+Y) =      2367.12 um
[10/29 15:43:05    191s]   inst (g6658) with max move: (2858.8, 2842) -> (1566.88, 1766.8)
[10/29 15:43:05    191s]   mean    (X+Y) =        49.00 um
[10/29 15:43:05    191s] Total instances flipped for WireLenOpt: 1177
[10/29 15:43:05    191s] Total instances flipped, including legalization: 12
[10/29 15:43:05    191s] Summary Report:
[10/29 15:43:05    191s] Instances move: 13579 (out of 13626 movable)
[10/29 15:43:05    191s] Instances flipped: 12
[10/29 15:43:05    191s] Mean displacement: 49.00 um
[10/29 15:43:05    191s] Max displacement: 2367.12 um (Instance: g6658) (2858.8, 2842) -> (1566.88, 1766.8)
[10/29 15:43:05    191s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: nd03d1
[10/29 15:43:05    191s] Total instances moved : 13579
[10/29 15:43:05    191s] Total net bbox length = 8.873e+05 (4.244e+05 4.630e+05) (ext = 1.247e+05)
[10/29 15:43:05    191s] Runtime: CPU: 0:00:40.5 REAL: 0:00:40.0 MEM: 1469.2MB
[10/29 15:43:05    191s] [CPU] RefinePlace/total (cpu=0:00:40.5, real=0:00:40.0, mem=1469.2MB) @(0:02:31 - 0:03:12).
[10/29 15:43:05    191s] *** Finished refinePlace (0:03:12 mem=1469.2M) ***
[10/29 15:43:05    191s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:43:05    191s] Density distribution unevenness ratio = 85.287%
[10/29 15:43:05    191s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 15:43:05    191s] Type 'man IMPSP-9025' for more detail.
[10/29 15:43:05    191s] Trial Route Overflow 0(H) 0(V)
[10/29 15:43:05    191s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:43:05    191s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:43:05    191s] Starting congestion repair ...
[10/29 15:43:05    191s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/29 15:43:05    191s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:43:05    191s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:43:05    191s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:43:05    191s] Starting Early Global Route congestion estimation: mem = 1469.2M
[10/29 15:43:05    191s] (I)       Reading DB...
[10/29 15:43:05    191s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:05    191s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:05    191s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:05    191s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:05    191s] (I)       before initializing RouteDB syMemory usage = 1469.2 MB
[10/29 15:43:05    191s] (I)       congestionReportName   : 
[10/29 15:43:05    191s] (I)       layerRangeFor2DCongestion : 
[10/29 15:43:05    191s] (I)       buildTerm2TermWires    : 1
[10/29 15:43:05    191s] (I)       doTrackAssignment      : 1
[10/29 15:43:05    191s] (I)       dumpBookshelfFiles     : 0
[10/29 15:43:05    191s] (I)       numThreads             : 1
[10/29 15:43:05    191s] (I)       bufferingAwareRouting  : false
[10/29 15:43:05    191s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:43:05    191s] (I)       honorPin               : false
[10/29 15:43:05    191s] (I)       honorPinGuide          : true
[10/29 15:43:05    191s] (I)       honorPartition         : false
[10/29 15:43:05    191s] (I)       allowPartitionCrossover: false
[10/29 15:43:05    191s] (I)       honorSingleEntry       : true
[10/29 15:43:05    191s] (I)       honorSingleEntryStrong : true
[10/29 15:43:05    191s] (I)       handleViaSpacingRule   : false
[10/29 15:43:05    191s] (I)       handleEolSpacingRule   : false
[10/29 15:43:05    191s] (I)       PDConstraint           : none
[10/29 15:43:05    191s] (I)       expBetterNDRHandling   : false
[10/29 15:43:05    191s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:43:05    191s] (I)       routingEffortLevel     : 3
[10/29 15:43:05    191s] (I)       effortLevel            : standard
[10/29 15:43:05    191s] [NR-eGR] minRouteLayer          : 2
[10/29 15:43:05    191s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:43:05    191s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:43:05    191s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:43:05    191s] (I)       numRowsPerGCell        : 1
[10/29 15:43:05    191s] (I)       speedUpLargeDesign     : 0
[10/29 15:43:05    191s] (I)       multiThreadingTA       : 1
[10/29 15:43:05    191s] (I)       blkAwareLayerSwitching : 1
[10/29 15:43:05    191s] (I)       optimizationMode       : false
[10/29 15:43:05    191s] (I)       routeSecondPG          : false
[10/29 15:43:05    191s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:43:05    191s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:43:05    191s] (I)       punchThroughDistance   : 500.00
[10/29 15:43:05    191s] (I)       scenicBound            : 1.15
[10/29 15:43:05    191s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:43:05    191s] (I)       source-to-sink ratio   : 0.00
[10/29 15:43:05    191s] (I)       targetCongestionRatioH : 1.00
[10/29 15:43:05    191s] (I)       targetCongestionRatioV : 1.00
[10/29 15:43:05    191s] (I)       layerCongestionRatio   : 0.70
[10/29 15:43:05    191s] (I)       m1CongestionRatio      : 0.10
[10/29 15:43:05    191s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:43:05    191s] (I)       localRouteEffort       : 1.00
[10/29 15:43:05    191s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:43:05    191s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:43:05    191s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:43:05    191s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:43:05    191s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:43:05    191s] (I)       routeVias              : 
[10/29 15:43:05    191s] (I)       readTROption           : true
[10/29 15:43:05    191s] (I)       extraSpacingFactor     : 1.00
[10/29 15:43:05    191s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:43:05    191s] (I)       routeSelectedNetsOnly  : false
[10/29 15:43:05    191s] (I)       clkNetUseMaxDemand     : false
[10/29 15:43:05    191s] (I)       extraDemandForClocks   : 0
[10/29 15:43:05    191s] (I)       steinerRemoveLayers    : false
[10/29 15:43:05    191s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:43:05    191s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:43:05    191s] (I)       similarTopologyRoutingFast : false
[10/29 15:43:05    191s] (I)       spanningTreeRefinement : false
[10/29 15:43:05    191s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:43:05    191s] (I)       starting read tracks
[10/29 15:43:05    191s] (I)       build grid graph
[10/29 15:43:05    191s] (I)       build grid graph start
[10/29 15:43:05    191s] [NR-eGR] Layer1 has no routable track
[10/29 15:43:05    191s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:43:05    191s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:43:05    191s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:43:05    191s] (I)       build grid graph end
[10/29 15:43:05    191s] (I)       numViaLayers=4
[10/29 15:43:05    191s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:05    191s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:05    191s] (I)       Reading via VL for layer: 2 
[10/29 15:43:05    191s] (I)       end build via table
[10/29 15:43:05    191s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:43:05    191s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:43:05    191s] (I)       readDataFromPlaceDB
[10/29 15:43:05    191s] (I)       Read net information..
[10/29 15:43:05    191s] [NR-eGR] Read numTotalNets=15279  numIgnoredNets=0
[10/29 15:43:05    191s] (I)       Read testcase time = 0.010 seconds
[10/29 15:43:05    191s] 
[10/29 15:43:05    191s] (I)       read default dcut vias
[10/29 15:43:05    191s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:05    191s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:05    191s] (I)       Reading via VL for layer: 2 
[10/29 15:43:05    191s] (I)       build grid graph start
[10/29 15:43:05    191s] (I)       build grid graph end
[10/29 15:43:05    191s] (I)       Model blockage into capacity
[10/29 15:43:05    191s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:43:05    192s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:43:05    192s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:43:05    192s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:43:05    192s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:43:05    192s] (I)       Modeling time = 0.060 seconds
[10/29 15:43:05    192s] 
[10/29 15:43:05    192s] (I)       Number of ignored nets = 0
[10/29 15:43:05    192s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:43:05    192s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:43:05    192s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:43:05    192s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:43:05    192s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:43:05    192s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1469.2 MB
[10/29 15:43:05    192s] (I)       Ndr track 0 does not exist
[10/29 15:43:05    192s] (I)       Layer1  viaCost=300.00
[10/29 15:43:05    192s] (I)       Layer2  viaCost=100.00
[10/29 15:43:05    192s] (I)       Layer3  viaCost=200.00
[10/29 15:43:05    192s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:43:05    192s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:43:05    192s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:43:05    192s] (I)       Site Width          :   560  (dbu)
[10/29 15:43:05    192s] (I)       Row Height          :  5600  (dbu)
[10/29 15:43:05    192s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:43:05    192s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:43:05    192s] (I)       grid                :   575   575     4
[10/29 15:43:05    192s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:43:05    192s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:43:05    192s] (I)       Default wire width  :   230   280   280   440
[10/29 15:43:05    192s] (I)       Default wire space  :   230   280   280   460
[10/29 15:43:05    192s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:43:05    192s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:43:05    192s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:43:05    192s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:43:05    192s] (I)       Num of masks        :     1     1     1     1
[10/29 15:43:05    192s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:43:05    192s] (I)       --------------------------------------------------------
[10/29 15:43:05    192s] 
[10/29 15:43:05    192s] [NR-eGR] ============ Routing rule table ============
[10/29 15:43:05    192s] [NR-eGR] Rule id 0. Nets 15279 
[10/29 15:43:05    192s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:43:05    192s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:43:05    192s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:05    192s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:05    192s] [NR-eGR] ========================================
[10/29 15:43:05    192s] [NR-eGR] 
[10/29 15:43:05    192s] (I)       After initializing earlyGlobalRoute syMemory usage = 1469.2 MB
[10/29 15:43:05    192s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:43:05    192s] (I)       ============= Initialization =============
[10/29 15:43:05    192s] (I)       totalPins=59172  totalGlobalPin=56830 (96.04%)
[10/29 15:43:05    192s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:43:05    192s] [NR-eGR] Layer group 1: route 15279 net(s) in layer range [2, 4]
[10/29 15:43:05    192s] (I)       ============  Phase 1a Route ============
[10/29 15:43:06    192s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:43:06    192s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:43:06    192s] (I)       Usage: 182056 = (87530 H, 94526 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.293e+05um V)
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] (I)       ============  Phase 1b Route ============
[10/29 15:43:06    192s] (I)       Phase 1b runs 0.00 seconds
[10/29 15:43:06    192s] (I)       Usage: 182077 = (87533 H, 94544 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.294e+05um V)
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019631e+06um
[10/29 15:43:06    192s] (I)       ============  Phase 1c Route ============
[10/29 15:43:06    192s] (I)       Level2 Grid: 115 x 115
[10/29 15:43:06    192s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:43:06    192s] (I)       Usage: 182077 = (87533 H, 94544 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.294e+05um V)
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] (I)       ============  Phase 1d Route ============
[10/29 15:43:06    192s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:43:06    192s] (I)       Usage: 182089 = (87533 H, 94556 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.295e+05um V)
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] (I)       ============  Phase 1e Route ============
[10/29 15:43:06    192s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:43:06    192s] (I)       Usage: 182089 = (87533 H, 94556 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.295e+05um V)
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019698e+06um
[10/29 15:43:06    192s] [NR-eGR] 
[10/29 15:43:06    192s] (I)       ============  Phase 1l Route ============
[10/29 15:43:06    192s] (I)       Phase 1l runs 0.02 seconds
[10/29 15:43:06    192s] (I)       
[10/29 15:43:06    192s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:43:06    192s] [NR-eGR]                OverCon         OverCon            
[10/29 15:43:06    192s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:43:06    192s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:43:06    192s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:06    192s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:06    192s] [NR-eGR] Layer2       6( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:06    192s] [NR-eGR] Layer3      48( 0.02%)       4( 0.00%)   ( 0.02%) 
[10/29 15:43:06    192s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:06    192s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:06    192s] [NR-eGR] Total       54( 0.01%)       4( 0.00%)   ( 0.01%) 
[10/29 15:43:06    192s] [NR-eGR] 
[10/29 15:43:06    192s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:43:06    192s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:43:06    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:43:06    192s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[10/29 15:43:06    192s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1469.2M
[10/29 15:43:06    192s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:06    192s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:43:06    192s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:06    192s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:43:06    192s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:06    192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:43:06    192s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:43:06    192s] Skipped repairing congestion.
[10/29 15:43:06    192s] Starting Early Global Route wiring: mem = 1469.2M
[10/29 15:43:06    192s] (I)       ============= track Assignment ============
[10/29 15:43:06    192s] (I)       extract Global 3D Wires
[10/29 15:43:06    192s] (I)       Extract Global WL : time=0.01
[10/29 15:43:06    192s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:43:06    192s] (I)       Initialization real time=0.00 seconds
[10/29 15:43:06    192s] (I)       Run Multi-thread track assignment
[10/29 15:43:06    192s] (I)       merging nets...
[10/29 15:43:06    192s] (I)       merging nets done
[10/29 15:43:06    192s] (I)       Kernel real time=0.17 seconds
[10/29 15:43:06    192s] (I)       End Greedy Track Assignment
[10/29 15:43:06    192s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:06    192s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58968
[10/29 15:43:06    192s] [NR-eGR] Layer2(M2)(V) length: 4.777107e+05um, number of vias: 92046
[10/29 15:43:06    192s] [NR-eGR] Layer3(M3)(H) length: 5.012350e+05um, number of vias: 2114
[10/29 15:43:06    192s] [NR-eGR] Layer4(TOP_M)(V) length: 7.662143e+04um, number of vias: 0
[10/29 15:43:06    192s] [NR-eGR] Total length: 1.055567e+06um, number of vias: 153128
[10/29 15:43:06    192s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:06    192s] [NR-eGR] Total clock nets wire length: 2.081337e+04um 
[10/29 15:43:06    192s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:06    192s] Early Global Route wiring runtime: 0.33 seconds, mem = 1454.8M
[10/29 15:43:06    192s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[10/29 15:43:06    192s] Start to check current routing status for nets...
[10/29 15:43:06    192s] All nets are already routed correctly.
[10/29 15:43:06    192s] End to check current routing status for nets (mem=1454.8M)
[10/29 15:43:06    192s] Extraction called for design 'ieee754' of instances=14014 and nets=16282 using extraction engine 'preRoute' .
[10/29 15:43:06    192s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:43:06    192s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:43:06    192s] PreRoute RC Extraction called for design ieee754.
[10/29 15:43:06    192s] RC Extraction called in multi-corner(1) mode.
[10/29 15:43:06    192s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:43:06    192s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:43:06    192s] RCMode: PreRoute
[10/29 15:43:06    192s]       RC Corner Indexes            0   
[10/29 15:43:06    192s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:43:06    192s] Resistance Scaling Factor    : 1.00000 
[10/29 15:43:06    192s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:43:06    192s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:43:06    192s] Shrink Factor                : 1.00000
[10/29 15:43:06    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:43:06    192s] Updating RC grid for preRoute extraction ...
[10/29 15:43:06    192s] Initializing multi-corner resistance tables ...
[10/29 15:43:06    192s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1454.848M)
[10/29 15:43:07    193s] Compute RC Scale Done ...
[10/29 15:43:07    193s] **optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1182.3M, totSessionCpu=0:03:13 **
[10/29 15:43:07    193s] #################################################################################
[10/29 15:43:07    193s] # Design Stage: PreRoute
[10/29 15:43:07    193s] # Design Name: ieee754
[10/29 15:43:07    193s] # Design Mode: 90nm
[10/29 15:43:07    193s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:43:07    193s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:43:07    193s] # Signoff Settings: SI Off 
[10/29 15:43:07    193s] #################################################################################
[10/29 15:43:07    193s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:43:07    193s] Calculate delays in BcWc mode...
[10/29 15:43:07    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 1359.0M, InitMEM = 1356.9M)
[10/29 15:43:07    193s] Start delay calculation (fullDC) (1 T). (MEM=1359.01)
[10/29 15:43:07    193s] End AAE Lib Interpolated Model. (MEM=1375.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:10    196s] Total number of fetched objects 15347
[10/29 15:43:10    196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:10    196s] End delay calculation. (MEM=1441.02 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:43:10    196s] End delay calculation (fullDC). (MEM=1441.02 CPU=0:00:02.6 REAL=0:00:03.0)
[10/29 15:43:10    196s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1441.0M) ***
[10/29 15:43:10    196s] *** Timing Is met
[10/29 15:43:10    196s] *** Check timing (0:00:00.0)
[10/29 15:43:10    196s] *** Timing Is met
[10/29 15:43:10    196s] *** Check timing (0:00:00.0)
[10/29 15:43:10    196s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:43:10    196s] Info: 102 io nets excluded
[10/29 15:43:10    196s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:43:10    196s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=1441.0M
[10/29 15:43:10    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=1441.0M
[10/29 15:43:10    196s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:43:10    196s] ### Creating PhyDesignMc. totSessionCpu=0:03:17 mem=1517.3M
[10/29 15:43:10    196s] Core basic site is CoreSite
[10/29 15:43:10    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:43:10    197s] Mark StBox On SiteArr starts
[10/29 15:43:10    197s] Mark StBox On SiteArr ends
[10/29 15:43:10    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1517.3MB).
[10/29 15:43:11    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:17 mem=1517.3M
[10/29 15:43:11    197s] Begin: Area Reclaim Optimization
[10/29 15:43:11    197s] 
[10/29 15:43:11    197s] Creating Lib Analyzer ...
[10/29 15:43:11    197s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:43:11    197s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:43:11    197s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:43:11    197s] 
[10/29 15:43:11    197s] Creating Lib Analyzer, finished. 
[10/29 15:43:11    197s] 
[10/29 15:43:11    197s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:43:11    197s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=1533.3M
[10/29 15:43:11    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=1533.3M
[10/29 15:43:12    198s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.89
[10/29 15:43:12    198s] +----------+---------+--------+--------+------------+--------+
[10/29 15:43:12    198s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 15:43:12    198s] +----------+---------+--------+--------+------------+--------+
[10/29 15:43:12    198s] |     5.89%|        -|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:12    198s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:43:12    198s] |     5.89%|        0|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:13    199s] |     5.87%|       75|   0.000|   0.000|   0:00:01.0| 1533.3M|
[10/29 15:43:13    199s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:13    199s] |     5.87%|       29|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:13    199s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:13    199s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:43:13    199s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1533.3M|
[10/29 15:43:13    199s] +----------+---------+--------+--------+------------+--------+
[10/29 15:43:13    199s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.87
[10/29 15:43:13    199s] 
[10/29 15:43:13    199s] ** Summary: Restruct = 0 Buffer Deletion = 73 Declone = 2 Resize = 29 **
[10/29 15:43:13    199s] --------------------------------------------------------------
[10/29 15:43:13    199s] |                                   | Total     | Sequential |
[10/29 15:43:13    199s] --------------------------------------------------------------
[10/29 15:43:13    199s] | Num insts resized                 |      29  |       3    |
[10/29 15:43:13    199s] | Num insts undone                  |       0  |       0    |
[10/29 15:43:13    199s] | Num insts Downsized               |      29  |       3    |
[10/29 15:43:13    199s] | Num insts Samesized               |       0  |       0    |
[10/29 15:43:13    199s] | Num insts Upsized                 |       0  |       0    |
[10/29 15:43:13    199s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 15:43:13    199s] --------------------------------------------------------------
[10/29 15:43:13    199s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:43:13    199s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:43:13    199s] **** End NDR-Layer Usage Statistics ****
[10/29 15:43:13    199s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:02.0) **
[10/29 15:43:13    199s] *** Starting refinePlace (0:03:20 mem=1533.3M) ***
[10/29 15:43:13    200s] Total net bbox length = 8.871e+05 (4.242e+05 4.628e+05) (ext = 1.247e+05)
[10/29 15:43:13    200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:13    200s] Starting refinePlace ...
[10/29 15:43:14    200s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:14    200s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1533.3MB) @(0:03:20 - 0:03:20).
[10/29 15:43:14    200s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:14    200s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1533.3MB
[10/29 15:43:14    200s] Statistics of distance of Instance movement in refine placement:
[10/29 15:43:14    200s]   maximum (X+Y) =         0.00 um
[10/29 15:43:14    200s]   mean    (X+Y) =         0.00 um
[10/29 15:43:14    200s] Summary Report:
[10/29 15:43:14    200s] Instances move: 0 (out of 13551 movable)
[10/29 15:43:14    200s] Instances flipped: 0
[10/29 15:43:14    200s] Mean displacement: 0.00 um
[10/29 15:43:14    200s] Max displacement: 0.00 um 
[10/29 15:43:14    200s] Total instances moved : 0
[10/29 15:43:14    200s] Total net bbox length = 8.871e+05 (4.242e+05 4.628e+05) (ext = 1.247e+05)
[10/29 15:43:14    200s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1533.3MB
[10/29 15:43:14    200s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1533.3MB) @(0:03:20 - 0:03:20).
[10/29 15:43:14    200s] *** Finished refinePlace (0:03:20 mem=1533.3M) ***
[10/29 15:43:14    200s] *** maximum move = 0.00 um ***
[10/29 15:43:14    200s] *** Finished re-routing un-routed nets (1533.3M) ***
[10/29 15:43:14    200s] 
[10/29 15:43:14    200s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1533.3M) ***
[10/29 15:43:14    200s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1383.78M, totSessionCpu=0:03:20).
[10/29 15:43:14    200s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1383.8M
[10/29 15:43:14    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1383.8M
[10/29 15:43:14    200s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:43:14    200s] [PSP]     Started earlyGlobalRoute kernel
[10/29 15:43:14    200s] [PSP]     Initial Peak syMemory usage = 1383.8 MB
[10/29 15:43:14    200s] (I)       Reading DB...
[10/29 15:43:14    200s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:14    200s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:14    200s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:14    200s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:14    200s] (I)       before initializing RouteDB syMemory usage = 1383.8 MB
[10/29 15:43:14    200s] (I)       congestionReportName   : 
[10/29 15:43:14    200s] (I)       layerRangeFor2DCongestion : 
[10/29 15:43:14    200s] (I)       buildTerm2TermWires    : 1
[10/29 15:43:14    200s] (I)       doTrackAssignment      : 1
[10/29 15:43:14    200s] (I)       dumpBookshelfFiles     : 0
[10/29 15:43:14    200s] (I)       numThreads             : 1
[10/29 15:43:14    200s] (I)       bufferingAwareRouting  : false
[10/29 15:43:14    200s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:43:14    200s] (I)       honorPin               : false
[10/29 15:43:14    200s] (I)       honorPinGuide          : true
[10/29 15:43:14    200s] (I)       honorPartition         : false
[10/29 15:43:14    200s] (I)       allowPartitionCrossover: false
[10/29 15:43:14    200s] (I)       honorSingleEntry       : true
[10/29 15:43:14    200s] (I)       honorSingleEntryStrong : true
[10/29 15:43:14    200s] (I)       handleViaSpacingRule   : false
[10/29 15:43:14    200s] (I)       handleEolSpacingRule   : false
[10/29 15:43:14    200s] (I)       PDConstraint           : none
[10/29 15:43:14    200s] (I)       expBetterNDRHandling   : false
[10/29 15:43:14    200s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:43:14    200s] (I)       routingEffortLevel     : 3
[10/29 15:43:14    200s] (I)       effortLevel            : standard
[10/29 15:43:14    200s] [NR-eGR] minRouteLayer          : 2
[10/29 15:43:14    200s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:43:14    200s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:43:14    200s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:43:14    200s] (I)       numRowsPerGCell        : 1
[10/29 15:43:14    200s] (I)       speedUpLargeDesign     : 0
[10/29 15:43:14    200s] (I)       multiThreadingTA       : 1
[10/29 15:43:14    200s] (I)       blkAwareLayerSwitching : 1
[10/29 15:43:14    200s] (I)       optimizationMode       : false
[10/29 15:43:14    200s] (I)       routeSecondPG          : false
[10/29 15:43:14    200s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:43:14    200s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:43:14    200s] (I)       punchThroughDistance   : 500.00
[10/29 15:43:14    200s] (I)       scenicBound            : 1.15
[10/29 15:43:14    200s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:43:14    200s] (I)       source-to-sink ratio   : 0.00
[10/29 15:43:14    200s] (I)       targetCongestionRatioH : 1.00
[10/29 15:43:14    200s] (I)       targetCongestionRatioV : 1.00
[10/29 15:43:14    200s] (I)       layerCongestionRatio   : 0.70
[10/29 15:43:14    200s] (I)       m1CongestionRatio      : 0.10
[10/29 15:43:14    200s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:43:14    200s] (I)       localRouteEffort       : 1.00
[10/29 15:43:14    200s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:43:14    200s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:43:14    200s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:43:14    200s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:43:14    200s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:43:14    200s] (I)       routeVias              : 
[10/29 15:43:14    200s] (I)       readTROption           : true
[10/29 15:43:14    200s] (I)       extraSpacingFactor     : 1.00
[10/29 15:43:14    200s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:43:14    200s] (I)       routeSelectedNetsOnly  : false
[10/29 15:43:14    200s] (I)       clkNetUseMaxDemand     : false
[10/29 15:43:14    200s] (I)       extraDemandForClocks   : 0
[10/29 15:43:14    200s] (I)       steinerRemoveLayers    : false
[10/29 15:43:14    200s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:43:14    200s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:43:14    200s] (I)       similarTopologyRoutingFast : false
[10/29 15:43:14    200s] (I)       spanningTreeRefinement : false
[10/29 15:43:14    200s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:43:14    200s] (I)       starting read tracks
[10/29 15:43:14    200s] (I)       build grid graph
[10/29 15:43:14    200s] (I)       build grid graph start
[10/29 15:43:14    200s] [NR-eGR] Layer1 has no routable track
[10/29 15:43:14    200s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:43:14    200s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:43:14    200s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:43:14    200s] (I)       build grid graph end
[10/29 15:43:14    200s] (I)       numViaLayers=4
[10/29 15:43:14    200s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:14    200s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:14    200s] (I)       Reading via VL for layer: 2 
[10/29 15:43:14    200s] (I)       end build via table
[10/29 15:43:14    200s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:43:14    200s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:43:14    200s] (I)       readDataFromPlaceDB
[10/29 15:43:14    200s] (I)       Read net information..
[10/29 15:43:14    200s] [NR-eGR] Read numTotalNets=15204  numIgnoredNets=0
[10/29 15:43:14    200s] (I)       Read testcase time = 0.010 seconds
[10/29 15:43:14    200s] 
[10/29 15:43:14    200s] (I)       read default dcut vias
[10/29 15:43:14    200s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:14    200s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:14    200s] (I)       Reading via VL for layer: 2 
[10/29 15:43:14    200s] (I)       build grid graph start
[10/29 15:43:14    200s] (I)       build grid graph end
[10/29 15:43:14    200s] (I)       Model blockage into capacity
[10/29 15:43:14    200s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:43:14    200s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:43:14    200s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:43:14    200s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:43:14    200s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:43:14    200s] (I)       Modeling time = 0.050 seconds
[10/29 15:43:14    200s] 
[10/29 15:43:14    200s] (I)       Number of ignored nets = 0
[10/29 15:43:14    200s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:43:14    200s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:43:14    200s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:43:14    200s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:43:14    200s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:43:14    200s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1388.8 MB
[10/29 15:43:14    200s] (I)       Ndr track 0 does not exist
[10/29 15:43:14    200s] (I)       Layer1  viaCost=300.00
[10/29 15:43:14    200s] (I)       Layer2  viaCost=100.00
[10/29 15:43:14    200s] (I)       Layer3  viaCost=200.00
[10/29 15:43:14    200s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:43:14    200s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:43:14    200s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:43:14    200s] (I)       Site Width          :   560  (dbu)
[10/29 15:43:14    200s] (I)       Row Height          :  5600  (dbu)
[10/29 15:43:14    200s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:43:14    200s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:43:14    200s] (I)       grid                :   575   575     4
[10/29 15:43:14    200s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:43:14    200s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:43:14    200s] (I)       Default wire width  :   230   280   280   440
[10/29 15:43:14    200s] (I)       Default wire space  :   230   280   280   460
[10/29 15:43:14    200s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:43:14    200s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:43:14    200s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:43:14    200s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:43:14    200s] (I)       Num of masks        :     1     1     1     1
[10/29 15:43:14    200s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:43:14    200s] (I)       --------------------------------------------------------
[10/29 15:43:14    200s] 
[10/29 15:43:14    200s] [NR-eGR] ============ Routing rule table ============
[10/29 15:43:14    200s] [NR-eGR] Rule id 0. Nets 15204 
[10/29 15:43:14    200s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:43:14    200s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:43:14    200s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:14    200s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:14    200s] [NR-eGR] ========================================
[10/29 15:43:14    200s] [NR-eGR] 
[10/29 15:43:14    200s] (I)       After initializing earlyGlobalRoute syMemory usage = 1409.6 MB
[10/29 15:43:14    200s] (I)       Loading and dumping file time : 0.14 seconds
[10/29 15:43:14    200s] (I)       ============= Initialization =============
[10/29 15:43:14    200s] (I)       totalPins=59022  totalGlobalPin=56682 (96.04%)
[10/29 15:43:14    200s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:43:14    200s] [NR-eGR] Layer group 1: route 15204 net(s) in layer range [2, 4]
[10/29 15:43:14    200s] (I)       ============  Phase 1a Route ============
[10/29 15:43:14    200s] (I)       Phase 1a runs 0.03 seconds
[10/29 15:43:14    200s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:43:14    200s] (I)       Usage: 182015 = (87543 H, 94472 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.290e+05um V)
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] (I)       ============  Phase 1b Route ============
[10/29 15:43:14    200s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:43:14    200s] (I)       Usage: 182028 = (87544 H, 94484 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.291e+05um V)
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019357e+06um
[10/29 15:43:14    200s] (I)       ============  Phase 1c Route ============
[10/29 15:43:14    200s] (I)       Level2 Grid: 115 x 115
[10/29 15:43:14    200s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:43:14    200s] (I)       Usage: 182028 = (87544 H, 94484 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.291e+05um V)
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] (I)       ============  Phase 1d Route ============
[10/29 15:43:14    200s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:43:14    200s] (I)       Usage: 182041 = (87544 H, 94497 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.292e+05um V)
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] (I)       ============  Phase 1e Route ============
[10/29 15:43:14    200s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:43:14    200s] (I)       Usage: 182041 = (87544 H, 94497 V) = (3.86% H, 2.80% V) = (4.902e+05um H, 5.292e+05um V)
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019430e+06um
[10/29 15:43:14    200s] [NR-eGR] 
[10/29 15:43:14    200s] (I)       ============  Phase 1l Route ============
[10/29 15:43:14    200s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:43:14    200s] (I)       
[10/29 15:43:14    200s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:43:14    200s] [NR-eGR]                OverCon         OverCon            
[10/29 15:43:14    200s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:43:14    200s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:43:14    200s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:14    200s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:14    200s] [NR-eGR] Layer2       6( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:14    200s] [NR-eGR] Layer3      47( 0.02%)       5( 0.00%)   ( 0.02%) 
[10/29 15:43:14    200s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:14    200s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:14    200s] [NR-eGR] Total       53( 0.01%)       5( 0.00%)   ( 0.01%) 
[10/29 15:43:14    200s] [NR-eGR] 
[10/29 15:43:14    200s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:43:14    200s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:43:14    200s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:43:14    200s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[10/29 15:43:14    200s] (I)       ============= track Assignment ============
[10/29 15:43:14    200s] (I)       extract Global 3D Wires
[10/29 15:43:14    200s] (I)       Extract Global WL : time=0.00
[10/29 15:43:14    200s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:43:14    200s] (I)       Initialization real time=0.00 seconds
[10/29 15:43:14    200s] (I)       Run Multi-thread track assignment
[10/29 15:43:14    200s] (I)       merging nets...
[10/29 15:43:14    200s] (I)       merging nets done
[10/29 15:43:14    201s] (I)       Kernel real time=0.17 seconds
[10/29 15:43:14    201s] (I)       End Greedy Track Assignment
[10/29 15:43:15    201s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:15    201s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58818
[10/29 15:43:15    201s] [NR-eGR] Layer2(M2)(V) length: 4.766612e+05um, number of vias: 91892
[10/29 15:43:15    201s] [NR-eGR] Layer3(M3)(H) length: 5.014074e+05um, number of vias: 2133
[10/29 15:43:15    201s] [NR-eGR] Layer4(TOP_M)(V) length: 7.732143e+04um, number of vias: 0
[10/29 15:43:15    201s] [NR-eGR] Total length: 1.055390e+06um, number of vias: 152843
[10/29 15:43:15    201s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:15    201s] [NR-eGR] Total clock nets wire length: 2.084640e+04um 
[10/29 15:43:15    201s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:43:15    201s] [NR-eGR] End Peak syMemory usage = 1400.3 MB
[10/29 15:43:15    201s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.69 seconds
[10/29 15:43:15    201s] Extraction called for design 'ieee754' of instances=13939 and nets=16207 using extraction engine 'preRoute' .
[10/29 15:43:15    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:43:15    201s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:43:15    201s] PreRoute RC Extraction called for design ieee754.
[10/29 15:43:15    201s] RC Extraction called in multi-corner(1) mode.
[10/29 15:43:15    201s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:43:15    201s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:43:15    201s] RCMode: PreRoute
[10/29 15:43:15    201s]       RC Corner Indexes            0   
[10/29 15:43:15    201s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:43:15    201s] Resistance Scaling Factor    : 1.00000 
[10/29 15:43:15    201s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:43:15    201s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:43:15    201s] Shrink Factor                : 1.00000
[10/29 15:43:15    201s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:43:15    201s] Updating RC grid for preRoute extraction ...
[10/29 15:43:15    201s] Initializing multi-corner resistance tables ...
[10/29 15:43:15    201s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1400.316M)
[10/29 15:43:15    201s] Compute RC Scale Done ...
[10/29 15:43:15    201s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:15    201s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:43:15    201s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:15    201s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:43:15    201s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:15    201s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:43:15    201s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:43:15    201s] #################################################################################
[10/29 15:43:15    201s] # Design Stage: PreRoute
[10/29 15:43:15    201s] # Design Name: ieee754
[10/29 15:43:15    201s] # Design Mode: 90nm
[10/29 15:43:15    201s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:43:15    201s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:43:15    201s] # Signoff Settings: SI Off 
[10/29 15:43:15    201s] #################################################################################
[10/29 15:43:16    202s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:43:16    202s] Calculate delays in BcWc mode...
[10/29 15:43:16    202s] Topological Sorting (REAL = 0:00:00.0, MEM = 1455.6M, InitMEM = 1455.6M)
[10/29 15:43:16    202s] Start delay calculation (fullDC) (1 T). (MEM=1455.55)
[10/29 15:43:16    202s] End AAE Lib Interpolated Model. (MEM=1471.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:18    204s] Total number of fetched objects 15272
[10/29 15:43:18    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:18    204s] End delay calculation. (MEM=1466.84 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:43:18    204s] End delay calculation (fullDC). (MEM=1466.84 CPU=0:00:02.6 REAL=0:00:02.0)
[10/29 15:43:18    204s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1466.8M) ***
[10/29 15:43:18    204s] Begin: GigaOpt postEco DRV Optimization
[10/29 15:43:18    204s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:43:18    204s] Info: 102 io nets excluded
[10/29 15:43:18    204s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:43:18    204s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:43:18    204s] ### Creating PhyDesignMc. totSessionCpu=0:03:25 mem=1466.8M
[10/29 15:43:18    204s] Core basic site is CoreSite
[10/29 15:43:18    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:43:18    205s] Mark StBox On SiteArr starts
[10/29 15:43:18    205s] Mark StBox On SiteArr ends
[10/29 15:43:18    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1466.8MB).
[10/29 15:43:19    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:25 mem=1466.8M
[10/29 15:43:19    205s] 
[10/29 15:43:19    205s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[10/29 15:43:19    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1466.8M
[10/29 15:43:19    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=1466.8M
[10/29 15:43:20    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:43:20    206s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 15:43:20    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:43:20    206s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 15:43:20    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:43:20    206s] Info: violation cost 0.535436 (cap = 0.014061, tran = 0.521375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:43:20    206s] |    49|    49|    -2.05|    25|    25|    -0.11|     0|     0|     0|     0|    71.69|     0.00|       0|       0|       0|   5.87|          |         |
[10/29 15:43:20    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:43:20    206s] |    33|    33|    -2.05|    23|    23|    -0.11|     0|     0|     0|     0|    71.73|     0.00|       2|       0|      15|   5.87| 0:00:00.0|  1564.2M|
[10/29 15:43:20    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:43:20    206s] |    33|    33|    -2.05|    23|    23|    -0.11|     0|     0|     0|     0|    71.73|     0.00|       0|       0|       0|   5.87| 0:00:00.0|  1564.2M|
[10/29 15:43:20    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] ###############################################################################
[10/29 15:43:20    206s] #
[10/29 15:43:20    206s] #  Large fanout net report:  
[10/29 15:43:20    206s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/29 15:43:20    206s] #     - current density: 5.87
[10/29 15:43:20    206s] #
[10/29 15:43:20    206s] #  List of high fanout nets:
[10/29 15:43:20    206s] #
[10/29 15:43:20    206s] ###############################################################################
[10/29 15:43:20    206s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:43:20    206s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:43:20    206s] **** End NDR-Layer Usage Statistics ****
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] =======================================================================
[10/29 15:43:20    206s]                 Reasons for remaining drv violations
[10/29 15:43:20    206s] =======================================================================
[10/29 15:43:20    206s] *info: Total 33 net(s) have violations which can't be fixed by DRV optimization.
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] MultiBuffering failure reasons
[10/29 15:43:20    206s] ------------------------------------------------
[10/29 15:43:20    206s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] SingleBuffering failure reasons
[10/29 15:43:20    206s] ------------------------------------------------
[10/29 15:43:20    206s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] Resizing failure reasons
[10/29 15:43:20    206s] ------------------------------------------------
[10/29 15:43:20    206s] *info:    33 net(s): Could not be fixed because instance couldn't be resized.
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] 
[10/29 15:43:20    206s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1564.2M) ***
[10/29 15:43:20    206s] 
[10/29 15:43:20    207s] *** Starting refinePlace (0:03:27 mem=1580.2M) ***
[10/29 15:43:20    207s] Total net bbox length = 8.871e+05 (4.242e+05 4.629e+05) (ext = 1.247e+05)
[10/29 15:43:20    207s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:20    207s] Starting refinePlace ...
[10/29 15:43:21    207s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:21    207s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1580.2MB) @(0:03:27 - 0:03:27).
[10/29 15:43:21    207s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:43:21    207s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1580.2MB
[10/29 15:43:21    207s] Statistics of distance of Instance movement in refine placement:
[10/29 15:43:21    207s]   maximum (X+Y) =         0.00 um
[10/29 15:43:21    207s]   mean    (X+Y) =         0.00 um
[10/29 15:43:21    207s] Summary Report:
[10/29 15:43:21    207s] Instances move: 0 (out of 13553 movable)
[10/29 15:43:21    207s] Instances flipped: 0
[10/29 15:43:21    207s] Mean displacement: 0.00 um
[10/29 15:43:21    207s] Max displacement: 0.00 um 
[10/29 15:43:21    207s] Total instances moved : 0
[10/29 15:43:21    207s] Total net bbox length = 8.871e+05 (4.242e+05 4.629e+05) (ext = 1.247e+05)
[10/29 15:43:21    207s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1580.2MB
[10/29 15:43:21    207s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1580.2MB) @(0:03:27 - 0:03:27).
[10/29 15:43:21    207s] *** Finished refinePlace (0:03:27 mem=1580.2M) ***
[10/29 15:43:21    207s] *** maximum move = 0.00 um ***
[10/29 15:43:21    207s] *** Finished re-routing un-routed nets (1580.2M) ***
[10/29 15:43:21    207s] 
[10/29 15:43:21    207s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1580.2M) ***
[10/29 15:43:21    207s] End: GigaOpt postEco DRV Optimization
[10/29 15:43:21    207s] **INFO: Flow update: Design timing is met.
[10/29 15:43:21    207s] **INFO: Flow update: Design timing is met.
[10/29 15:43:21    207s] **INFO: Flow update: Design timing is met.
[10/29 15:43:21    207s] *** Steiner Routed Nets: 0.125%; Threshold: 100; Threshold for Hold: 100
[10/29 15:43:21    207s] Start to check current routing status for nets...
[10/29 15:43:21    207s] All nets are already routed correctly.
[10/29 15:43:21    207s] End to check current routing status for nets (mem=1545.1M)
[10/29 15:43:21    207s] 
[10/29 15:43:21    207s] Active setup views:
[10/29 15:43:21    207s]  my_analysis_view_setup
[10/29 15:43:21    207s]   Dominating endpoints: 0
[10/29 15:43:21    207s]   Dominating TNS: -0.000
[10/29 15:43:21    207s] 
[10/29 15:43:21    207s] Extraction called for design 'ieee754' of instances=13941 and nets=16209 using extraction engine 'preRoute' .
[10/29 15:43:21    207s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:43:21    207s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:43:21    207s] PreRoute RC Extraction called for design ieee754.
[10/29 15:43:21    207s] RC Extraction called in multi-corner(1) mode.
[10/29 15:43:21    207s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:43:21    207s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:43:21    207s] RCMode: PreRoute
[10/29 15:43:21    207s]       RC Corner Indexes            0   
[10/29 15:43:21    207s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:43:21    207s] Resistance Scaling Factor    : 1.00000 
[10/29 15:43:21    207s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:43:21    207s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:43:21    207s] Shrink Factor                : 1.00000
[10/29 15:43:21    207s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:43:21    207s] Initializing multi-corner resistance tables ...
[10/29 15:43:21    207s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1530.816M)
[10/29 15:43:21    207s] Skewing Data Summary (End_of_FINAL)
[10/29 15:43:21    208s] --------------------------------------------------
[10/29 15:43:21    208s]  Total skewed count:0
[10/29 15:43:21    208s] --------------------------------------------------
[10/29 15:43:21    208s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:43:21    208s] [PSP]     Started earlyGlobalRoute kernel
[10/29 15:43:21    208s] [PSP]     Initial Peak syMemory usage = 1530.8 MB
[10/29 15:43:21    208s] (I)       Reading DB...
[10/29 15:43:21    208s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:21    208s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:21    208s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:21    208s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:43:21    208s] (I)       before initializing RouteDB syMemory usage = 1530.8 MB
[10/29 15:43:21    208s] (I)       congestionReportName   : 
[10/29 15:43:21    208s] (I)       layerRangeFor2DCongestion : 
[10/29 15:43:21    208s] (I)       buildTerm2TermWires    : 0
[10/29 15:43:21    208s] (I)       doTrackAssignment      : 1
[10/29 15:43:21    208s] (I)       dumpBookshelfFiles     : 0
[10/29 15:43:21    208s] (I)       numThreads             : 1
[10/29 15:43:21    208s] (I)       bufferingAwareRouting  : false
[10/29 15:43:21    208s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:43:21    208s] (I)       honorPin               : false
[10/29 15:43:21    208s] (I)       honorPinGuide          : true
[10/29 15:43:21    208s] (I)       honorPartition         : false
[10/29 15:43:21    208s] (I)       allowPartitionCrossover: false
[10/29 15:43:21    208s] (I)       honorSingleEntry       : true
[10/29 15:43:21    208s] (I)       honorSingleEntryStrong : true
[10/29 15:43:21    208s] (I)       handleViaSpacingRule   : false
[10/29 15:43:21    208s] (I)       handleEolSpacingRule   : false
[10/29 15:43:21    208s] (I)       PDConstraint           : none
[10/29 15:43:21    208s] (I)       expBetterNDRHandling   : false
[10/29 15:43:21    208s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:43:21    208s] (I)       routingEffortLevel     : 3
[10/29 15:43:21    208s] (I)       effortLevel            : standard
[10/29 15:43:21    208s] [NR-eGR] minRouteLayer          : 2
[10/29 15:43:21    208s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:43:21    208s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:43:21    208s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:43:21    208s] (I)       numRowsPerGCell        : 1
[10/29 15:43:21    208s] (I)       speedUpLargeDesign     : 0
[10/29 15:43:21    208s] (I)       multiThreadingTA       : 1
[10/29 15:43:21    208s] (I)       blkAwareLayerSwitching : 1
[10/29 15:43:21    208s] (I)       optimizationMode       : false
[10/29 15:43:21    208s] (I)       routeSecondPG          : false
[10/29 15:43:21    208s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:43:21    208s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:43:21    208s] (I)       punchThroughDistance   : 500.00
[10/29 15:43:21    208s] (I)       scenicBound            : 1.15
[10/29 15:43:21    208s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:43:21    208s] (I)       source-to-sink ratio   : 0.00
[10/29 15:43:21    208s] (I)       targetCongestionRatioH : 1.00
[10/29 15:43:21    208s] (I)       targetCongestionRatioV : 1.00
[10/29 15:43:21    208s] (I)       layerCongestionRatio   : 0.70
[10/29 15:43:21    208s] (I)       m1CongestionRatio      : 0.10
[10/29 15:43:21    208s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:43:21    208s] (I)       localRouteEffort       : 1.00
[10/29 15:43:21    208s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:43:21    208s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:43:21    208s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:43:21    208s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:43:21    208s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:43:21    208s] (I)       routeVias              : 
[10/29 15:43:21    208s] (I)       readTROption           : true
[10/29 15:43:21    208s] (I)       extraSpacingFactor     : 1.00
[10/29 15:43:21    208s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:43:21    208s] (I)       routeSelectedNetsOnly  : false
[10/29 15:43:21    208s] (I)       clkNetUseMaxDemand     : false
[10/29 15:43:21    208s] (I)       extraDemandForClocks   : 0
[10/29 15:43:21    208s] (I)       steinerRemoveLayers    : false
[10/29 15:43:21    208s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:43:21    208s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:43:21    208s] (I)       similarTopologyRoutingFast : false
[10/29 15:43:21    208s] (I)       spanningTreeRefinement : false
[10/29 15:43:21    208s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:43:21    208s] (I)       starting read tracks
[10/29 15:43:21    208s] (I)       build grid graph
[10/29 15:43:21    208s] (I)       build grid graph start
[10/29 15:43:21    208s] [NR-eGR] Layer1 has no routable track
[10/29 15:43:21    208s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:43:21    208s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:43:21    208s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:43:21    208s] (I)       build grid graph end
[10/29 15:43:21    208s] (I)       numViaLayers=4
[10/29 15:43:21    208s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:21    208s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:21    208s] (I)       Reading via VL for layer: 2 
[10/29 15:43:21    208s] (I)       end build via table
[10/29 15:43:21    208s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:43:21    208s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:43:21    208s] (I)       readDataFromPlaceDB
[10/29 15:43:21    208s] (I)       Read net information..
[10/29 15:43:21    208s] [NR-eGR] Read numTotalNets=15206  numIgnoredNets=0
[10/29 15:43:21    208s] (I)       Read testcase time = 0.000 seconds
[10/29 15:43:21    208s] 
[10/29 15:43:21    208s] (I)       read default dcut vias
[10/29 15:43:21    208s] (I)       Reading via V2 for layer: 0 
[10/29 15:43:21    208s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:43:21    208s] (I)       Reading via VL for layer: 2 
[10/29 15:43:21    208s] (I)       build grid graph start
[10/29 15:43:21    208s] (I)       build grid graph end
[10/29 15:43:21    208s] (I)       Model blockage into capacity
[10/29 15:43:21    208s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:43:22    208s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:43:22    208s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:43:22    208s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:43:22    208s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:43:22    208s] (I)       Modeling time = 0.050 seconds
[10/29 15:43:22    208s] 
[10/29 15:43:22    208s] (I)       Number of ignored nets = 0
[10/29 15:43:22    208s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:43:22    208s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:43:22    208s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:43:22    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:43:22    208s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:43:22    208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1530.8 MB
[10/29 15:43:22    208s] (I)       Ndr track 0 does not exist
[10/29 15:43:22    208s] (I)       Layer1  viaCost=300.00
[10/29 15:43:22    208s] (I)       Layer2  viaCost=100.00
[10/29 15:43:22    208s] (I)       Layer3  viaCost=200.00
[10/29 15:43:22    208s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:43:22    208s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:43:22    208s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:43:22    208s] (I)       Site Width          :   560  (dbu)
[10/29 15:43:22    208s] (I)       Row Height          :  5600  (dbu)
[10/29 15:43:22    208s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:43:22    208s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:43:22    208s] (I)       grid                :   575   575     4
[10/29 15:43:22    208s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:43:22    208s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:43:22    208s] (I)       Default wire width  :   230   280   280   440
[10/29 15:43:22    208s] (I)       Default wire space  :   230   280   280   460
[10/29 15:43:22    208s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:43:22    208s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:43:22    208s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:43:22    208s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:43:22    208s] (I)       Num of masks        :     1     1     1     1
[10/29 15:43:22    208s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:43:22    208s] (I)       --------------------------------------------------------
[10/29 15:43:22    208s] 
[10/29 15:43:22    208s] [NR-eGR] ============ Routing rule table ============
[10/29 15:43:22    208s] [NR-eGR] Rule id 0. Nets 15206 
[10/29 15:43:22    208s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:43:22    208s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:43:22    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:22    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:43:22    208s] [NR-eGR] ========================================
[10/29 15:43:22    208s] [NR-eGR] 
[10/29 15:43:22    208s] (I)       After initializing earlyGlobalRoute syMemory usage = 1530.8 MB
[10/29 15:43:22    208s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:43:22    208s] (I)       ============= Initialization =============
[10/29 15:43:22    208s] (I)       totalPins=59026  totalGlobalPin=56681 (96.03%)
[10/29 15:43:22    208s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:43:22    208s] [NR-eGR] Layer group 1: route 15206 net(s) in layer range [2, 4]
[10/29 15:43:22    208s] (I)       ============  Phase 1a Route ============
[10/29 15:43:22    208s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:43:22    208s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:43:22    208s] (I)       Usage: 182014 = (87545 H, 94469 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.290e+05um V)
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] (I)       ============  Phase 1b Route ============
[10/29 15:43:22    208s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:43:22    208s] (I)       Usage: 182027 = (87545 H, 94482 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.291e+05um V)
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019351e+06um
[10/29 15:43:22    208s] (I)       ============  Phase 1c Route ============
[10/29 15:43:22    208s] (I)       Level2 Grid: 115 x 115
[10/29 15:43:22    208s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:43:22    208s] (I)       Usage: 182027 = (87545 H, 94482 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.291e+05um V)
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] (I)       ============  Phase 1d Route ============
[10/29 15:43:22    208s] (I)       Phase 1d runs 0.02 seconds
[10/29 15:43:22    208s] (I)       Usage: 182042 = (87545 H, 94497 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.292e+05um V)
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] (I)       ============  Phase 1e Route ============
[10/29 15:43:22    208s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:43:22    208s] (I)       Usage: 182042 = (87545 H, 94497 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.292e+05um V)
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019435e+06um
[10/29 15:43:22    208s] [NR-eGR] 
[10/29 15:43:22    208s] (I)       ============  Phase 1l Route ============
[10/29 15:43:22    208s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:43:22    208s] (I)       
[10/29 15:43:22    208s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:43:22    208s] [NR-eGR]                OverCon         OverCon            
[10/29 15:43:22    208s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:43:22    208s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:43:22    208s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:22    208s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:22    208s] [NR-eGR] Layer2       7( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:22    208s] [NR-eGR] Layer3      46( 0.02%)       5( 0.00%)   ( 0.02%) 
[10/29 15:43:22    208s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:43:22    208s] [NR-eGR] ---------------------------------------------------
[10/29 15:43:22    208s] [NR-eGR] Total       53( 0.01%)       5( 0.00%)   ( 0.01%) 
[10/29 15:43:22    208s] [NR-eGR] 
[10/29 15:43:22    208s] (I)       Total Global Routing Runtime: 0.20 seconds
[10/29 15:43:22    208s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:43:22    208s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:43:22    208s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[10/29 15:43:22    208s] [NR-eGR] End Peak syMemory usage = 1530.8 MB
[10/29 15:43:22    208s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.36 seconds
[10/29 15:43:22    208s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:22    208s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:43:22    208s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:22    208s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:43:22    208s] [hotspot] +------------+---------------+---------------+
[10/29 15:43:22    208s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:43:22    208s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:43:22    208s] #################################################################################
[10/29 15:43:22    208s] # Design Stage: PreRoute
[10/29 15:43:22    208s] # Design Name: ieee754
[10/29 15:43:22    208s] # Design Mode: 90nm
[10/29 15:43:22    208s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:43:22    208s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:43:22    208s] # Signoff Settings: SI Off 
[10/29 15:43:22    208s] #################################################################################
[10/29 15:43:22    208s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:43:22    208s] Calculate delays in BcWc mode...
[10/29 15:43:22    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1526.8M, InitMEM = 1526.8M)
[10/29 15:43:22    208s] Start delay calculation (fullDC) (1 T). (MEM=1526.82)
[10/29 15:43:22    208s] End AAE Lib Interpolated Model. (MEM=1543.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:24    210s] Total number of fetched objects 15274
[10/29 15:43:24    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:43:24    211s] End delay calculation. (MEM=1543.15 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:43:24    211s] End delay calculation (fullDC). (MEM=1543.15 CPU=0:00:02.6 REAL=0:00:02.0)
[10/29 15:43:24    211s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1543.1M) ***
[10/29 15:43:25    211s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:03:31 mem=1543.1M)
[10/29 15:43:25    211s] Effort level <high> specified for reg2reg path_group
[10/29 15:43:25    211s] Reported timing to dir ./timingReports
[10/29 15:43:25    211s] **optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1248.9M, totSessionCpu=0:03:32 **
[10/29 15:43:26    212s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.727  | 71.727  | 92.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 1254.7M, totSessionCpu=0:03:32 **
[10/29 15:43:26    212s] Deleting Cell Server ...
[10/29 15:43:26    212s] Deleting Lib Analyzer.
[10/29 15:43:26    212s] *** Finished optDesign ***
[10/29 15:43:26    212s] 
[10/29 15:43:26    212s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:26 real=  0:01:26)
[10/29 15:43:26    212s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[10/29 15:43:26    212s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[10/29 15:43:26    212s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.5 real=0:00:03.5)
[10/29 15:43:26    212s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:42.9 real=0:00:42.9)
[10/29 15:43:26    212s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:05.7 real=0:00:05.6)
[10/29 15:43:26    212s] Info: pop threads available for lower-level modules during optimization.
[10/29 15:43:46    214s] <CMD> fit
[10/29 15:44:49    221s] <CMD> fit
[10/29 15:45:24    224s] <CMD> create_ccopt_clock_tree_spec
[10/29 15:45:24    224s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[10/29 15:45:24    224s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/29 15:45:24    224s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:45:24    224s] Summary for sequential cells identification: 
[10/29 15:45:24    224s]   Identified SBFF number: 114
[10/29 15:45:24    224s]   Identified MBFF number: 0
[10/29 15:45:24    224s]   Identified SB Latch number: 0
[10/29 15:45:24    224s]   Identified MB Latch number: 0
[10/29 15:45:24    224s]   Not identified SBFF number: 6
[10/29 15:45:24    224s]   Not identified MBFF number: 0
[10/29 15:45:24    224s]   Not identified SB Latch number: 0
[10/29 15:45:24    224s]   Not identified MB Latch number: 0
[10/29 15:45:24    224s]   Number of sequential cells which are not FFs: 83
[10/29 15:45:24    224s] Creating Cell Server, finished. 
[10/29 15:45:24    224s] 
[10/29 15:45:24    224s]  Visiting view : my_analysis_view_setup
[10/29 15:45:24    224s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:45:24    224s]  Visiting view : my_analysis_view_hold
[10/29 15:45:24    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:45:24    224s]  Setting StdDelay to 50.60
[10/29 15:45:24    224s] Reset timing graph...
[10/29 15:45:24    224s] Ignoring AAE DB Resetting ...
[10/29 15:45:24    224s] Reset timing graph done.
[10/29 15:45:24    224s] Ignoring AAE DB Resetting ...
[10/29 15:45:25    224s] Analyzing clock structure...
[10/29 15:45:25    224s] Analyzing clock structure done.
[10/29 15:45:25    225s] Reset timing graph...
[10/29 15:45:25    225s] Ignoring AAE DB Resetting ...
[10/29 15:45:25    225s] Reset timing graph done.
[10/29 15:45:25    225s] Extracting original clock gating for clk...
[10/29 15:45:25    225s]   clock_tree clk contains 1243 sinks and 0 clock gates.
[10/29 15:45:25    225s]   Extraction for clk complete.
[10/29 15:45:25    225s] Extracting original clock gating for clk done.
[10/29 15:45:25    225s] Checking clock tree convergence...
[10/29 15:45:25    225s] Checking clock tree convergence done.
[10/29 15:45:40    226s] <CMD> get_ccopt_clock_trees
[10/29 15:45:53    227s] invalid command name "set_ccopt_propertytarget_max_trans0.05"
[10/29 15:46:09    228s] <CMD> set_ccopt_property target_max_trans 0.05
[10/29 15:46:25    230s] <CMD> set_ccopt_property target_skew 0.02
[10/29 15:47:01    233s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[10/29 15:47:17    235s] <CMD> ccopt_design
[10/29 15:47:17    235s] #% Begin ccopt_design (date=10/29 15:47:17, mem=1249.2M)
[10/29 15:47:17    235s] Runtime...
[10/29 15:47:17    235s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/29 15:47:17    235s] Preferred extra space for top nets is 0
[10/29 15:47:17    235s] Preferred extra space for trunk nets is 1
[10/29 15:47:17    235s] Preferred extra space for leaf nets is 1
[10/29 15:47:17    235s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/29 15:47:17    235s] Set place::cacheFPlanSiteMark to 1
[10/29 15:47:17    235s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/29 15:47:17    235s] Using CCOpt effort standard.
[10/29 15:47:17    235s] CCOpt::Phase::Initialization...
[10/29 15:47:17    235s] Check Prerequisites...
[10/29 15:47:17    235s] Leaving CCOpt scope - CheckPlace...
[10/29 15:47:17    235s] Core basic site is CoreSite
[10/29 15:47:17    235s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:47:17    235s] Mark StBox On SiteArr starts
[10/29 15:47:17    235s] Mark StBox On SiteArr ends
[10/29 15:47:17    235s] Begin checking placement ... (start mem=1376.5M, init mem=1376.5M)
[10/29 15:47:17    235s] *info: Placed = 13553         
[10/29 15:47:17    235s] *info: Unplaced = 0           
[10/29 15:47:17    235s] Placement Density:5.87%(372751/6350400)
[10/29 15:47:17    235s] Placement Density (including fixed std cells):5.87%(372751/6350400)
[10/29 15:47:17    235s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1376.5M)
[10/29 15:47:17    235s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 15:47:17    235s] Validating CTS configuration...
[10/29 15:47:17    235s] Non-default CCOpt properties:
[10/29 15:47:17    235s] preferred_extra_space is set for at least one key
[10/29 15:47:17    235s] route_type is set for at least one key
[10/29 15:47:17    235s] target_max_trans is set for at least one key
[10/29 15:47:17    235s] target_max_trans_sdc is set for at least one key
[10/29 15:47:17    235s] target_skew is set for at least one key
[10/29 15:47:17    235s] Using cell based legalization.
[10/29 15:47:17    235s] EdiLegalizer::Interface::Instance
[10/29 15:47:17    235s] EdiLegalizer::Interface::Instance done runtime = 0
[10/29 15:47:17    235s] EdiLegalizer::Interface::Activate
[10/29 15:47:17    235s] Core basic site is CoreSite
[10/29 15:47:17    235s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:47:17    235s] Mark StBox On SiteArr starts
[10/29 15:47:17    235s] Mark StBox On SiteArr ends
[10/29 15:47:17    235s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1376.5MB).
[10/29 15:47:17    235s] EdiLegalizer::Interface::Activate done runtime = 0.07
[10/29 15:47:17    235s] Route type trimming info:
[10/29 15:47:17    235s]   No route type modifications were made.
[10/29 15:47:17    235s] Clock tree balancer configuration for clock_tree clk:
[10/29 15:47:17    235s] Non-default CCOpt properties for clock tree clk:
[10/29 15:47:17    235s]   route_type (leaf): default_route_type_leaf (default: default)
[10/29 15:47:17    235s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/29 15:47:17    235s]   route_type (top): default_route_type_nonleaf (default: default)
[10/29 15:47:17    235s] Library Trimming...
[10/29 15:47:17    235s] (I)       Initializing Steiner engine. 
[10/29 15:47:17    235s] (I)       Reading DB...
[10/29 15:47:17    235s] (I)       Number of ignored instance 0
[10/29 15:47:17    235s] (I)       numMoveCells=13553, numMacros=388  numPads=106  numMultiRowHeightInsts=0
[10/29 15:47:17    235s] (I)       Identified Clock instances: Flop 1242, Clock buffer/inverter 0, Gate 0
[10/29 15:47:17    235s] (I)       before initializing RouteDB syMemory usage = 1376.5 MB
[10/29 15:47:17    235s] (I)       congestionReportName   : 
[10/29 15:47:17    235s] (I)       layerRangeFor2DCongestion : 
[10/29 15:47:17    235s] (I)       buildTerm2TermWires    : 1
[10/29 15:47:17    235s] (I)       doTrackAssignment      : 0
[10/29 15:47:17    235s] (I)       dumpBookshelfFiles     : 0
[10/29 15:47:17    235s] (I)       numThreads             : 1
[10/29 15:47:17    235s] (I)       bufferingAwareRouting  : true
[10/29 15:47:17    235s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:47:17    235s] (I)       honorPin               : false
[10/29 15:47:17    235s] (I)       honorPinGuide          : true
[10/29 15:47:17    235s] (I)       honorPartition         : false
[10/29 15:47:17    235s] (I)       allowPartitionCrossover: false
[10/29 15:47:17    235s] (I)       honorSingleEntry       : true
[10/29 15:47:17    235s] (I)       honorSingleEntryStrong : true
[10/29 15:47:17    235s] (I)       handleViaSpacingRule   : false
[10/29 15:47:17    235s] (I)       handleEolSpacingRule   : true
[10/29 15:47:17    235s] (I)       PDConstraint           : none
[10/29 15:47:17    235s] (I)       expBetterNDRHandling   : true
[10/29 15:47:17    235s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:47:17    235s] (I)       routingEffortLevel     : 3
[10/29 15:47:17    235s] (I)       effortLevel            : standard
[10/29 15:47:17    235s] [NR-eGR] minRouteLayer          : 2
[10/29 15:47:17    235s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:47:17    235s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:47:17    235s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:47:17    235s] (I)       numRowsPerGCell        : 1
[10/29 15:47:17    235s] (I)       speedUpLargeDesign     : 0
[10/29 15:47:17    235s] (I)       multiThreadingTA       : 1
[10/29 15:47:17    235s] (I)       blkAwareLayerSwitching : 1
[10/29 15:47:17    235s] (I)       optimizationMode       : false
[10/29 15:47:17    235s] (I)       routeSecondPG          : false
[10/29 15:47:17    235s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:47:17    235s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:47:17    235s] (I)       punchThroughDistance   : 2147483647.00
[10/29 15:47:17    235s] (I)       scenicBound            : 1.15
[10/29 15:47:17    235s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:47:17    235s] (I)       source-to-sink ratio   : 0.30
[10/29 15:47:17    235s] (I)       targetCongestionRatioH : 1.00
[10/29 15:47:17    235s] (I)       targetCongestionRatioV : 1.00
[10/29 15:47:17    235s] (I)       layerCongestionRatio   : 1.00
[10/29 15:47:17    235s] (I)       m1CongestionRatio      : 0.10
[10/29 15:47:17    235s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:47:17    235s] (I)       localRouteEffort       : 1.00
[10/29 15:47:17    235s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:47:17    235s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:47:17    235s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:47:17    235s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:47:17    235s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:47:17    235s] (I)       routeVias              : 
[10/29 15:47:17    235s] (I)       readTROption           : true
[10/29 15:47:17    235s] (I)       extraSpacingFactor     : 1.00
[10/29 15:47:17    235s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:47:17    235s] (I)       routeSelectedNetsOnly  : false
[10/29 15:47:17    235s] (I)       clkNetUseMaxDemand     : false
[10/29 15:47:17    235s] (I)       extraDemandForClocks   : 0
[10/29 15:47:17    235s] (I)       steinerRemoveLayers    : false
[10/29 15:47:17    235s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:47:17    235s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:47:17    235s] (I)       similarTopologyRoutingFast : true
[10/29 15:47:17    235s] (I)       spanningTreeRefinement : false
[10/29 15:47:17    235s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:47:17    235s] (I)       starting read tracks
[10/29 15:47:17    235s] (I)       build grid graph
[10/29 15:47:17    235s] (I)       build grid graph start
[10/29 15:47:17    235s] [NR-eGR] Layer1 has no routable track
[10/29 15:47:17    235s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:47:17    235s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:47:17    235s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:47:17    235s] (I)       build grid graph end
[10/29 15:47:17    235s] (I)       numViaLayers=4
[10/29 15:47:17    235s] (I)       Reading via V2 for layer: 0 
[10/29 15:47:17    235s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:47:17    235s] (I)       Reading via VL for layer: 2 
[10/29 15:47:17    235s] (I)       end build via table
[10/29 15:47:17    235s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:47:17    235s] (I)       readDataFromPlaceDB
[10/29 15:47:17    235s] (I)       Read net information..
[10/29 15:47:17    235s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[10/29 15:47:17    235s] (I)       Read testcase time = 0.000 seconds
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] (I)       read default dcut vias
[10/29 15:47:17    235s] (I)       Reading via V2 for layer: 0 
[10/29 15:47:17    235s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:47:17    235s] (I)       Reading via VL for layer: 2 
[10/29 15:47:17    235s] (I)       build grid graph start
[10/29 15:47:17    235s] (I)       build grid graph end
[10/29 15:47:17    235s] (I)       Model blockage into capacity
[10/29 15:47:17    235s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:47:17    235s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:47:17    235s] (I)       blocked area on Layer2 : 4597661367850  (44.34%)
[10/29 15:47:17    235s] (I)       blocked area on Layer3 : 4796688008850  (46.26%)
[10/29 15:47:17    235s] (I)       blocked area on Layer4 : 5696716307700  (54.94%)
[10/29 15:47:17    235s] (I)       Modeling time = 0.090 seconds
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] (I)       Moved 0 terms for better access 
[10/29 15:47:17    235s] (I)       Number of ignored nets = 0
[10/29 15:47:17    235s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of clock nets = 0.  Ignored: No
[10/29 15:47:17    235s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:47:17    235s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:47:17    235s] (I)       Constructing bin map
[10/29 15:47:17    235s] (I)       Initialize bin information with width=11200 height=11200
[10/29 15:47:17    235s] (I)       Done constructing bin map
[10/29 15:47:17    235s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1376.5 MB
[10/29 15:47:17    235s] (I)       Ndr track 0 does not exist
[10/29 15:47:17    235s] (I)       Layer1  viaCost=300.00
[10/29 15:47:17    235s] (I)       Layer2  viaCost=100.00
[10/29 15:47:17    235s] (I)       Layer3  viaCost=200.00
[10/29 15:47:17    235s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:47:17    235s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:47:17    235s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:47:17    235s] (I)       Site Width          :   560  (dbu)
[10/29 15:47:17    235s] (I)       Row Height          :  5600  (dbu)
[10/29 15:47:17    235s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:47:17    235s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:47:17    235s] (I)       grid                :   575   575     4
[10/29 15:47:17    235s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:47:17    235s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:47:17    235s] (I)       Default wire width  :   230   280   280   440
[10/29 15:47:17    235s] (I)       Default wire space  :   230   280   280   460
[10/29 15:47:17    235s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:47:17    235s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:47:17    235s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:47:17    235s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:47:17    235s] (I)       Num of masks        :     1     1     1     1
[10/29 15:47:17    235s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:47:17    235s] (I)       --------------------------------------------------------
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] [NR-eGR] ============ Routing rule table ============
[10/29 15:47:17    235s] [NR-eGR] Rule id 0. Nets 0 
[10/29 15:47:17    235s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:47:17    235s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:47:17    235s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:47:17    235s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:47:17    235s] [NR-eGR] ========================================
[10/29 15:47:17    235s] [NR-eGR] 
[10/29 15:47:17    235s] (I)       After initializing earlyGlobalRoute syMemory usage = 1376.5 MB
[10/29 15:47:17    235s] (I)       Loading and dumping file time : 0.14 seconds
[10/29 15:47:17    235s] (I)       total 2D Cap : 5650377 = (2269146 H, 3381231 V)
[10/29 15:47:17    235s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:47:17    235s] End AAE Lib Interpolated Model. (MEM=1391.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:47:17    235s]   Library trimming buffers in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 5 cells
[10/29 15:47:17    235s] Original list had 5 cells:
[10/29 15:47:17    235s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[10/29 15:47:17    235s] Library trimming was not able to trim any cells:
[10/29 15:47:17    235s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[10/29 15:47:17    235s]   Library trimming inverters in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 6 cells
[10/29 15:47:17    235s] Original list had 6 cells:
[10/29 15:47:17    235s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[10/29 15:47:17    235s] Library trimming was not able to trim any cells:
[10/29 15:47:17    235s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[10/29 15:47:17    235s]   For power domain auto-default:
[10/29 15:47:17    235s]     Buffers:     bufbdf buffd4 bufbd4 buffd2 bufbd2 
[10/29 15:47:17    235s]     Inverters:   invbdk invbdf invbda invbd7 invbd4 invbd2 
[10/29 15:47:17    235s]     Clock gates: gclrsna gclrsn7 gclrsn4 gclrsn2 gclrsn1 
[10/29 15:47:17    235s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 6522037.454um^2
[10/29 15:47:17    235s]   Top Routing info:
[10/29 15:47:17    235s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[10/29 15:47:17    235s]     Unshielded; Mask Constraint: 0; Source: route_type.
[10/29 15:47:17    235s]   Trunk Routing info:
[10/29 15:47:17    235s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[10/29 15:47:17    235s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/29 15:47:17    235s]   Leaf Routing info:
[10/29 15:47:17    235s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: TOP_M/M3; 
[10/29 15:47:17    235s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/29 15:47:17    235s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.050ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.183ns or remove these driver cells from the CTS cell lists: bufbd2 bufbd4 bufbdf buffd2 buffd4 invbd2 invbd4 invbd7 invbda invbdf invbdk.
Type 'man IMPCCOPT-1209' for more detail.
[10/29 15:47:17    235s]   For timing_corner my_delay_corner_max:setup, late:
[10/29 15:47:17    235s]     Slew time target (leaf):    0.050ns (Too low; min: 0.185ns)
[10/29 15:47:17    235s]     Slew time target (trunk):   0.050ns (Too low; min: 0.185ns)
[10/29 15:47:17    235s]     Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[10/29 15:47:17    235s]     Buffer unit delay for power domain auto-default:   0.186ns
[10/29 15:47:17    235s]     Buffer max distance for power domain auto-default: 40.000um
[10/29 15:47:17    235s]   Fastest wire driving cells and distances for power domain auto-default:
[10/29 15:47:17    235s]     Buffer    : {lib_cell:bufbdf, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.050ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[10/29 15:47:17    235s]     Inverter  : {lib_cell:invbdk, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.050ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[10/29 15:47:17    235s]     Clock gate: {lib_cell:gclrsna, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.050ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[10/29 15:47:17    235s] Library Trimming done.
[10/29 15:47:17    235s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[10/29 15:47:17    235s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 15:47:17    235s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 15:47:17    235s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 15:47:17    235s] Primary reporting skew group is skew_group clk/my_constraint_mode with 1243 clock sinks.
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] Via Selection for Estimated Routes (rule default):
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] ------------------------------------------------------------
[10/29 15:47:17    235s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[10/29 15:47:17    235s] Range                (Ohm)    (fF)     (fs)     Only
[10/29 15:47:17    235s] ------------------------------------------------------------
[10/29 15:47:17    235s] M1-M2    V2          6.000    0.000    0.000    false
[10/29 15:47:17    235s] M2-M3    V3_cross    6.000    0.000    0.000    false
[10/29 15:47:17    235s] M2-M3    V3_TOS_N    6.000    0.000    0.000    true
[10/29 15:47:17    235s] M3-M4    VL          2.500    0.000    0.000    false
[10/29 15:47:17    235s] M3-M4    VL_TOS_E    2.500    0.000    0.000    true
[10/29 15:47:17    235s] ------------------------------------------------------------
[10/29 15:47:17    235s] 
[10/29 15:47:17    235s] No ideal or dont_touch nets found in the clock tree
[10/29 15:47:17    235s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[10/29 15:47:18    235s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[10/29 15:47:19    235s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Unable to load LP libraries
[10/29 15:47:19    235s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:02.5)
[10/29 15:47:19    235s] Check Prerequisites done. (took cpu=0:00:00.6 real=0:00:02.6)
[10/29 15:47:19    235s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.6 real=0:00:02.6)
[10/29 15:47:19    235s] EdiLegalizer::Interface::Release
[10/29 15:47:19    235s] EdiLegalizer::Interface::Release done runtime = 0.04
[10/29 15:47:19    235s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[10/29 15:47:19    235s] Set place::cacheFPlanSiteMark to 0
[10/29 15:47:19    235s] 
[10/29 15:47:19    235s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:47:19    235s] Severity  ID               Count  Summary                                  
[10/29 15:47:19    235s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[10/29 15:47:19    235s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[10/29 15:47:19    235s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[10/29 15:47:19    235s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[10/29 15:47:19    235s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[10/29 15:47:19    235s] *** Message Summary: 3 warning(s), 6 error(s)
[10/29 15:47:19    235s] 
[10/29 15:47:19    235s] #% End ccopt_design (date=10/29 15:47:19, total cpu=0:00:00.7, real=0:00:02.0, peak res=1272.4M, current mem=1272.4M)
[10/29 15:47:19    235s] 
[10/29 15:47:36    237s] <CMD> timeDesign -preCTS
[10/29 15:47:36    237s] Start to check current routing status for nets...
[10/29 15:47:36    237s] All nets are already routed correctly.
[10/29 15:47:36    237s] End to check current routing status for nets (mem=1340.3M)
[10/29 15:47:36    237s] Effort level <high> specified for reg2reg path_group
[10/29 15:47:36    237s] #################################################################################
[10/29 15:47:36    237s] # Design Stage: PreRoute
[10/29 15:47:36    237s] # Design Name: ieee754
[10/29 15:47:36    237s] # Design Mode: 90nm
[10/29 15:47:36    237s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:47:36    237s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:47:36    237s] # Signoff Settings: SI Off 
[10/29 15:47:36    237s] #################################################################################
[10/29 15:47:36    237s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:47:36    237s] Calculate delays in BcWc mode...
[10/29 15:47:36    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 1356.2M, InitMEM = 1354.1M)
[10/29 15:47:36    237s] Start delay calculation (fullDC) (1 T). (MEM=1356.22)
[10/29 15:47:36    237s] End AAE Lib Interpolated Model. (MEM=1372.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:47:39    240s] Total number of fetched objects 15274
[10/29 15:47:39    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:47:39    240s] End delay calculation. (MEM=1437.23 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:47:39    240s] End delay calculation (fullDC). (MEM=1437.23 CPU=0:00:02.5 REAL=0:00:03.0)
[10/29 15:47:39    240s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1437.2M) ***
[10/29 15:47:39    240s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:04:01 mem=1437.2M)
[10/29 15:47:40    241s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.727  | 71.727  | 92.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 15:47:40    241s] Total CPU time: 3.97 sec
[10/29 15:47:40    241s] Total Real time: 4.0 sec
[10/29 15:47:40    241s] Total Memory Usage: 1370.453125 Mbytes
[10/29 15:47:47    241s] <CMD> optDesign -preCTS
[10/29 15:47:47    241s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/29 15:47:47    241s] #spOpts: mergeVia=F 
[10/29 15:47:47    241s] Core basic site is CoreSite
[10/29 15:47:47    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:47:47    241s] Mark StBox On SiteArr starts
[10/29 15:47:47    241s] Mark StBox On SiteArr ends
[10/29 15:47:47    242s] #spOpts: mergeVia=F 
[10/29 15:47:47    242s] GigaOpt running with 1 threads.
[10/29 15:47:47    242s] Info: 1 threads available for lower-level modules during optimization.
[10/29 15:47:47    242s] #spOpts: mergeVia=F 
[10/29 15:47:47    242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1370.5MB).
[10/29 15:47:47    242s] 
[10/29 15:47:47    242s] Creating Lib Analyzer ...
[10/29 15:47:47    242s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:47:47    242s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 15:47:47    242s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:47:47    242s] 
[10/29 15:47:48    242s] Creating Lib Analyzer, finished. 
[10/29 15:47:48    242s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1230.8M, totSessionCpu=0:04:03 **
[10/29 15:47:48    242s] *** optDesign -preCTS ***
[10/29 15:47:48    242s] DRC Margin: user margin 0.0; extra margin 0.2
[10/29 15:47:48    242s] Setup Target Slack: user slack 0; extra slack 0.1
[10/29 15:47:48    242s] Hold Target Slack: user slack 0
[10/29 15:47:48    243s] Deleting Cell Server ...
[10/29 15:47:48    243s] Deleting Lib Analyzer.
[10/29 15:47:48    243s] Multi-VT timing optimization disabled based on library information.
[10/29 15:47:48    243s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:47:48    243s] Summary for sequential cells identification: 
[10/29 15:47:48    243s]   Identified SBFF number: 114
[10/29 15:47:48    243s]   Identified MBFF number: 0
[10/29 15:47:48    243s]   Identified SB Latch number: 0
[10/29 15:47:48    243s]   Identified MB Latch number: 0
[10/29 15:47:48    243s]   Not identified SBFF number: 6
[10/29 15:47:48    243s]   Not identified MBFF number: 0
[10/29 15:47:48    243s]   Not identified SB Latch number: 0
[10/29 15:47:48    243s]   Not identified MB Latch number: 0
[10/29 15:47:48    243s]   Number of sequential cells which are not FFs: 83
[10/29 15:47:48    243s] Creating Cell Server, finished. 
[10/29 15:47:48    243s] 
[10/29 15:47:48    243s]  Visiting view : my_analysis_view_setup
[10/29 15:47:48    243s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:47:48    243s]  Visiting view : my_analysis_view_hold
[10/29 15:47:48    243s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:47:48    243s]  Setting StdDelay to 50.60
[10/29 15:47:48    243s] Deleting Cell Server ...
[10/29 15:47:48    243s] Start to check current routing status for nets...
[10/29 15:47:48    243s] All nets are already routed correctly.
[10/29 15:47:48    243s] End to check current routing status for nets (mem=1376.5M)
[10/29 15:47:49    243s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 71.727  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1354   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1226.9M, totSessionCpu=0:04:04 **
[10/29 15:47:49    243s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/29 15:47:49    243s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:47:49    243s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1370.5M
[10/29 15:47:49    243s] #spOpts: mergeVia=F 
[10/29 15:47:49    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.5MB).
[10/29 15:47:49    243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=1370.5M
[10/29 15:47:49    243s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:47:49    243s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1370.5M
[10/29 15:47:49    243s] #spOpts: mergeVia=F 
[10/29 15:47:49    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.5MB).
[10/29 15:47:49    243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=1370.5M
[10/29 15:47:49    243s] *** Starting optimizing excluded clock nets MEM= 1370.5M) ***
[10/29 15:47:49    243s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1370.5M) ***
[10/29 15:47:49    243s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:47:49    243s] Summary for sequential cells identification: 
[10/29 15:47:49    243s]   Identified SBFF number: 114
[10/29 15:47:49    243s]   Identified MBFF number: 0
[10/29 15:47:49    243s]   Identified SB Latch number: 0
[10/29 15:47:49    243s]   Identified MB Latch number: 0
[10/29 15:47:49    243s]   Not identified SBFF number: 6
[10/29 15:47:49    243s]   Not identified MBFF number: 0
[10/29 15:47:49    243s]   Not identified SB Latch number: 0
[10/29 15:47:49    243s]   Not identified MB Latch number: 0
[10/29 15:47:49    243s]   Number of sequential cells which are not FFs: 83
[10/29 15:47:49    243s] Creating Cell Server, finished. 
[10/29 15:47:49    243s] 
[10/29 15:47:49    243s]  Visiting view : my_analysis_view_setup
[10/29 15:47:49    243s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:47:49    243s]  Visiting view : my_analysis_view_hold
[10/29 15:47:49    243s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:47:49    243s]  Setting StdDelay to 50.60
[10/29 15:47:49    243s] The useful skew maximum allowed delay is: 0.3
[10/29 15:47:49    244s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:47:49    244s] Info: 102 io nets excluded
[10/29 15:47:49    244s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:47:49    244s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=1372.5M
[10/29 15:47:50    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1376.5M
[10/29 15:47:50    245s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:47:50    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:05 mem=1384.5M
[10/29 15:47:50    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1384.5MB).
[10/29 15:47:50    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:05 mem=1384.5M
[10/29 15:47:50    245s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1384.5M
[10/29 15:47:50    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1384.5M
[10/29 15:47:51    245s] 
[10/29 15:47:51    245s] Creating Lib Analyzer ...
[10/29 15:47:51    245s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:47:51    245s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:47:51    245s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:47:51    245s] 
[10/29 15:47:51    246s] Creating Lib Analyzer, finished. 
[10/29 15:47:51    246s] 
[10/29 15:47:51    246s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:47:51    246s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=1450.1M
[10/29 15:47:51    246s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=1450.1M
[10/29 15:47:52    246s] 
[10/29 15:47:52    246s] Netlist preparation processing... 
[10/29 15:47:52    246s] Removed 0 instance
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: opcode1[0] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: opcode1[1] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[0] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[1] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[2] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[3] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[4] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: status1[5] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[0] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[1] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[2] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[3] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[4] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[5] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[6] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[7] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[8] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[9] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[10] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (IMPOPT-7098):	WARNING: inx[11] is an undriven net with 1 fanouts.
[10/29 15:47:52    246s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[10/29 15:47:52    246s] To increase the message display limit, refer to the product command reference manual.
[10/29 15:47:52    246s] *info: Marking 0 isolation instances dont touch
[10/29 15:47:52    246s] *info: Marking 0 level shifter instances dont touch
[10/29 15:47:52    246s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=1418.8M
[10/29 15:47:52    246s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=1418.8M
[10/29 15:47:52    246s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:47:52    246s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 15:47:52    246s] [NR-eGR] Initial Peak syMemory usage = 1418.8 MB
[10/29 15:47:52    246s] (I)       Reading DB...
[10/29 15:47:52    246s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:47:52    246s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:47:52    246s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:47:52    246s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:47:52    246s] (I)       before initializing RouteDB syMemory usage = 1418.8 MB
[10/29 15:47:52    246s] (I)       congestionReportName   : 
[10/29 15:47:52    246s] (I)       layerRangeFor2DCongestion : 
[10/29 15:47:52    246s] (I)       buildTerm2TermWires    : 1
[10/29 15:47:52    246s] (I)       doTrackAssignment      : 1
[10/29 15:47:52    246s] (I)       dumpBookshelfFiles     : 0
[10/29 15:47:52    246s] (I)       numThreads             : 1
[10/29 15:47:52    246s] (I)       bufferingAwareRouting  : false
[10/29 15:47:52    246s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:47:52    246s] (I)       honorPin               : false
[10/29 15:47:52    246s] (I)       honorPinGuide          : true
[10/29 15:47:52    246s] (I)       honorPartition         : false
[10/29 15:47:52    246s] (I)       allowPartitionCrossover: false
[10/29 15:47:52    246s] (I)       honorSingleEntry       : true
[10/29 15:47:52    246s] (I)       honorSingleEntryStrong : true
[10/29 15:47:52    246s] (I)       handleViaSpacingRule   : false
[10/29 15:47:52    246s] (I)       handleEolSpacingRule   : false
[10/29 15:47:52    246s] (I)       PDConstraint           : none
[10/29 15:47:52    246s] (I)       expBetterNDRHandling   : false
[10/29 15:47:52    246s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:47:52    246s] (I)       routingEffortLevel     : 3
[10/29 15:47:52    246s] (I)       effortLevel            : standard
[10/29 15:47:52    246s] [NR-eGR] minRouteLayer          : 2
[10/29 15:47:52    246s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:47:52    246s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:47:52    246s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:47:52    246s] (I)       numRowsPerGCell        : 1
[10/29 15:47:52    246s] (I)       speedUpLargeDesign     : 0
[10/29 15:47:52    246s] (I)       multiThreadingTA       : 1
[10/29 15:47:52    246s] (I)       blkAwareLayerSwitching : 1
[10/29 15:47:52    246s] (I)       optimizationMode       : false
[10/29 15:47:52    246s] (I)       routeSecondPG          : false
[10/29 15:47:52    246s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:47:52    246s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:47:52    246s] (I)       punchThroughDistance   : 500.00
[10/29 15:47:52    246s] (I)       scenicBound            : 1.15
[10/29 15:47:52    246s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:47:52    246s] (I)       source-to-sink ratio   : 0.30
[10/29 15:47:52    246s] (I)       targetCongestionRatioH : 1.00
[10/29 15:47:52    246s] (I)       targetCongestionRatioV : 1.00
[10/29 15:47:52    246s] (I)       layerCongestionRatio   : 0.70
[10/29 15:47:52    246s] (I)       m1CongestionRatio      : 0.10
[10/29 15:47:52    246s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:47:52    246s] (I)       localRouteEffort       : 1.00
[10/29 15:47:52    246s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:47:52    246s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:47:52    246s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:47:52    246s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:47:52    246s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:47:52    246s] (I)       routeVias              : 
[10/29 15:47:52    246s] (I)       readTROption           : true
[10/29 15:47:52    246s] (I)       extraSpacingFactor     : 1.00
[10/29 15:47:52    246s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:47:52    246s] (I)       routeSelectedNetsOnly  : false
[10/29 15:47:52    246s] (I)       clkNetUseMaxDemand     : false
[10/29 15:47:52    246s] (I)       extraDemandForClocks   : 0
[10/29 15:47:52    246s] (I)       steinerRemoveLayers    : false
[10/29 15:47:52    246s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:47:52    246s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:47:52    246s] (I)       similarTopologyRoutingFast : false
[10/29 15:47:52    246s] (I)       spanningTreeRefinement : false
[10/29 15:47:52    246s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:47:52    246s] (I)       starting read tracks
[10/29 15:47:52    246s] (I)       build grid graph
[10/29 15:47:52    246s] (I)       build grid graph start
[10/29 15:47:52    246s] [NR-eGR] Layer1 has no routable track
[10/29 15:47:52    246s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:47:52    246s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:47:52    246s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:47:52    246s] (I)       build grid graph end
[10/29 15:47:52    246s] (I)       numViaLayers=4
[10/29 15:47:52    246s] (I)       Reading via V2 for layer: 0 
[10/29 15:47:52    246s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:47:52    246s] (I)       Reading via VL for layer: 2 
[10/29 15:47:52    246s] (I)       end build via table
[10/29 15:47:52    246s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:47:52    246s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:47:52    246s] (I)       readDataFromPlaceDB
[10/29 15:47:52    246s] (I)       Read net information..
[10/29 15:47:52    246s] [NR-eGR] Read numTotalNets=15206  numIgnoredNets=0
[10/29 15:47:52    246s] (I)       Read testcase time = 0.010 seconds
[10/29 15:47:52    246s] 
[10/29 15:47:52    246s] (I)       read default dcut vias
[10/29 15:47:52    246s] (I)       Reading via V2 for layer: 0 
[10/29 15:47:52    246s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:47:52    246s] (I)       Reading via VL for layer: 2 
[10/29 15:47:52    246s] (I)       build grid graph start
[10/29 15:47:52    246s] (I)       build grid graph end
[10/29 15:47:52    246s] (I)       Model blockage into capacity
[10/29 15:47:52    246s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:47:52    246s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:47:52    246s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:47:52    246s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:47:52    246s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:47:52    246s] (I)       Modeling time = 0.060 seconds
[10/29 15:47:52    246s] 
[10/29 15:47:52    246s] (I)       Number of ignored nets = 0
[10/29 15:47:52    246s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:47:52    246s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:47:52    246s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:47:52    246s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:47:52    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:47:52    246s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1421.3 MB
[10/29 15:47:52    246s] (I)       Ndr track 0 does not exist
[10/29 15:47:52    246s] (I)       Layer1  viaCost=300.00
[10/29 15:47:52    246s] (I)       Layer2  viaCost=100.00
[10/29 15:47:52    246s] (I)       Layer3  viaCost=200.00
[10/29 15:47:52    246s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:47:52    246s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:47:52    246s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:47:52    246s] (I)       Site Width          :   560  (dbu)
[10/29 15:47:52    246s] (I)       Row Height          :  5600  (dbu)
[10/29 15:47:52    246s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:47:52    246s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:47:52    246s] (I)       grid                :   575   575     4
[10/29 15:47:52    246s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:47:52    246s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:47:52    246s] (I)       Default wire width  :   230   280   280   440
[10/29 15:47:52    246s] (I)       Default wire space  :   230   280   280   460
[10/29 15:47:52    246s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:47:52    246s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:47:52    246s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:47:52    246s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:47:52    246s] (I)       Num of masks        :     1     1     1     1
[10/29 15:47:52    246s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:47:52    246s] (I)       --------------------------------------------------------
[10/29 15:47:52    246s] 
[10/29 15:47:52    246s] [NR-eGR] ============ Routing rule table ============
[10/29 15:47:52    246s] [NR-eGR] Rule id 0. Nets 15206 
[10/29 15:47:52    246s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:47:52    246s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:47:52    246s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:47:52    246s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:47:52    246s] [NR-eGR] ========================================
[10/29 15:47:52    246s] [NR-eGR] 
[10/29 15:47:52    246s] (I)       After initializing earlyGlobalRoute syMemory usage = 1442.1 MB
[10/29 15:47:52    246s] (I)       Loading and dumping file time : 0.14 seconds
[10/29 15:47:52    246s] (I)       ============= Initialization =============
[10/29 15:47:52    246s] (I)       totalPins=59026  totalGlobalPin=56681 (96.03%)
[10/29 15:47:52    246s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:47:52    246s] (I)       numBigBoxes = 25
[10/29 15:47:52    246s] [NR-eGR] Layer group 1: route 15206 net(s) in layer range [2, 4]
[10/29 15:47:52    246s] (I)       ============  Phase 1a Route ============
[10/29 15:47:52    246s] (I)       Phase 1a runs 0.03 seconds
[10/29 15:47:52    246s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:47:52    246s] (I)       Usage: 183697 = (88970 H, 94727 V) = (3.93% H, 2.80% V) = (4.982e+05um H, 5.305e+05um V)
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] (I)       ============  Phase 1b Route ============
[10/29 15:47:52    246s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:47:52    246s] (I)       Usage: 183719 = (88979 H, 94740 V) = (3.93% H, 2.80% V) = (4.983e+05um H, 5.305e+05um V)
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.028826e+06um
[10/29 15:47:52    246s] (I)       ============  Phase 1c Route ============
[10/29 15:47:52    246s] (I)       Level2 Grid: 115 x 115
[10/29 15:47:52    246s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:47:52    246s] (I)       Usage: 183719 = (88979 H, 94740 V) = (3.93% H, 2.80% V) = (4.983e+05um H, 5.305e+05um V)
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] (I)       ============  Phase 1d Route ============
[10/29 15:47:52    246s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:47:52    246s] (I)       Usage: 183726 = (88977 H, 94749 V) = (3.93% H, 2.80% V) = (4.983e+05um H, 5.306e+05um V)
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] (I)       ============  Phase 1e Route ============
[10/29 15:47:52    246s] (I)       Phase 1e runs 0.01 seconds
[10/29 15:47:52    246s] (I)       Usage: 183726 = (88977 H, 94749 V) = (3.93% H, 2.80% V) = (4.983e+05um H, 5.306e+05um V)
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.028866e+06um
[10/29 15:47:52    246s] [NR-eGR] 
[10/29 15:47:52    246s] (I)       ============  Phase 1l Route ============
[10/29 15:47:52    246s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:47:52    246s] (I)       
[10/29 15:47:52    246s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:47:52    246s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/29 15:47:52    246s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/29 15:47:52    246s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[10/29 15:47:52    246s] [NR-eGR] ------------------------------------------------------------------
[10/29 15:47:52    246s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:47:52    246s] [NR-eGR] Layer2       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:47:52    246s] [NR-eGR] Layer3      57( 0.02%)       2( 0.00%)       1( 0.00%)   ( 0.03%) 
[10/29 15:47:52    246s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:47:52    246s] [NR-eGR] ------------------------------------------------------------------
[10/29 15:47:52    246s] [NR-eGR] Total       63( 0.01%)       2( 0.00%)       1( 0.00%)   ( 0.01%) 
[10/29 15:47:52    246s] [NR-eGR] 
[10/29 15:47:52    246s] (I)       Total Global Routing Runtime: 0.22 seconds
[10/29 15:47:52    246s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:47:52    246s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[10/29 15:47:52    246s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[10/29 15:47:52    246s] (I)       ============= track Assignment ============
[10/29 15:47:52    246s] (I)       extract Global 3D Wires
[10/29 15:47:52    246s] (I)       Extract Global WL : time=0.01
[10/29 15:47:52    246s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:47:52    246s] (I)       Initialization real time=0.00 seconds
[10/29 15:47:52    246s] (I)       Run Multi-thread track assignment
[10/29 15:47:52    247s] (I)       merging nets...
[10/29 15:47:52    247s] (I)       merging nets done
[10/29 15:47:52    247s] (I)       Kernel real time=0.18 seconds
[10/29 15:47:52    247s] (I)       End Greedy Track Assignment
[10/29 15:47:52    247s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:47:52    247s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58822
[10/29 15:47:52    247s] [NR-eGR] Layer2(M2)(V) length: 4.790966e+05um, number of vias: 92192
[10/29 15:47:52    247s] [NR-eGR] Layer3(M3)(H) length: 5.093778e+05um, number of vias: 2135
[10/29 15:47:52    247s] [NR-eGR] Layer4(TOP_M)(V) length: 7.695968e+04um, number of vias: 0
[10/29 15:47:52    247s] [NR-eGR] Total length: 1.065434e+06um, number of vias: 153149
[10/29 15:47:52    247s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:47:52    247s] [NR-eGR] Total clock nets wire length: 2.232649e+04um 
[10/29 15:47:52    247s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:47:52    247s] [NR-eGR] End Peak syMemory usage = 1427.8 MB
[10/29 15:47:52    247s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
[10/29 15:47:52    247s] Extraction called for design 'ieee754' of instances=13941 and nets=16209 using extraction engine 'preRoute' .
[10/29 15:47:52    247s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:47:52    247s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:47:52    247s] PreRoute RC Extraction called for design ieee754.
[10/29 15:47:52    247s] RC Extraction called in multi-corner(1) mode.
[10/29 15:47:52    247s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:47:52    247s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:47:52    247s] RCMode: PreRoute
[10/29 15:47:52    247s]       RC Corner Indexes            0   
[10/29 15:47:52    247s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:47:52    247s] Resistance Scaling Factor    : 1.00000 
[10/29 15:47:52    247s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:47:52    247s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:47:52    247s] Shrink Factor                : 1.00000
[10/29 15:47:52    247s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:47:52    247s] Updating RC grid for preRoute extraction ...
[10/29 15:47:52    247s] Initializing multi-corner resistance tables ...
[10/29 15:47:52    247s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1427.770M)
[10/29 15:47:52    247s] #################################################################################
[10/29 15:47:52    247s] # Design Stage: PreRoute
[10/29 15:47:52    247s] # Design Name: ieee754
[10/29 15:47:52    247s] # Design Mode: 90nm
[10/29 15:47:52    247s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:47:52    247s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:47:52    247s] # Signoff Settings: SI Off 
[10/29 15:47:52    247s] #################################################################################
[10/29 15:47:53    247s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:47:53    247s] Calculate delays in BcWc mode...
[10/29 15:47:53    247s] Topological Sorting (REAL = 0:00:00.0, MEM = 1425.8M, InitMEM = 1425.8M)
[10/29 15:47:53    247s] Start delay calculation (fullDC) (1 T). (MEM=1425.77)
[10/29 15:47:53    247s] End AAE Lib Interpolated Model. (MEM=1442.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:47:55    250s] Total number of fetched objects 15274
[10/29 15:47:55    250s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:47:55    250s] End delay calculation. (MEM=1508.88 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:47:55    250s] End delay calculation (fullDC). (MEM=1508.88 CPU=0:00:02.5 REAL=0:00:02.0)
[10/29 15:47:55    250s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1508.9M) ***
[10/29 15:47:56    250s] Deleting Lib Analyzer.
[10/29 15:47:56    250s] Begin: GigaOpt Global Optimization
[10/29 15:47:56    250s] *info: use new DP (enabled)
[10/29 15:47:56    250s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:47:56    250s] Info: 102 io nets excluded
[10/29 15:47:56    251s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:47:56    251s] PhyDesignGrid: maxLocalDensity 1.20
[10/29 15:47:56    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=1508.9M
[10/29 15:47:56    251s] #spOpts: mergeVia=F 
[10/29 15:47:56    251s] Core basic site is CoreSite
[10/29 15:47:56    251s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:47:56    251s] Mark StBox On SiteArr starts
[10/29 15:47:56    251s] Mark StBox On SiteArr ends
[10/29 15:47:56    251s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1508.9MB).
[10/29 15:47:56    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=1508.9M
[10/29 15:47:56    251s] 
[10/29 15:47:56    251s] Creating Lib Analyzer ...
[10/29 15:47:56    251s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:47:56    251s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:47:56    251s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:47:56    251s] 
[10/29 15:47:57    252s] Creating Lib Analyzer, finished. 
[10/29 15:47:57    252s] 
[10/29 15:47:57    252s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:47:57    252s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=1508.9M
[10/29 15:47:57    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=1508.9M
[10/29 15:47:59    254s] *info: 102 io nets excluded
[10/29 15:47:59    254s] *info: 1 clock net excluded
[10/29 15:47:59    254s] *info: 4 special nets excluded.
[10/29 15:47:59    254s] *info: 100 multi-driver nets excluded.
[10/29 15:47:59    254s] *info: 997 no-driver nets excluded.
[10/29 15:48:00    255s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/29 15:48:00    255s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:48:00    255s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                 End Point                  |
[10/29 15:48:00    255s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:48:00    255s] |   0.000|   0.000|     5.87%|   0:00:00.0| 1601.2M|my_analysis_view_setup|       NA| NA                                         |
[10/29 15:48:00    255s] +--------+--------+----------+------------+--------+----------------------+---------+--------------------------------------------+
[10/29 15:48:00    255s] 
[10/29 15:48:00    255s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1601.2M) ***
[10/29 15:48:00    255s] 
[10/29 15:48:00    255s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1601.2M) ***
[10/29 15:48:00    255s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:48:00    255s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:48:00    255s] **** End NDR-Layer Usage Statistics ****
[10/29 15:48:00    255s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/29 15:48:00    255s] End: GigaOpt Global Optimization
[10/29 15:48:00    255s] 
[10/29 15:48:00    255s] Active setup views:
[10/29 15:48:00    255s]  my_analysis_view_setup
[10/29 15:48:00    255s]   Dominating endpoints: 0
[10/29 15:48:00    255s]   Dominating TNS: -0.000
[10/29 15:48:00    255s] 
[10/29 15:48:00    255s] *** Timing Is met
[10/29 15:48:00    255s] *** Check timing (0:00:00.0)
[10/29 15:48:00    255s] Deleting Lib Analyzer.
[10/29 15:48:00    255s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:48:00    255s] Info: 102 io nets excluded
[10/29 15:48:01    255s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:48:01    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=1426.3M
[10/29 15:48:01    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=1426.3M
[10/29 15:48:01    255s] **INFO: Flow update: Design is easy to close.
[10/29 15:48:01    255s] setup target slack: 0.1
[10/29 15:48:01    255s] extra slack: 0.1
[10/29 15:48:01    255s] std delay: 0.0506
[10/29 15:48:01    255s] real setup target slack: 0.0506
[10/29 15:48:01    255s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:48:01    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:16 mem=1424.3M
[10/29 15:48:01    255s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1424.3MB).
[10/29 15:48:01    255s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=1424.3M
[10/29 15:48:01    255s] incrSKP preserve mode is on...
[10/29 15:48:01    255s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:48:01    255s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 15:48:01    255s] [NR-eGR] Initial Peak syMemory usage = 1424.3 MB
[10/29 15:48:01    255s] (I)       Reading DB...
[10/29 15:48:01    255s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:01    255s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:01    255s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:01    255s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:01    255s] (I)       before initializing RouteDB syMemory usage = 1424.3 MB
[10/29 15:48:01    255s] (I)       congestionReportName   : 
[10/29 15:48:01    255s] (I)       layerRangeFor2DCongestion : 
[10/29 15:48:01    255s] (I)       buildTerm2TermWires    : 0
[10/29 15:48:01    255s] (I)       doTrackAssignment      : 1
[10/29 15:48:01    255s] (I)       dumpBookshelfFiles     : 0
[10/29 15:48:01    255s] (I)       numThreads             : 1
[10/29 15:48:01    255s] (I)       bufferingAwareRouting  : false
[10/29 15:48:01    255s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:48:01    255s] (I)       honorPin               : false
[10/29 15:48:01    255s] (I)       honorPinGuide          : true
[10/29 15:48:01    255s] (I)       honorPartition         : false
[10/29 15:48:01    255s] (I)       allowPartitionCrossover: false
[10/29 15:48:01    255s] (I)       honorSingleEntry       : true
[10/29 15:48:01    255s] (I)       honorSingleEntryStrong : true
[10/29 15:48:01    255s] (I)       handleViaSpacingRule   : false
[10/29 15:48:01    255s] (I)       handleEolSpacingRule   : false
[10/29 15:48:01    255s] (I)       PDConstraint           : none
[10/29 15:48:01    255s] (I)       expBetterNDRHandling   : false
[10/29 15:48:01    255s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:48:01    255s] (I)       routingEffortLevel     : 3
[10/29 15:48:01    255s] (I)       effortLevel            : standard
[10/29 15:48:01    255s] [NR-eGR] minRouteLayer          : 2
[10/29 15:48:01    255s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:48:01    255s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:48:01    255s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:48:01    255s] (I)       numRowsPerGCell        : 1
[10/29 15:48:01    255s] (I)       speedUpLargeDesign     : 0
[10/29 15:48:01    255s] (I)       multiThreadingTA       : 1
[10/29 15:48:01    255s] (I)       blkAwareLayerSwitching : 1
[10/29 15:48:01    255s] (I)       optimizationMode       : false
[10/29 15:48:01    255s] (I)       routeSecondPG          : false
[10/29 15:48:01    255s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:48:01    255s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:48:01    255s] (I)       punchThroughDistance   : 500.00
[10/29 15:48:01    255s] (I)       scenicBound            : 1.15
[10/29 15:48:01    255s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:48:01    255s] (I)       source-to-sink ratio   : 0.00
[10/29 15:48:01    255s] (I)       targetCongestionRatioH : 1.00
[10/29 15:48:01    255s] (I)       targetCongestionRatioV : 1.00
[10/29 15:48:01    255s] (I)       layerCongestionRatio   : 0.70
[10/29 15:48:01    255s] (I)       m1CongestionRatio      : 0.10
[10/29 15:48:01    255s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:48:01    255s] (I)       localRouteEffort       : 1.00
[10/29 15:48:01    255s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:48:01    255s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:48:01    255s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:48:01    255s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:48:01    255s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:48:01    255s] (I)       routeVias              : 
[10/29 15:48:01    255s] (I)       readTROption           : true
[10/29 15:48:01    255s] (I)       extraSpacingFactor     : 1.00
[10/29 15:48:01    255s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:48:01    255s] (I)       routeSelectedNetsOnly  : false
[10/29 15:48:01    255s] (I)       clkNetUseMaxDemand     : false
[10/29 15:48:01    255s] (I)       extraDemandForClocks   : 0
[10/29 15:48:01    255s] (I)       steinerRemoveLayers    : false
[10/29 15:48:01    255s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:48:01    255s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:48:01    255s] (I)       similarTopologyRoutingFast : false
[10/29 15:48:01    255s] (I)       spanningTreeRefinement : false
[10/29 15:48:01    255s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:48:01    255s] (I)       starting read tracks
[10/29 15:48:01    255s] (I)       build grid graph
[10/29 15:48:01    255s] (I)       build grid graph start
[10/29 15:48:01    255s] [NR-eGR] Layer1 has no routable track
[10/29 15:48:01    255s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:48:01    255s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:48:01    255s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:48:01    255s] (I)       build grid graph end
[10/29 15:48:01    255s] (I)       numViaLayers=4
[10/29 15:48:01    255s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:01    255s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:01    255s] (I)       Reading via VL for layer: 2 
[10/29 15:48:01    255s] (I)       end build via table
[10/29 15:48:01    255s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:48:01    255s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:48:01    255s] (I)       readDataFromPlaceDB
[10/29 15:48:01    255s] (I)       Read net information..
[10/29 15:48:01    255s] [NR-eGR] Read numTotalNets=15206  numIgnoredNets=0
[10/29 15:48:01    255s] (I)       Read testcase time = 0.000 seconds
[10/29 15:48:01    255s] 
[10/29 15:48:01    255s] (I)       read default dcut vias
[10/29 15:48:01    255s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:01    255s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:01    255s] (I)       Reading via VL for layer: 2 
[10/29 15:48:01    255s] (I)       build grid graph start
[10/29 15:48:01    255s] (I)       build grid graph end
[10/29 15:48:01    255s] (I)       Model blockage into capacity
[10/29 15:48:01    255s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:48:01    256s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:48:01    256s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:48:01    256s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:48:01    256s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:48:01    256s] (I)       Modeling time = 0.060 seconds
[10/29 15:48:01    256s] 
[10/29 15:48:01    256s] (I)       Number of ignored nets = 0
[10/29 15:48:01    256s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:48:01    256s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:48:01    256s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:48:01    256s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:48:01    256s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:48:01    256s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1430.3 MB
[10/29 15:48:01    256s] (I)       Ndr track 0 does not exist
[10/29 15:48:01    256s] (I)       Layer1  viaCost=300.00
[10/29 15:48:01    256s] (I)       Layer2  viaCost=100.00
[10/29 15:48:01    256s] (I)       Layer3  viaCost=200.00
[10/29 15:48:01    256s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:48:01    256s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:48:01    256s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:48:01    256s] (I)       Site Width          :   560  (dbu)
[10/29 15:48:01    256s] (I)       Row Height          :  5600  (dbu)
[10/29 15:48:01    256s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:48:01    256s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:48:01    256s] (I)       grid                :   575   575     4
[10/29 15:48:01    256s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:48:01    256s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:48:01    256s] (I)       Default wire width  :   230   280   280   440
[10/29 15:48:01    256s] (I)       Default wire space  :   230   280   280   460
[10/29 15:48:01    256s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:48:01    256s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:48:01    256s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:48:01    256s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:48:01    256s] (I)       Num of masks        :     1     1     1     1
[10/29 15:48:01    256s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:48:01    256s] (I)       --------------------------------------------------------
[10/29 15:48:01    256s] 
[10/29 15:48:01    256s] [NR-eGR] ============ Routing rule table ============
[10/29 15:48:01    256s] [NR-eGR] Rule id 0. Nets 15206 
[10/29 15:48:01    256s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:48:01    256s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:48:01    256s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:01    256s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:01    256s] [NR-eGR] ========================================
[10/29 15:48:01    256s] [NR-eGR] 
[10/29 15:48:01    256s] (I)       After initializing earlyGlobalRoute syMemory usage = 1451.1 MB
[10/29 15:48:01    256s] (I)       Loading and dumping file time : 0.14 seconds
[10/29 15:48:01    256s] (I)       ============= Initialization =============
[10/29 15:48:01    256s] (I)       totalPins=59026  totalGlobalPin=56681 (96.03%)
[10/29 15:48:01    256s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:48:01    256s] [NR-eGR] Layer group 1: route 15206 net(s) in layer range [2, 4]
[10/29 15:48:01    256s] (I)       ============  Phase 1a Route ============
[10/29 15:48:01    256s] (I)       Phase 1a runs 0.03 seconds
[10/29 15:48:01    256s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:48:01    256s] (I)       Usage: 182014 = (87545 H, 94469 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.290e+05um V)
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] (I)       ============  Phase 1b Route ============
[10/29 15:48:01    256s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:48:01    256s] (I)       Usage: 182027 = (87545 H, 94482 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.291e+05um V)
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019351e+06um
[10/29 15:48:01    256s] (I)       ============  Phase 1c Route ============
[10/29 15:48:01    256s] (I)       Level2 Grid: 115 x 115
[10/29 15:48:01    256s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:48:01    256s] (I)       Usage: 182027 = (87545 H, 94482 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.291e+05um V)
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] (I)       ============  Phase 1d Route ============
[10/29 15:48:01    256s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:48:01    256s] (I)       Usage: 182042 = (87545 H, 94497 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.292e+05um V)
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] (I)       ============  Phase 1e Route ============
[10/29 15:48:01    256s] (I)       Phase 1e runs 0.01 seconds
[10/29 15:48:01    256s] (I)       Usage: 182042 = (87545 H, 94497 V) = (3.86% H, 2.80% V) = (4.903e+05um H, 5.292e+05um V)
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019435e+06um
[10/29 15:48:01    256s] [NR-eGR] 
[10/29 15:48:01    256s] (I)       ============  Phase 1l Route ============
[10/29 15:48:01    256s] (I)       Phase 1l runs 0.03 seconds
[10/29 15:48:01    256s] (I)       
[10/29 15:48:01    256s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:48:01    256s] [NR-eGR]                OverCon         OverCon            
[10/29 15:48:01    256s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:48:01    256s] [NR-eGR] Layer              (1)             (3)    OverCon 
[10/29 15:48:01    256s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:01    256s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:01    256s] [NR-eGR] Layer2       7( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:01    256s] [NR-eGR] Layer3      46( 0.02%)       5( 0.00%)   ( 0.02%) 
[10/29 15:48:01    256s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:01    256s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:01    256s] [NR-eGR] Total       53( 0.01%)       5( 0.00%)   ( 0.01%) 
[10/29 15:48:01    256s] [NR-eGR] 
[10/29 15:48:01    256s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:48:01    256s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:48:01    256s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:48:01    256s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[10/29 15:48:01    256s] [NR-eGR] End Peak syMemory usage = 1456.1 MB
[10/29 15:48:01    256s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.37 seconds
[10/29 15:48:01    256s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:01    256s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:48:01    256s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:01    256s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:48:01    256s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:01    256s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:48:01    256s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:48:01    256s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:48:01    256s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:48:01    256s] Apply auto density screen in post-place stage.
[10/29 15:48:02    256s] Auto density screen increases utilization from 0.059 to 0.059
[10/29 15:48:02    256s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1456.1M
[10/29 15:48:02    256s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1456.1MB).
[10/29 15:48:02    256s] *** Starting refinePlace (0:04:16 mem=1456.1M) ***
[10/29 15:48:02    256s] Total net bbox length = 8.871e+05 (4.242e+05 4.629e+05) (ext = 1.247e+05)
[10/29 15:48:02    256s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:48:02    256s] Density distribution unevenness ratio = 85.368%
[10/29 15:48:02    256s] RPlace IncrNP: Rollback Lev = -5
[10/29 15:48:02    256s] RPlace: Density =0.726000, incremental np is triggered.
[10/29 15:48:02    256s] incr SKP is on..., with optDC mode
[10/29 15:48:03    257s] Persistent padding is off here.
[10/29 15:48:03    257s] Congestion driven padding in post-place stage.
[10/29 15:48:06    261s] Congestion driven padding increases utilization from 0.104 to 0.103
[10/29 15:48:06    261s] Congestion driven padding runtime: cpu = 0:00:03.7 real = 0:00:03.0 mem = 1478.1M
[10/29 15:48:07    261s] limitMaxMove 0, priorityInstMaxMove -1
[10/29 15:48:07    261s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[10/29 15:48:07    261s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/29 15:48:07    261s] No instances found in the vector
[10/29 15:48:07    261s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1494.1M, DRC: 0)
[10/29 15:48:07    261s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:48:11    265s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/29 15:48:11    265s] No instances found in the vector
[10/29 15:48:11    265s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1513.9M, DRC: 0)
[10/29 15:48:11    265s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:48:16    270s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/29 15:48:16    270s] No instances found in the vector
[10/29 15:48:16    270s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1514.9M, DRC: 0)
[10/29 15:48:16    270s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:48:20    274s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/29 15:48:20    274s] No instances found in the vector
[10/29 15:48:20    274s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.9M, DRC: 0)
[10/29 15:48:20    274s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:48:25    279s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/29 15:48:25    279s] No instances found in the vector
[10/29 15:48:25    279s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1516.9M, DRC: 0)
[10/29 15:48:25    279s] 0 (out of 0) MH cells were successfully legalized.
[10/29 15:48:31    285s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:48:31    285s] Density distribution unevenness ratio = 85.121%
[10/29 15:48:31    285s] RPlace postIncrNP: Density = 0.726000 -> 0.733000.
[10/29 15:48:31    285s] RPlace postIncrNP Info: Density distribution changes:
[10/29 15:48:31    285s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[10/29 15:48:31    285s] [CPU] RefinePlace/IncrNP (cpu=0:00:29.1, real=0:00:29.0, mem=1518.0MB) @(0:04:17 - 0:04:46).
[10/29 15:48:31    285s] Move report: incrNP moves 13366 insts, mean move: 13.07 um, max move: 252.00 um
[10/29 15:48:31    285s] 	Max move on inst (FE_OFC138_n_10): (1505.28, 1878.80) --> (1488.48, 1643.60)
[10/29 15:48:31    285s] Move report: Timing Driven Placement moves 13366 insts, mean move: 13.07 um, max move: 252.00 um
[10/29 15:48:31    285s] 	Max move on inst (FE_OFC138_n_10): (1505.28, 1878.80) --> (1488.48, 1643.60)
[10/29 15:48:31    285s] 	Runtime: CPU: 0:00:29.1 REAL: 0:00:29.0 MEM: 1518.0MB
[10/29 15:48:31    285s] Starting refinePlace ...
[10/29 15:48:31    285s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:48:31    285s] Density distribution unevenness ratio = 85.121%
[10/29 15:48:31    286s]   Spread Effort: high, pre-route mode, useDDP on.
[10/29 15:48:31    286s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1518.0MB) @(0:04:46 - 0:04:46).
[10/29 15:48:31    286s] Move report: preRPlace moves 705 insts, mean move: 1.12 um, max move: 8.40 um
[10/29 15:48:31    286s] 	Max move on inst (D1/mult/mul_87_23/g12469): (1296.96, 1397.20) --> (1294.16, 1391.60)
[10/29 15:48:31    286s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: ad01d1
[10/29 15:48:31    286s] wireLenOptFixPriorityInst 0 inst fixed
[10/29 15:48:31    286s] Placement tweakage begins.
[10/29 15:48:31    286s] wire length = 1.088e+06
[10/29 15:48:32    287s] wire length = 1.054e+06
[10/29 15:48:32    287s] Placement tweakage ends.
[10/29 15:48:33    287s] Move report: tweak moves 1675 insts, mean move: 7.22 um, max move: 49.28 um
[10/29 15:48:33    287s] 	Max move on inst (D1/recip_S2_N2/g541): (1148.56, 904.40) --> (1197.84, 904.40)
[10/29 15:48:33    287s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1518.0MB) @(0:04:46 - 0:04:47).
[10/29 15:48:33    287s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:33    287s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1518.0MB) @(0:04:47 - 0:04:48).
[10/29 15:48:33    287s] Move report: Detail placement moves 2142 insts, mean move: 5.85 um, max move: 49.28 um
[10/29 15:48:33    287s] 	Max move on inst (D1/recip_S2_N2/g541): (1148.56, 904.40) --> (1197.84, 904.40)
[10/29 15:48:33    287s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1518.0MB
[10/29 15:48:33    287s] Statistics of distance of Instance movement in refine placement:
[10/29 15:48:33    287s]   maximum (X+Y) =       252.00 um
[10/29 15:48:33    287s]   inst (FE_OFC138_n_10) with max move: (1505.28, 1878.8) -> (1488.48, 1643.6)
[10/29 15:48:33    287s]   mean    (X+Y) =        13.25 um
[10/29 15:48:33    287s] Total instances flipped for WireLenOpt: 1142
[10/29 15:48:33    287s] Total instances flipped, including legalization: 41
[10/29 15:48:33    287s] Summary Report:
[10/29 15:48:33    287s] Instances move: 13370 (out of 13553 movable)
[10/29 15:48:33    287s] Instances flipped: 41
[10/29 15:48:33    287s] Mean displacement: 13.25 um
[10/29 15:48:33    287s] Max displacement: 252.00 um (Instance: FE_OFC138_n_10) (1505.28, 1878.8) -> (1488.48, 1643.6)
[10/29 15:48:33    287s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: buffd1
[10/29 15:48:33    287s] Total instances moved : 13370
[10/29 15:48:33    287s] Total net bbox length = 8.846e+05 (4.275e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:48:33    287s] Runtime: CPU: 0:00:31.1 REAL: 0:00:31.0 MEM: 1518.0MB
[10/29 15:48:33    287s] [CPU] RefinePlace/total (cpu=0:00:31.1, real=0:00:31.0, mem=1518.0MB) @(0:04:16 - 0:04:48).
[10/29 15:48:33    287s] *** Finished refinePlace (0:04:48 mem=1518.0M) ***
[10/29 15:48:33    287s] default core: bins with density >  0.75 =    0 % ( 0 / 2025 )
[10/29 15:48:33    287s] Density distribution unevenness ratio = 85.121%
[10/29 15:48:33    287s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 15:48:33    287s] Type 'man IMPSP-9025' for more detail.
[10/29 15:48:33    287s] Trial Route Overflow 0(H) 0(V)
[10/29 15:48:33    287s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:48:33    287s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:48:33    287s] Starting congestion repair ...
[10/29 15:48:33    287s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/29 15:48:33    287s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:48:33    287s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/29 15:48:33    287s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/29 15:48:33    287s] Starting Early Global Route congestion estimation: mem = 1518.0M
[10/29 15:48:33    287s] (I)       Reading DB...
[10/29 15:48:33    287s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:33    287s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:33    287s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:33    287s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:33    287s] (I)       before initializing RouteDB syMemory usage = 1518.0 MB
[10/29 15:48:33    287s] (I)       congestionReportName   : 
[10/29 15:48:33    287s] (I)       layerRangeFor2DCongestion : 
[10/29 15:48:33    287s] (I)       buildTerm2TermWires    : 1
[10/29 15:48:33    287s] (I)       doTrackAssignment      : 1
[10/29 15:48:33    287s] (I)       dumpBookshelfFiles     : 0
[10/29 15:48:33    287s] (I)       numThreads             : 1
[10/29 15:48:33    287s] (I)       bufferingAwareRouting  : false
[10/29 15:48:33    287s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:48:33    287s] (I)       honorPin               : false
[10/29 15:48:33    287s] (I)       honorPinGuide          : true
[10/29 15:48:33    287s] (I)       honorPartition         : false
[10/29 15:48:33    287s] (I)       allowPartitionCrossover: false
[10/29 15:48:33    287s] (I)       honorSingleEntry       : true
[10/29 15:48:33    287s] (I)       honorSingleEntryStrong : true
[10/29 15:48:33    287s] (I)       handleViaSpacingRule   : false
[10/29 15:48:33    287s] (I)       handleEolSpacingRule   : false
[10/29 15:48:33    287s] (I)       PDConstraint           : none
[10/29 15:48:33    287s] (I)       expBetterNDRHandling   : false
[10/29 15:48:33    287s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:48:33    287s] (I)       routingEffortLevel     : 3
[10/29 15:48:33    287s] (I)       effortLevel            : standard
[10/29 15:48:33    287s] [NR-eGR] minRouteLayer          : 2
[10/29 15:48:33    287s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:48:33    287s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:48:33    287s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:48:33    287s] (I)       numRowsPerGCell        : 1
[10/29 15:48:33    287s] (I)       speedUpLargeDesign     : 0
[10/29 15:48:33    287s] (I)       multiThreadingTA       : 1
[10/29 15:48:33    287s] (I)       blkAwareLayerSwitching : 1
[10/29 15:48:33    287s] (I)       optimizationMode       : false
[10/29 15:48:33    287s] (I)       routeSecondPG          : false
[10/29 15:48:33    287s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:48:33    287s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:48:33    287s] (I)       punchThroughDistance   : 500.00
[10/29 15:48:33    287s] (I)       scenicBound            : 1.15
[10/29 15:48:33    287s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:48:33    287s] (I)       source-to-sink ratio   : 0.00
[10/29 15:48:33    287s] (I)       targetCongestionRatioH : 1.00
[10/29 15:48:33    287s] (I)       targetCongestionRatioV : 1.00
[10/29 15:48:33    287s] (I)       layerCongestionRatio   : 0.70
[10/29 15:48:33    287s] (I)       m1CongestionRatio      : 0.10
[10/29 15:48:33    287s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:48:33    287s] (I)       localRouteEffort       : 1.00
[10/29 15:48:33    287s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:48:33    287s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:48:33    287s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:48:33    287s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:48:33    287s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:48:33    287s] (I)       routeVias              : 
[10/29 15:48:33    287s] (I)       readTROption           : true
[10/29 15:48:33    287s] (I)       extraSpacingFactor     : 1.00
[10/29 15:48:33    287s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:48:33    287s] (I)       routeSelectedNetsOnly  : false
[10/29 15:48:33    287s] (I)       clkNetUseMaxDemand     : false
[10/29 15:48:33    287s] (I)       extraDemandForClocks   : 0
[10/29 15:48:33    287s] (I)       steinerRemoveLayers    : false
[10/29 15:48:33    287s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:48:33    287s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:48:33    287s] (I)       similarTopologyRoutingFast : false
[10/29 15:48:33    287s] (I)       spanningTreeRefinement : false
[10/29 15:48:33    287s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:48:33    287s] (I)       starting read tracks
[10/29 15:48:33    287s] (I)       build grid graph
[10/29 15:48:33    287s] (I)       build grid graph start
[10/29 15:48:33    287s] [NR-eGR] Layer1 has no routable track
[10/29 15:48:33    287s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:48:33    287s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:48:33    287s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:48:33    287s] (I)       build grid graph end
[10/29 15:48:33    287s] (I)       numViaLayers=4
[10/29 15:48:33    287s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:33    287s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:33    287s] (I)       Reading via VL for layer: 2 
[10/29 15:48:33    287s] (I)       end build via table
[10/29 15:48:33    287s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:48:33    287s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:48:33    287s] (I)       readDataFromPlaceDB
[10/29 15:48:33    287s] (I)       Read net information..
[10/29 15:48:33    287s] [NR-eGR] Read numTotalNets=15206  numIgnoredNets=0
[10/29 15:48:33    287s] (I)       Read testcase time = 0.010 seconds
[10/29 15:48:33    287s] 
[10/29 15:48:33    287s] (I)       read default dcut vias
[10/29 15:48:33    287s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:33    287s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:33    287s] (I)       Reading via VL for layer: 2 
[10/29 15:48:33    287s] (I)       build grid graph start
[10/29 15:48:33    287s] (I)       build grid graph end
[10/29 15:48:33    287s] (I)       Model blockage into capacity
[10/29 15:48:33    287s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:48:33    287s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:48:33    287s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:48:33    287s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:48:33    287s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:48:33    287s] (I)       Modeling time = 0.060 seconds
[10/29 15:48:33    287s] 
[10/29 15:48:33    287s] (I)       Number of ignored nets = 0
[10/29 15:48:33    287s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:48:33    287s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:48:33    287s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:48:33    287s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:48:33    287s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:48:33    287s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1518.0 MB
[10/29 15:48:33    287s] (I)       Ndr track 0 does not exist
[10/29 15:48:33    287s] (I)       Layer1  viaCost=300.00
[10/29 15:48:33    287s] (I)       Layer2  viaCost=100.00
[10/29 15:48:33    287s] (I)       Layer3  viaCost=200.00
[10/29 15:48:33    287s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:48:33    287s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:48:33    287s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:48:33    287s] (I)       Site Width          :   560  (dbu)
[10/29 15:48:33    287s] (I)       Row Height          :  5600  (dbu)
[10/29 15:48:33    287s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:48:33    287s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:48:33    287s] (I)       grid                :   575   575     4
[10/29 15:48:33    287s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:48:33    287s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:48:33    287s] (I)       Default wire width  :   230   280   280   440
[10/29 15:48:33    287s] (I)       Default wire space  :   230   280   280   460
[10/29 15:48:33    287s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:48:33    287s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:48:33    287s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:48:33    287s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:48:33    287s] (I)       Num of masks        :     1     1     1     1
[10/29 15:48:33    287s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:48:33    287s] (I)       --------------------------------------------------------
[10/29 15:48:33    287s] 
[10/29 15:48:33    287s] [NR-eGR] ============ Routing rule table ============
[10/29 15:48:33    287s] [NR-eGR] Rule id 0. Nets 15206 
[10/29 15:48:33    287s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:48:33    287s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:48:33    287s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:33    287s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:33    287s] [NR-eGR] ========================================
[10/29 15:48:33    287s] [NR-eGR] 
[10/29 15:48:33    287s] (I)       After initializing earlyGlobalRoute syMemory usage = 1518.0 MB
[10/29 15:48:33    287s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:48:33    287s] (I)       ============= Initialization =============
[10/29 15:48:33    288s] (I)       totalPins=59026  totalGlobalPin=56641 (95.96%)
[10/29 15:48:33    288s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:48:33    288s] [NR-eGR] Layer group 1: route 15206 net(s) in layer range [2, 4]
[10/29 15:48:33    288s] (I)       ============  Phase 1a Route ============
[10/29 15:48:33    288s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:48:33    288s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:48:33    288s] (I)       Usage: 181800 = (88267 H, 93533 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] (I)       ============  Phase 1b Route ============
[10/29 15:48:33    288s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:48:33    288s] (I)       Usage: 181804 = (88268 H, 93536 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018102e+06um
[10/29 15:48:33    288s] (I)       ============  Phase 1c Route ============
[10/29 15:48:33    288s] (I)       Level2 Grid: 115 x 115
[10/29 15:48:33    288s] (I)       Phase 1c runs 0.02 seconds
[10/29 15:48:33    288s] (I)       Usage: 181804 = (88268 H, 93536 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] (I)       ============  Phase 1d Route ============
[10/29 15:48:33    288s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:48:33    288s] (I)       Usage: 181811 = (88269 H, 93542 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] (I)       ============  Phase 1e Route ============
[10/29 15:48:33    288s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:48:33    288s] (I)       Usage: 181811 = (88269 H, 93542 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018142e+06um
[10/29 15:48:33    288s] [NR-eGR] 
[10/29 15:48:33    288s] (I)       ============  Phase 1l Route ============
[10/29 15:48:33    288s] (I)       Phase 1l runs 0.02 seconds
[10/29 15:48:33    288s] (I)       
[10/29 15:48:33    288s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:48:33    288s] [NR-eGR]                OverCon         OverCon            
[10/29 15:48:33    288s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:48:33    288s] [NR-eGR] Layer              (1)             (4)    OverCon 
[10/29 15:48:33    288s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:33    288s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:33    288s] [NR-eGR] Layer2       9( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:33    288s] [NR-eGR] Layer3      38( 0.02%)       3( 0.00%)   ( 0.02%) 
[10/29 15:48:33    288s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:33    288s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:33    288s] [NR-eGR] Total       47( 0.01%)       3( 0.00%)   ( 0.01%) 
[10/29 15:48:33    288s] [NR-eGR] 
[10/29 15:48:33    288s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:48:33    288s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:48:33    288s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:48:33    288s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:48:33    288s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1518.0M
[10/29 15:48:33    288s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:33    288s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:48:33    288s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:33    288s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:48:33    288s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:33    288s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:48:33    288s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:48:33    288s] Skipped repairing congestion.
[10/29 15:48:33    288s] Starting Early Global Route wiring: mem = 1518.0M
[10/29 15:48:33    288s] (I)       ============= track Assignment ============
[10/29 15:48:33    288s] (I)       extract Global 3D Wires
[10/29 15:48:33    288s] (I)       Extract Global WL : time=0.00
[10/29 15:48:33    288s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:48:33    288s] (I)       Initialization real time=0.00 seconds
[10/29 15:48:33    288s] (I)       Run Multi-thread track assignment
[10/29 15:48:33    288s] (I)       merging nets...
[10/29 15:48:33    288s] (I)       merging nets done
[10/29 15:48:33    288s] (I)       Kernel real time=0.17 seconds
[10/29 15:48:33    288s] (I)       End Greedy Track Assignment
[10/29 15:48:34    288s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:34    288s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58822
[10/29 15:48:34    288s] [NR-eGR] Layer2(M2)(V) length: 4.762675e+05um, number of vias: 91750
[10/29 15:48:34    288s] [NR-eGR] Layer3(M3)(H) length: 5.045665e+05um, number of vias: 2064
[10/29 15:48:34    288s] [NR-eGR] Layer4(TOP_M)(V) length: 7.208992e+04um, number of vias: 0
[10/29 15:48:34    288s] [NR-eGR] Total length: 1.052924e+06um, number of vias: 152636
[10/29 15:48:34    288s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:34    288s] [NR-eGR] Total clock nets wire length: 2.083073e+04um 
[10/29 15:48:34    288s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:34    288s] Early Global Route wiring runtime: 0.32 seconds, mem = 1503.7M
[10/29 15:48:34    288s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[10/29 15:48:34    288s] Start to check current routing status for nets...
[10/29 15:48:34    288s] All nets are already routed correctly.
[10/29 15:48:34    288s] End to check current routing status for nets (mem=1503.7M)
[10/29 15:48:34    288s] Extraction called for design 'ieee754' of instances=13941 and nets=16209 using extraction engine 'preRoute' .
[10/29 15:48:34    288s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:48:34    288s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:48:34    288s] PreRoute RC Extraction called for design ieee754.
[10/29 15:48:34    288s] RC Extraction called in multi-corner(1) mode.
[10/29 15:48:34    288s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:48:34    288s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:48:34    288s] RCMode: PreRoute
[10/29 15:48:34    288s]       RC Corner Indexes            0   
[10/29 15:48:34    288s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:48:34    288s] Resistance Scaling Factor    : 1.00000 
[10/29 15:48:34    288s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:48:34    288s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:48:34    288s] Shrink Factor                : 1.00000
[10/29 15:48:34    288s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:48:34    288s] Updating RC grid for preRoute extraction ...
[10/29 15:48:34    288s] Initializing multi-corner resistance tables ...
[10/29 15:48:34    288s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1503.699M)
[10/29 15:48:34    289s] Compute RC Scale Done ...
[10/29 15:48:34    289s] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1246.7M, totSessionCpu=0:04:49 **
[10/29 15:48:34    289s] #################################################################################
[10/29 15:48:34    289s] # Design Stage: PreRoute
[10/29 15:48:34    289s] # Design Name: ieee754
[10/29 15:48:34    289s] # Design Mode: 90nm
[10/29 15:48:34    289s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:48:34    289s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:48:34    289s] # Signoff Settings: SI Off 
[10/29 15:48:34    289s] #################################################################################
[10/29 15:48:35    289s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:48:35    289s] Calculate delays in BcWc mode...
[10/29 15:48:35    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 1414.0M, InitMEM = 1411.9M)
[10/29 15:48:35    289s] Start delay calculation (fullDC) (1 T). (MEM=1414.03)
[10/29 15:48:35    289s] End AAE Lib Interpolated Model. (MEM=1430.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:37    292s] Total number of fetched objects 15274
[10/29 15:48:37    292s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:37    292s] End delay calculation. (MEM=1497.13 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:48:37    292s] End delay calculation (fullDC). (MEM=1497.13 CPU=0:00:02.6 REAL=0:00:02.0)
[10/29 15:48:37    292s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1497.1M) ***
[10/29 15:48:38    292s] *** Timing Is met
[10/29 15:48:38    292s] *** Check timing (0:00:00.0)
[10/29 15:48:38    292s] *** Timing Is met
[10/29 15:48:38    292s] *** Check timing (0:00:00.0)
[10/29 15:48:38    292s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:48:38    292s] Info: 102 io nets excluded
[10/29 15:48:38    292s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:48:38    292s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=1497.1M
[10/29 15:48:38    292s] ### Creating LA Mngr, finished. totSessionCpu=0:04:53 mem=1497.1M
[10/29 15:48:38    292s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:48:38    292s] ### Creating PhyDesignMc. totSessionCpu=0:04:53 mem=1573.4M
[10/29 15:48:38    292s] Core basic site is CoreSite
[10/29 15:48:38    292s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:48:38    292s] Mark StBox On SiteArr starts
[10/29 15:48:38    292s] Mark StBox On SiteArr ends
[10/29 15:48:38    292s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1573.4MB).
[10/29 15:48:38    293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:53 mem=1573.4M
[10/29 15:48:38    293s] Begin: Area Reclaim Optimization
[10/29 15:48:38    293s] 
[10/29 15:48:38    293s] Creating Lib Analyzer ...
[10/29 15:48:38    293s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:48:38    293s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:48:38    293s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:48:38    293s] 
[10/29 15:48:39    293s] Creating Lib Analyzer, finished. 
[10/29 15:48:39    294s] 
[10/29 15:48:39    294s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:48:39    294s] ### Creating LA Mngr. totSessionCpu=0:04:54 mem=1589.4M
[10/29 15:48:39    294s] ### Creating LA Mngr, finished. totSessionCpu=0:04:54 mem=1589.4M
[10/29 15:48:39    294s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.87
[10/29 15:48:39    294s] +----------+---------+--------+--------+------------+--------+
[10/29 15:48:39    294s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 15:48:39    294s] +----------+---------+--------+--------+------------+--------+
[10/29 15:48:39    294s] |     5.87%|        -|   0.000|   0.000|   0:00:00.0| 1589.4M|
[10/29 15:48:39    294s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:48:39    294s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1589.4M|
[10/29 15:48:40    294s] |     5.87%|        3|   0.000|   0.000|   0:00:01.0| 1589.4M|
[10/29 15:48:40    295s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1589.4M|
[10/29 15:48:40    295s] |     5.87%|        5|   0.000|   0.000|   0:00:00.0| 1589.4M|
[10/29 15:48:40    295s] |     5.87%|        0|   0.000|   0.000|   0:00:00.0| 1589.4M|
[10/29 15:48:40    295s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:48:41    295s] |     5.87%|        0|   0.000|   0.000|   0:00:01.0| 1589.4M|
[10/29 15:48:41    295s] +----------+---------+--------+--------+------------+--------+
[10/29 15:48:41    295s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.87
[10/29 15:48:41    295s] 
[10/29 15:48:41    295s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 4 **
[10/29 15:48:41    295s] --------------------------------------------------------------
[10/29 15:48:41    295s] |                                   | Total     | Sequential |
[10/29 15:48:41    295s] --------------------------------------------------------------
[10/29 15:48:41    295s] | Num insts resized                 |       4  |       0    |
[10/29 15:48:41    295s] | Num insts undone                  |       1  |       0    |
[10/29 15:48:41    295s] | Num insts Downsized               |       4  |       0    |
[10/29 15:48:41    295s] | Num insts Samesized               |       0  |       0    |
[10/29 15:48:41    295s] | Num insts Upsized                 |       0  |       0    |
[10/29 15:48:41    295s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 15:48:41    295s] --------------------------------------------------------------
[10/29 15:48:41    295s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:48:41    295s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:48:41    295s] **** End NDR-Layer Usage Statistics ****
[10/29 15:48:41    295s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[10/29 15:48:41    295s] *** Starting refinePlace (0:04:56 mem=1589.4M) ***
[10/29 15:48:41    295s] Total net bbox length = 8.846e+05 (4.275e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:48:41    295s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:41    295s] Starting refinePlace ...
[10/29 15:48:41    295s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:41    295s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1589.4MB) @(0:04:56 - 0:04:56).
[10/29 15:48:41    295s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:41    295s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.4MB
[10/29 15:48:41    295s] Statistics of distance of Instance movement in refine placement:
[10/29 15:48:41    295s]   maximum (X+Y) =         0.00 um
[10/29 15:48:41    295s]   mean    (X+Y) =         0.00 um
[10/29 15:48:41    295s] Summary Report:
[10/29 15:48:41    295s] Instances move: 0 (out of 13550 movable)
[10/29 15:48:41    295s] Instances flipped: 0
[10/29 15:48:41    295s] Mean displacement: 0.00 um
[10/29 15:48:41    295s] Max displacement: 0.00 um 
[10/29 15:48:41    295s] Total instances moved : 0
[10/29 15:48:41    295s] Total net bbox length = 8.846e+05 (4.275e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:48:41    295s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.4MB
[10/29 15:48:41    295s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1589.4MB) @(0:04:56 - 0:04:56).
[10/29 15:48:41    295s] *** Finished refinePlace (0:04:56 mem=1589.4M) ***
[10/29 15:48:41    295s] *** maximum move = 0.00 um ***
[10/29 15:48:41    295s] *** Finished re-routing un-routed nets (1589.4M) ***
[10/29 15:48:41    295s] 
[10/29 15:48:41    295s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1589.4M) ***
[10/29 15:48:41    295s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1432.37M, totSessionCpu=0:04:56).
[10/29 15:48:41    296s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=1432.4M
[10/29 15:48:41    296s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=1432.4M
[10/29 15:48:41    296s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:48:41    296s] [PSP]     Started earlyGlobalRoute kernel
[10/29 15:48:41    296s] [PSP]     Initial Peak syMemory usage = 1432.4 MB
[10/29 15:48:41    296s] (I)       Reading DB...
[10/29 15:48:41    296s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:41    296s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:41    296s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:41    296s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:41    296s] (I)       before initializing RouteDB syMemory usage = 1432.4 MB
[10/29 15:48:41    296s] (I)       congestionReportName   : 
[10/29 15:48:41    296s] (I)       layerRangeFor2DCongestion : 
[10/29 15:48:41    296s] (I)       buildTerm2TermWires    : 1
[10/29 15:48:41    296s] (I)       doTrackAssignment      : 1
[10/29 15:48:41    296s] (I)       dumpBookshelfFiles     : 0
[10/29 15:48:41    296s] (I)       numThreads             : 1
[10/29 15:48:41    296s] (I)       bufferingAwareRouting  : false
[10/29 15:48:41    296s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:48:41    296s] (I)       honorPin               : false
[10/29 15:48:41    296s] (I)       honorPinGuide          : true
[10/29 15:48:41    296s] (I)       honorPartition         : false
[10/29 15:48:41    296s] (I)       allowPartitionCrossover: false
[10/29 15:48:41    296s] (I)       honorSingleEntry       : true
[10/29 15:48:41    296s] (I)       honorSingleEntryStrong : true
[10/29 15:48:41    296s] (I)       handleViaSpacingRule   : false
[10/29 15:48:41    296s] (I)       handleEolSpacingRule   : false
[10/29 15:48:41    296s] (I)       PDConstraint           : none
[10/29 15:48:41    296s] (I)       expBetterNDRHandling   : false
[10/29 15:48:41    296s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:48:41    296s] (I)       routingEffortLevel     : 3
[10/29 15:48:41    296s] (I)       effortLevel            : standard
[10/29 15:48:41    296s] [NR-eGR] minRouteLayer          : 2
[10/29 15:48:41    296s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:48:41    296s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:48:41    296s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:48:41    296s] (I)       numRowsPerGCell        : 1
[10/29 15:48:41    296s] (I)       speedUpLargeDesign     : 0
[10/29 15:48:41    296s] (I)       multiThreadingTA       : 1
[10/29 15:48:41    296s] (I)       blkAwareLayerSwitching : 1
[10/29 15:48:41    296s] (I)       optimizationMode       : false
[10/29 15:48:41    296s] (I)       routeSecondPG          : false
[10/29 15:48:41    296s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:48:41    296s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:48:41    296s] (I)       punchThroughDistance   : 500.00
[10/29 15:48:41    296s] (I)       scenicBound            : 1.15
[10/29 15:48:41    296s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:48:41    296s] (I)       source-to-sink ratio   : 0.00
[10/29 15:48:41    296s] (I)       targetCongestionRatioH : 1.00
[10/29 15:48:41    296s] (I)       targetCongestionRatioV : 1.00
[10/29 15:48:41    296s] (I)       layerCongestionRatio   : 0.70
[10/29 15:48:41    296s] (I)       m1CongestionRatio      : 0.10
[10/29 15:48:41    296s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:48:41    296s] (I)       localRouteEffort       : 1.00
[10/29 15:48:41    296s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:48:41    296s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:48:41    296s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:48:41    296s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:48:41    296s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:48:41    296s] (I)       routeVias              : 
[10/29 15:48:41    296s] (I)       readTROption           : true
[10/29 15:48:41    296s] (I)       extraSpacingFactor     : 1.00
[10/29 15:48:41    296s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:48:41    296s] (I)       routeSelectedNetsOnly  : false
[10/29 15:48:41    296s] (I)       clkNetUseMaxDemand     : false
[10/29 15:48:41    296s] (I)       extraDemandForClocks   : 0
[10/29 15:48:41    296s] (I)       steinerRemoveLayers    : false
[10/29 15:48:41    296s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:48:41    296s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:48:41    296s] (I)       similarTopologyRoutingFast : false
[10/29 15:48:41    296s] (I)       spanningTreeRefinement : false
[10/29 15:48:41    296s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:48:41    296s] (I)       starting read tracks
[10/29 15:48:41    296s] (I)       build grid graph
[10/29 15:48:41    296s] (I)       build grid graph start
[10/29 15:48:41    296s] [NR-eGR] Layer1 has no routable track
[10/29 15:48:41    296s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:48:41    296s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:48:41    296s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:48:41    296s] (I)       build grid graph end
[10/29 15:48:41    296s] (I)       numViaLayers=4
[10/29 15:48:41    296s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:41    296s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:41    296s] (I)       Reading via VL for layer: 2 
[10/29 15:48:41    296s] (I)       end build via table
[10/29 15:48:41    296s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:48:41    296s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:48:41    296s] (I)       readDataFromPlaceDB
[10/29 15:48:41    296s] (I)       Read net information..
[10/29 15:48:41    296s] [NR-eGR] Read numTotalNets=15203  numIgnoredNets=0
[10/29 15:48:41    296s] (I)       Read testcase time = 0.010 seconds
[10/29 15:48:41    296s] 
[10/29 15:48:41    296s] (I)       read default dcut vias
[10/29 15:48:41    296s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:41    296s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:41    296s] (I)       Reading via VL for layer: 2 
[10/29 15:48:41    296s] (I)       build grid graph start
[10/29 15:48:41    296s] (I)       build grid graph end
[10/29 15:48:41    296s] (I)       Model blockage into capacity
[10/29 15:48:41    296s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:48:41    296s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:48:41    296s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:48:41    296s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:48:41    296s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:48:41    296s] (I)       Modeling time = 0.060 seconds
[10/29 15:48:41    296s] 
[10/29 15:48:41    296s] (I)       Number of ignored nets = 0
[10/29 15:48:41    296s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:48:41    296s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:48:41    296s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:48:41    296s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:48:41    296s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:48:41    296s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1434.8 MB
[10/29 15:48:41    296s] (I)       Ndr track 0 does not exist
[10/29 15:48:41    296s] (I)       Layer1  viaCost=300.00
[10/29 15:48:41    296s] (I)       Layer2  viaCost=100.00
[10/29 15:48:41    296s] (I)       Layer3  viaCost=200.00
[10/29 15:48:41    296s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:48:41    296s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:48:41    296s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:48:41    296s] (I)       Site Width          :   560  (dbu)
[10/29 15:48:41    296s] (I)       Row Height          :  5600  (dbu)
[10/29 15:48:41    296s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:48:41    296s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:48:41    296s] (I)       grid                :   575   575     4
[10/29 15:48:41    296s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:48:41    296s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:48:41    296s] (I)       Default wire width  :   230   280   280   440
[10/29 15:48:41    296s] (I)       Default wire space  :   230   280   280   460
[10/29 15:48:41    296s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:48:41    296s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:48:41    296s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:48:41    296s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:48:41    296s] (I)       Num of masks        :     1     1     1     1
[10/29 15:48:41    296s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:48:41    296s] (I)       --------------------------------------------------------
[10/29 15:48:41    296s] 
[10/29 15:48:41    296s] [NR-eGR] ============ Routing rule table ============
[10/29 15:48:41    296s] [NR-eGR] Rule id 0. Nets 15203 
[10/29 15:48:41    296s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:48:41    296s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:48:41    296s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:41    296s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:41    296s] [NR-eGR] ========================================
[10/29 15:48:41    296s] [NR-eGR] 
[10/29 15:48:41    296s] (I)       After initializing earlyGlobalRoute syMemory usage = 1455.6 MB
[10/29 15:48:41    296s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:48:41    296s] (I)       ============= Initialization =============
[10/29 15:48:41    296s] (I)       totalPins=59020  totalGlobalPin=56635 (95.96%)
[10/29 15:48:41    296s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:48:41    296s] [NR-eGR] Layer group 1: route 15203 net(s) in layer range [2, 4]
[10/29 15:48:41    296s] (I)       ============  Phase 1a Route ============
[10/29 15:48:41    296s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:48:41    296s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:48:41    296s] (I)       Usage: 181798 = (88266 H, 93532 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] (I)       ============  Phase 1b Route ============
[10/29 15:48:41    296s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:48:41    296s] (I)       Usage: 181803 = (88268 H, 93535 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018097e+06um
[10/29 15:48:41    296s] (I)       ============  Phase 1c Route ============
[10/29 15:48:41    296s] (I)       Level2 Grid: 115 x 115
[10/29 15:48:41    296s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:48:41    296s] (I)       Usage: 181803 = (88268 H, 93535 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] (I)       ============  Phase 1d Route ============
[10/29 15:48:41    296s] (I)       Phase 1d runs 0.02 seconds
[10/29 15:48:41    296s] (I)       Usage: 181810 = (88269 H, 93541 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] (I)       ============  Phase 1e Route ============
[10/29 15:48:41    296s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:48:41    296s] (I)       Usage: 181810 = (88269 H, 93541 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018136e+06um
[10/29 15:48:41    296s] [NR-eGR] 
[10/29 15:48:41    296s] (I)       ============  Phase 1l Route ============
[10/29 15:48:41    296s] (I)       Phase 1l runs 0.02 seconds
[10/29 15:48:41    296s] (I)       
[10/29 15:48:41    296s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:48:41    296s] [NR-eGR]                OverCon         OverCon            
[10/29 15:48:41    296s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:48:41    296s] [NR-eGR] Layer              (1)             (4)    OverCon 
[10/29 15:48:41    296s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:41    296s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:41    296s] [NR-eGR] Layer2       7( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:42    296s] [NR-eGR] Layer3      40( 0.02%)       4( 0.00%)   ( 0.02%) 
[10/29 15:48:42    296s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:42    296s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:42    296s] [NR-eGR] Total       47( 0.01%)       4( 0.00%)   ( 0.01%) 
[10/29 15:48:42    296s] [NR-eGR] 
[10/29 15:48:42    296s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:48:42    296s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:48:42    296s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:48:42    296s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:48:42    296s] (I)       ============= track Assignment ============
[10/29 15:48:42    296s] (I)       extract Global 3D Wires
[10/29 15:48:42    296s] (I)       Extract Global WL : time=0.01
[10/29 15:48:42    296s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:48:42    296s] (I)       Initialization real time=0.00 seconds
[10/29 15:48:42    296s] (I)       Run Multi-thread track assignment
[10/29 15:48:42    296s] (I)       merging nets...
[10/29 15:48:42    296s] (I)       merging nets done
[10/29 15:48:42    296s] (I)       Kernel real time=0.17 seconds
[10/29 15:48:42    296s] (I)       End Greedy Track Assignment
[10/29 15:48:42    296s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:42    296s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58816
[10/29 15:48:42    296s] [NR-eGR] Layer2(M2)(V) length: 4.761824e+05um, number of vias: 91726
[10/29 15:48:42    296s] [NR-eGR] Layer3(M3)(H) length: 5.045822e+05um, number of vias: 2051
[10/29 15:48:42    296s] [NR-eGR] Layer4(TOP_M)(V) length: 7.215936e+04um, number of vias: 0
[10/29 15:48:42    296s] [NR-eGR] Total length: 1.052924e+06um, number of vias: 152593
[10/29 15:48:42    296s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:42    296s] [NR-eGR] Total clock nets wire length: 2.083017e+04um 
[10/29 15:48:42    296s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:48:42    296s] [NR-eGR] End Peak syMemory usage = 1441.3 MB
[10/29 15:48:42    296s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.70 seconds
[10/29 15:48:42    296s] Extraction called for design 'ieee754' of instances=13938 and nets=16206 using extraction engine 'preRoute' .
[10/29 15:48:42    296s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:48:42    296s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:48:42    296s] PreRoute RC Extraction called for design ieee754.
[10/29 15:48:42    296s] RC Extraction called in multi-corner(1) mode.
[10/29 15:48:42    296s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:48:42    296s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:48:42    296s] RCMode: PreRoute
[10/29 15:48:42    296s]       RC Corner Indexes            0   
[10/29 15:48:42    296s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:48:42    296s] Resistance Scaling Factor    : 1.00000 
[10/29 15:48:42    296s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:48:42    296s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:48:42    296s] Shrink Factor                : 1.00000
[10/29 15:48:42    296s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:48:42    296s] Updating RC grid for preRoute extraction ...
[10/29 15:48:42    296s] Initializing multi-corner resistance tables ...
[10/29 15:48:42    296s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1441.293M)
[10/29 15:48:42    297s] Compute RC Scale Done ...
[10/29 15:48:42    297s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:42    297s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:48:42    297s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:42    297s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:48:42    297s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:42    297s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:48:42    297s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:48:43    297s] #################################################################################
[10/29 15:48:43    297s] # Design Stage: PreRoute
[10/29 15:48:43    297s] # Design Name: ieee754
[10/29 15:48:43    297s] # Design Mode: 90nm
[10/29 15:48:43    297s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:48:43    297s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:48:43    297s] # Signoff Settings: SI Off 
[10/29 15:48:43    297s] #################################################################################
[10/29 15:48:43    297s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:48:43    297s] Calculate delays in BcWc mode...
[10/29 15:48:43    297s] Topological Sorting (REAL = 0:00:00.0, MEM = 1496.5M, InitMEM = 1496.5M)
[10/29 15:48:43    297s] Start delay calculation (fullDC) (1 T). (MEM=1496.53)
[10/29 15:48:43    297s] End AAE Lib Interpolated Model. (MEM=1512.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:45    300s] Total number of fetched objects 15271
[10/29 15:48:45    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:45    300s] End delay calculation. (MEM=1512.86 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:48:45    300s] End delay calculation (fullDC). (MEM=1512.86 CPU=0:00:02.6 REAL=0:00:02.0)
[10/29 15:48:45    300s] *** CDM Built up (cpu=0:00:02.9  real=0:00:02.0  mem= 1512.9M) ***
[10/29 15:48:46    300s] Begin: GigaOpt postEco DRV Optimization
[10/29 15:48:46    300s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:48:46    300s] Info: 102 io nets excluded
[10/29 15:48:46    300s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:48:46    300s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:48:46    300s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=1512.9M
[10/29 15:48:46    300s] Core basic site is CoreSite
[10/29 15:48:46    300s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:48:46    300s] Mark StBox On SiteArr starts
[10/29 15:48:46    300s] Mark StBox On SiteArr ends
[10/29 15:48:46    300s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1512.9MB).
[10/29 15:48:46    300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=1512.9M
[10/29 15:48:46    300s] 
[10/29 15:48:46    300s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[10/29 15:48:46    300s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1512.9M
[10/29 15:48:46    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1512.9M
[10/29 15:48:47    302s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:48:47    302s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 15:48:47    302s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:48:47    302s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 15:48:47    302s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:48:47    302s] Info: violation cost 0.272583 (cap = 0.000000, tran = 0.272583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:48:47    302s] |    45|    45|    -2.22|    25|    25|    -0.13|     0|     0|     0|     0|    71.71|     0.00|       0|       0|       0|   5.87|          |         |
[10/29 15:48:47    302s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:48:47    302s] |    34|    34|    -2.22|    25|    25|    -0.13|     0|     0|     0|     0|    71.79|     0.00|       4|       0|       7|   5.87| 0:00:00.0|  1589.2M|
[10/29 15:48:47    302s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:48:47    302s] |    34|    34|    -2.22|    25|    25|    -0.13|     0|     0|     0|     0|    71.79|     0.00|       0|       0|       0|   5.87| 0:00:00.0|  1589.2M|
[10/29 15:48:47    302s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] ###############################################################################
[10/29 15:48:47    302s] #
[10/29 15:48:47    302s] #  Large fanout net report:  
[10/29 15:48:47    302s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/29 15:48:47    302s] #     - current density: 5.87
[10/29 15:48:47    302s] #
[10/29 15:48:47    302s] #  List of high fanout nets:
[10/29 15:48:47    302s] #
[10/29 15:48:47    302s] ###############################################################################
[10/29 15:48:47    302s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:48:47    302s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:48:47    302s] **** End NDR-Layer Usage Statistics ****
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] =======================================================================
[10/29 15:48:47    302s]                 Reasons for remaining drv violations
[10/29 15:48:47    302s] =======================================================================
[10/29 15:48:47    302s] *info: Total 34 net(s) have violations which can't be fixed by DRV optimization.
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] MultiBuffering failure reasons
[10/29 15:48:47    302s] ------------------------------------------------
[10/29 15:48:47    302s] *info:    34 net(s): Could not be fixed because it is multi driver net.
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] SingleBuffering failure reasons
[10/29 15:48:47    302s] ------------------------------------------------
[10/29 15:48:47    302s] *info:    34 net(s): Could not be fixed because it is multi driver net.
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] Resizing failure reasons
[10/29 15:48:47    302s] ------------------------------------------------
[10/29 15:48:47    302s] *info:    34 net(s): Could not be fixed because instance couldn't be resized.
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] 
[10/29 15:48:47    302s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1589.2M) ***
[10/29 15:48:47    302s] 
[10/29 15:48:48    302s] *** Starting refinePlace (0:05:02 mem=1605.2M) ***
[10/29 15:48:48    302s] Total net bbox length = 8.847e+05 (4.276e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:48:48    302s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:48    302s] Starting refinePlace ...
[10/29 15:48:48    302s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:48    302s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1605.2MB) @(0:05:02 - 0:05:03).
[10/29 15:48:48    302s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:48:48    302s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1605.2MB
[10/29 15:48:48    302s] Statistics of distance of Instance movement in refine placement:
[10/29 15:48:48    302s]   maximum (X+Y) =         0.00 um
[10/29 15:48:48    302s]   mean    (X+Y) =         0.00 um
[10/29 15:48:48    302s] Summary Report:
[10/29 15:48:48    302s] Instances move: 0 (out of 13554 movable)
[10/29 15:48:48    302s] Instances flipped: 0
[10/29 15:48:48    302s] Mean displacement: 0.00 um
[10/29 15:48:48    302s] Max displacement: 0.00 um 
[10/29 15:48:48    302s] Total instances moved : 0
[10/29 15:48:48    302s] Total net bbox length = 8.847e+05 (4.276e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:48:48    302s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1605.2MB
[10/29 15:48:48    302s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1605.2MB) @(0:05:02 - 0:05:03).
[10/29 15:48:48    302s] *** Finished refinePlace (0:05:03 mem=1605.2M) ***
[10/29 15:48:48    302s] *** maximum move = 0.00 um ***
[10/29 15:48:48    302s] *** Finished re-routing un-routed nets (1605.2M) ***
[10/29 15:48:48    302s] 
[10/29 15:48:48    302s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1605.2M) ***
[10/29 15:48:48    302s] End: GigaOpt postEco DRV Optimization
[10/29 15:48:48    302s] **INFO: Flow update: Design timing is met.
[10/29 15:48:48    302s] **INFO: Flow update: Design timing is met.
[10/29 15:48:48    302s] **INFO: Flow update: Design timing is met.
[10/29 15:48:48    302s] *** Steiner Routed Nets: 0.099%; Threshold: 100; Threshold for Hold: 100
[10/29 15:48:48    302s] Start to check current routing status for nets...
[10/29 15:48:48    302s] All nets are already routed correctly.
[10/29 15:48:48    302s] End to check current routing status for nets (mem=1570.1M)
[10/29 15:48:48    302s] 
[10/29 15:48:48    302s] Active setup views:
[10/29 15:48:48    302s]  my_analysis_view_setup
[10/29 15:48:48    302s]   Dominating endpoints: 0
[10/29 15:48:48    302s]   Dominating TNS: -0.000
[10/29 15:48:48    302s] 
[10/29 15:48:48    302s] Extraction called for design 'ieee754' of instances=13942 and nets=16210 using extraction engine 'preRoute' .
[10/29 15:48:48    302s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:48:48    302s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:48:48    302s] PreRoute RC Extraction called for design ieee754.
[10/29 15:48:48    302s] RC Extraction called in multi-corner(1) mode.
[10/29 15:48:48    302s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:48:48    302s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:48:48    302s] RCMode: PreRoute
[10/29 15:48:48    302s]       RC Corner Indexes            0   
[10/29 15:48:48    302s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:48:48    302s] Resistance Scaling Factor    : 1.00000 
[10/29 15:48:48    302s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:48:48    302s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:48:48    302s] Shrink Factor                : 1.00000
[10/29 15:48:48    302s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:48:48    302s] Initializing multi-corner resistance tables ...
[10/29 15:48:48    303s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1555.762M)
[10/29 15:48:48    303s] Skewing Data Summary (End_of_FINAL)
[10/29 15:48:48    303s] --------------------------------------------------
[10/29 15:48:48    303s]  Total skewed count:0
[10/29 15:48:48    303s] --------------------------------------------------
[10/29 15:48:48    303s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:48:48    303s] [PSP]     Started earlyGlobalRoute kernel
[10/29 15:48:48    303s] [PSP]     Initial Peak syMemory usage = 1555.8 MB
[10/29 15:48:48    303s] (I)       Reading DB...
[10/29 15:48:48    303s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:48    303s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:48    303s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:48    303s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:48:49    303s] (I)       before initializing RouteDB syMemory usage = 1555.8 MB
[10/29 15:48:49    303s] (I)       congestionReportName   : 
[10/29 15:48:49    303s] (I)       layerRangeFor2DCongestion : 
[10/29 15:48:49    303s] (I)       buildTerm2TermWires    : 0
[10/29 15:48:49    303s] (I)       doTrackAssignment      : 1
[10/29 15:48:49    303s] (I)       dumpBookshelfFiles     : 0
[10/29 15:48:49    303s] (I)       numThreads             : 1
[10/29 15:48:49    303s] (I)       bufferingAwareRouting  : false
[10/29 15:48:49    303s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:48:49    303s] (I)       honorPin               : false
[10/29 15:48:49    303s] (I)       honorPinGuide          : true
[10/29 15:48:49    303s] (I)       honorPartition         : false
[10/29 15:48:49    303s] (I)       allowPartitionCrossover: false
[10/29 15:48:49    303s] (I)       honorSingleEntry       : true
[10/29 15:48:49    303s] (I)       honorSingleEntryStrong : true
[10/29 15:48:49    303s] (I)       handleViaSpacingRule   : false
[10/29 15:48:49    303s] (I)       handleEolSpacingRule   : false
[10/29 15:48:49    303s] (I)       PDConstraint           : none
[10/29 15:48:49    303s] (I)       expBetterNDRHandling   : false
[10/29 15:48:49    303s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:48:49    303s] (I)       routingEffortLevel     : 3
[10/29 15:48:49    303s] (I)       effortLevel            : standard
[10/29 15:48:49    303s] [NR-eGR] minRouteLayer          : 2
[10/29 15:48:49    303s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:48:49    303s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:48:49    303s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:48:49    303s] (I)       numRowsPerGCell        : 1
[10/29 15:48:49    303s] (I)       speedUpLargeDesign     : 0
[10/29 15:48:49    303s] (I)       multiThreadingTA       : 1
[10/29 15:48:49    303s] (I)       blkAwareLayerSwitching : 1
[10/29 15:48:49    303s] (I)       optimizationMode       : false
[10/29 15:48:49    303s] (I)       routeSecondPG          : false
[10/29 15:48:49    303s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:48:49    303s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:48:49    303s] (I)       punchThroughDistance   : 500.00
[10/29 15:48:49    303s] (I)       scenicBound            : 1.15
[10/29 15:48:49    303s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:48:49    303s] (I)       source-to-sink ratio   : 0.00
[10/29 15:48:49    303s] (I)       targetCongestionRatioH : 1.00
[10/29 15:48:49    303s] (I)       targetCongestionRatioV : 1.00
[10/29 15:48:49    303s] (I)       layerCongestionRatio   : 0.70
[10/29 15:48:49    303s] (I)       m1CongestionRatio      : 0.10
[10/29 15:48:49    303s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:48:49    303s] (I)       localRouteEffort       : 1.00
[10/29 15:48:49    303s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:48:49    303s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:48:49    303s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:48:49    303s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:48:49    303s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:48:49    303s] (I)       routeVias              : 
[10/29 15:48:49    303s] (I)       readTROption           : true
[10/29 15:48:49    303s] (I)       extraSpacingFactor     : 1.00
[10/29 15:48:49    303s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:48:49    303s] (I)       routeSelectedNetsOnly  : false
[10/29 15:48:49    303s] (I)       clkNetUseMaxDemand     : false
[10/29 15:48:49    303s] (I)       extraDemandForClocks   : 0
[10/29 15:48:49    303s] (I)       steinerRemoveLayers    : false
[10/29 15:48:49    303s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:48:49    303s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:48:49    303s] (I)       similarTopologyRoutingFast : false
[10/29 15:48:49    303s] (I)       spanningTreeRefinement : false
[10/29 15:48:49    303s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:48:49    303s] (I)       starting read tracks
[10/29 15:48:49    303s] (I)       build grid graph
[10/29 15:48:49    303s] (I)       build grid graph start
[10/29 15:48:49    303s] [NR-eGR] Layer1 has no routable track
[10/29 15:48:49    303s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:48:49    303s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:48:49    303s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:48:49    303s] (I)       build grid graph end
[10/29 15:48:49    303s] (I)       numViaLayers=4
[10/29 15:48:49    303s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:49    303s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:49    303s] (I)       Reading via VL for layer: 2 
[10/29 15:48:49    303s] (I)       end build via table
[10/29 15:48:49    303s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:48:49    303s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:48:49    303s] (I)       readDataFromPlaceDB
[10/29 15:48:49    303s] (I)       Read net information..
[10/29 15:48:49    303s] [NR-eGR] Read numTotalNets=15207  numIgnoredNets=0
[10/29 15:48:49    303s] (I)       Read testcase time = 0.000 seconds
[10/29 15:48:49    303s] 
[10/29 15:48:49    303s] (I)       read default dcut vias
[10/29 15:48:49    303s] (I)       Reading via V2 for layer: 0 
[10/29 15:48:49    303s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:48:49    303s] (I)       Reading via VL for layer: 2 
[10/29 15:48:49    303s] (I)       build grid graph start
[10/29 15:48:49    303s] (I)       build grid graph end
[10/29 15:48:49    303s] (I)       Model blockage into capacity
[10/29 15:48:49    303s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:48:49    303s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:48:49    303s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:48:49    303s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:48:49    303s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:48:49    303s] (I)       Modeling time = 0.050 seconds
[10/29 15:48:49    303s] 
[10/29 15:48:49    303s] (I)       Number of ignored nets = 0
[10/29 15:48:49    303s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:48:49    303s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:48:49    303s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:48:49    303s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:48:49    303s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:48:49    303s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1555.8 MB
[10/29 15:48:49    303s] (I)       Ndr track 0 does not exist
[10/29 15:48:49    303s] (I)       Layer1  viaCost=300.00
[10/29 15:48:49    303s] (I)       Layer2  viaCost=100.00
[10/29 15:48:49    303s] (I)       Layer3  viaCost=200.00
[10/29 15:48:49    303s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:48:49    303s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:48:49    303s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:48:49    303s] (I)       Site Width          :   560  (dbu)
[10/29 15:48:49    303s] (I)       Row Height          :  5600  (dbu)
[10/29 15:48:49    303s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:48:49    303s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:48:49    303s] (I)       grid                :   575   575     4
[10/29 15:48:49    303s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:48:49    303s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:48:49    303s] (I)       Default wire width  :   230   280   280   440
[10/29 15:48:49    303s] (I)       Default wire space  :   230   280   280   460
[10/29 15:48:49    303s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:48:49    303s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:48:49    303s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:48:49    303s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:48:49    303s] (I)       Num of masks        :     1     1     1     1
[10/29 15:48:49    303s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:48:49    303s] (I)       --------------------------------------------------------
[10/29 15:48:49    303s] 
[10/29 15:48:49    303s] [NR-eGR] ============ Routing rule table ============
[10/29 15:48:49    303s] [NR-eGR] Rule id 0. Nets 15207 
[10/29 15:48:49    303s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:48:49    303s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:48:49    303s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:49    303s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:48:49    303s] [NR-eGR] ========================================
[10/29 15:48:49    303s] [NR-eGR] 
[10/29 15:48:49    303s] (I)       After initializing earlyGlobalRoute syMemory usage = 1555.8 MB
[10/29 15:48:49    303s] (I)       Loading and dumping file time : 0.13 seconds
[10/29 15:48:49    303s] (I)       ============= Initialization =============
[10/29 15:48:49    303s] (I)       totalPins=59028  totalGlobalPin=56641 (95.96%)
[10/29 15:48:49    303s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:48:49    303s] [NR-eGR] Layer group 1: route 15207 net(s) in layer range [2, 4]
[10/29 15:48:49    303s] (I)       ============  Phase 1a Route ============
[10/29 15:48:49    303s] (I)       Phase 1a runs 0.04 seconds
[10/29 15:48:49    303s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:48:49    303s] (I)       Usage: 181798 = (88269 H, 93529 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] (I)       ============  Phase 1b Route ============
[10/29 15:48:49    303s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:48:49    303s] (I)       Usage: 181803 = (88270 H, 93533 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018097e+06um
[10/29 15:48:49    303s] (I)       ============  Phase 1c Route ============
[10/29 15:48:49    303s] (I)       Level2 Grid: 115 x 115
[10/29 15:48:49    303s] (I)       Phase 1c runs 0.02 seconds
[10/29 15:48:49    303s] (I)       Usage: 181803 = (88270 H, 93533 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] (I)       ============  Phase 1d Route ============
[10/29 15:48:49    303s] (I)       Phase 1d runs 0.01 seconds
[10/29 15:48:49    303s] (I)       Usage: 181810 = (88271 H, 93539 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] (I)       ============  Phase 1e Route ============
[10/29 15:48:49    303s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:48:49    303s] (I)       Usage: 181810 = (88271 H, 93539 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018136e+06um
[10/29 15:48:49    303s] [NR-eGR] 
[10/29 15:48:49    303s] (I)       ============  Phase 1l Route ============
[10/29 15:48:49    303s] (I)       Phase 1l runs 0.02 seconds
[10/29 15:48:49    303s] (I)       
[10/29 15:48:49    303s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:48:49    303s] [NR-eGR]                OverCon         OverCon            
[10/29 15:48:49    303s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:48:49    303s] [NR-eGR] Layer              (1)             (4)    OverCon 
[10/29 15:48:49    303s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:49    303s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:49    303s] [NR-eGR] Layer2       6( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:49    303s] [NR-eGR] Layer3      39( 0.02%)       2( 0.00%)   ( 0.02%) 
[10/29 15:48:49    303s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:48:49    303s] [NR-eGR] ---------------------------------------------------
[10/29 15:48:49    303s] [NR-eGR] Total       45( 0.01%)       2( 0.00%)   ( 0.01%) 
[10/29 15:48:49    303s] [NR-eGR] 
[10/29 15:48:49    303s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:48:49    303s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:48:49    303s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:48:49    303s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:48:49    303s] [NR-eGR] End Peak syMemory usage = 1555.8 MB
[10/29 15:48:49    303s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.37 seconds
[10/29 15:48:49    303s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:49    303s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:48:49    303s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:49    303s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:48:49    303s] [hotspot] +------------+---------------+---------------+
[10/29 15:48:49    303s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:48:49    303s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:48:49    303s] #################################################################################
[10/29 15:48:49    303s] # Design Stage: PreRoute
[10/29 15:48:49    303s] # Design Name: ieee754
[10/29 15:48:49    303s] # Design Mode: 90nm
[10/29 15:48:49    303s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:48:49    303s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:48:49    303s] # Signoff Settings: SI Off 
[10/29 15:48:49    303s] #################################################################################
[10/29 15:48:49    303s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:48:49    303s] Calculate delays in BcWc mode...
[10/29 15:48:49    303s] Topological Sorting (REAL = 0:00:00.0, MEM = 1553.8M, InitMEM = 1553.8M)
[10/29 15:48:49    303s] Start delay calculation (fullDC) (1 T). (MEM=1553.76)
[10/29 15:48:49    303s] End AAE Lib Interpolated Model. (MEM=1570.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:51    306s] Total number of fetched objects 15275
[10/29 15:48:51    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:48:51    306s] End delay calculation. (MEM=1570.09 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:48:51    306s] End delay calculation (fullDC). (MEM=1570.09 CPU=0:00:02.6 REAL=0:00:02.0)
[10/29 15:48:51    306s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1570.1M) ***
[10/29 15:48:52    306s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:05:07 mem=1570.1M)
[10/29 15:48:52    306s] Effort level <high> specified for reg2reg path_group
[10/29 15:48:52    306s] Reported timing to dir ./timingReports
[10/29 15:48:52    306s] **optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 1288.3M, totSessionCpu=0:05:07 **
[10/29 15:48:53    307s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.790  | 71.790  | 93.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1293.5M, totSessionCpu=0:05:08 **
[10/29 15:48:53    307s] Deleting Cell Server ...
[10/29 15:48:53    307s] Deleting Lib Analyzer.
[10/29 15:48:53    307s] *** Finished optDesign ***
[10/29 15:48:53    307s] 
[10/29 15:48:53    307s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=  0:01:07)
[10/29 15:48:53    307s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[10/29 15:48:53    307s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[10/29 15:48:53    307s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.1 real=0:00:03.1)
[10/29 15:48:53    307s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:33.6 real=0:00:33.5)
[10/29 15:48:53    307s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[10/29 15:48:53    307s] Info: pop threads available for lower-level modules during optimization.
[10/29 15:49:57    313s] <CMD> timeDesign -postCTS
[10/29 15:49:57    313s] Start to check current routing status for nets...
[10/29 15:49:57    313s] All nets are already routed correctly.
[10/29 15:49:57    313s] End to check current routing status for nets (mem=1374.0M)
[10/29 15:49:57    313s] Effort level <high> specified for reg2reg path_group
[10/29 15:49:58    314s] #################################################################################
[10/29 15:49:58    314s] # Design Stage: PreRoute
[10/29 15:49:58    314s] # Design Name: ieee754
[10/29 15:49:58    314s] # Design Mode: 90nm
[10/29 15:49:58    314s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:49:58    314s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:49:58    314s] # Signoff Settings: SI Off 
[10/29 15:49:58    314s] #################################################################################
[10/29 15:49:58    314s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:49:58    314s] Calculate delays in BcWc mode...
[10/29 15:49:58    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 1380.2M, InitMEM = 1378.1M)
[10/29 15:49:58    314s] Start delay calculation (fullDC) (1 T). (MEM=1380.16)
[10/29 15:49:58    314s] End AAE Lib Interpolated Model. (MEM=1396.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:00    316s] Total number of fetched objects 15275
[10/29 15:50:00    316s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:00    316s] End delay calculation. (MEM=1461.26 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:50:00    316s] End delay calculation (fullDC). (MEM=1461.26 CPU=0:00:02.5 REAL=0:00:02.0)
[10/29 15:50:00    316s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1461.3M) ***
[10/29 15:50:00    316s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:05:17 mem=1461.3M)
[10/29 15:50:01    317s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.790  | 71.790  | 93.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 15:50:01    317s] Total CPU time: 4.11 sec
[10/29 15:50:01    317s] Total Real time: 4.0 sec
[10/29 15:50:01    317s] Total Memory Usage: 1392.390625 Mbytes
[10/29 15:50:09    318s] <CMD> optDesign -postCTS
[10/29 15:50:09    318s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/29 15:50:09    318s] Core basic site is CoreSite
[10/29 15:50:09    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:50:09    318s] Mark StBox On SiteArr starts
[10/29 15:50:09    318s] Mark StBox On SiteArr ends
[10/29 15:50:10    318s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:50:10    318s] Summary for sequential cells identification: 
[10/29 15:50:10    318s]   Identified SBFF number: 114
[10/29 15:50:10    318s]   Identified MBFF number: 0
[10/29 15:50:10    318s]   Identified SB Latch number: 0
[10/29 15:50:10    318s]   Identified MB Latch number: 0
[10/29 15:50:10    318s]   Not identified SBFF number: 6
[10/29 15:50:10    318s]   Not identified MBFF number: 0
[10/29 15:50:10    318s]   Not identified SB Latch number: 0
[10/29 15:50:10    318s]   Not identified MB Latch number: 0
[10/29 15:50:10    318s]   Number of sequential cells which are not FFs: 83
[10/29 15:50:10    318s] Creating Cell Server, finished. 
[10/29 15:50:10    318s] 
[10/29 15:50:10    318s] #spOpts: mergeVia=F 
[10/29 15:50:10    318s] GigaOpt running with 1 threads.
[10/29 15:50:10    318s] Info: 1 threads available for lower-level modules during optimization.
[10/29 15:50:10    318s] #spOpts: mergeVia=F 
[10/29 15:50:10    318s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1394.4MB).
[10/29 15:50:10    318s] 
[10/29 15:50:10    318s] Creating Lib Analyzer ...
[10/29 15:50:10    318s]  Visiting view : my_analysis_view_setup
[10/29 15:50:10    318s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:50:10    318s]  Visiting view : my_analysis_view_hold
[10/29 15:50:10    318s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:50:10    318s]  Setting StdDelay to 50.60
[10/29 15:50:10    318s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:50:10    318s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 15:50:10    318s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:50:10    318s] 
[10/29 15:50:11    319s] Creating Lib Analyzer, finished. 
[10/29 15:50:11    319s] Effort level <high> specified for reg2reg path_group
[10/29 15:50:11    320s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.6M, totSessionCpu=0:05:20 **
[10/29 15:50:11    320s] *** optDesign -postCTS ***
[10/29 15:50:11    320s] DRC Margin: user margin 0.0; extra margin 0.2
[10/29 15:50:11    320s] Hold Target Slack: user slack 0
[10/29 15:50:11    320s] Setup Target Slack: user slack 0; extra slack 0.1
[10/29 15:50:11    320s] setUsefulSkewMode -ecoRoute false
[10/29 15:50:11    320s] Deleting Cell Server ...
[10/29 15:50:11    320s] Deleting Lib Analyzer.
[10/29 15:50:11    320s] Multi-VT timing optimization disabled based on library information.
[10/29 15:50:11    320s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:50:11    320s] Summary for sequential cells identification: 
[10/29 15:50:11    320s]   Identified SBFF number: 114
[10/29 15:50:11    320s]   Identified MBFF number: 0
[10/29 15:50:11    320s]   Identified SB Latch number: 0
[10/29 15:50:11    320s]   Identified MB Latch number: 0
[10/29 15:50:11    320s]   Not identified SBFF number: 6
[10/29 15:50:11    320s]   Not identified MBFF number: 0
[10/29 15:50:11    320s]   Not identified SB Latch number: 0
[10/29 15:50:11    320s]   Not identified MB Latch number: 0
[10/29 15:50:11    320s]   Number of sequential cells which are not FFs: 83
[10/29 15:50:11    320s] Creating Cell Server, finished. 
[10/29 15:50:11    320s] 
[10/29 15:50:11    320s]  Visiting view : my_analysis_view_setup
[10/29 15:50:11    320s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:50:11    320s]  Visiting view : my_analysis_view_hold
[10/29 15:50:11    320s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:50:11    320s]  Setting StdDelay to 50.60
[10/29 15:50:11    320s] Deleting Cell Server ...
[10/29 15:50:11    320s] Start to check current routing status for nets...
[10/29 15:50:11    320s] All nets are already routed correctly.
[10/29 15:50:11    320s] End to check current routing status for nets (mem=1400.4M)
[10/29 15:50:12    320s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.790  | 71.790  | 93.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1237.3M, totSessionCpu=0:05:21 **
[10/29 15:50:12    320s] ** INFO : this run is activating low effort ccoptDesign flow
[10/29 15:50:12    320s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:50:12    320s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=1392.1M
[10/29 15:50:12    320s] #spOpts: mergeVia=F 
[10/29 15:50:12    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.1MB).
[10/29 15:50:12    320s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=1392.1M
[10/29 15:50:12    320s] *** Starting optimizing excluded clock nets MEM= 1392.1M) ***
[10/29 15:50:12    320s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1392.1M) ***
[10/29 15:50:12    320s] *** Starting optimizing excluded clock nets MEM= 1392.1M) ***
[10/29 15:50:12    320s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1392.1M) ***
[10/29 15:50:12    320s] Info: Done creating the CCOpt slew target map.
[10/29 15:50:12    321s] *** Timing Is met
[10/29 15:50:12    321s] *** Check timing (0:00:00.0)
[10/29 15:50:12    321s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 15:50:12    321s] Summary for sequential cells identification: 
[10/29 15:50:12    321s]   Identified SBFF number: 114
[10/29 15:50:12    321s]   Identified MBFF number: 0
[10/29 15:50:12    321s]   Identified SB Latch number: 0
[10/29 15:50:12    321s]   Identified MB Latch number: 0
[10/29 15:50:12    321s]   Not identified SBFF number: 6
[10/29 15:50:12    321s]   Not identified MBFF number: 0
[10/29 15:50:12    321s]   Not identified SB Latch number: 0
[10/29 15:50:12    321s]   Not identified MB Latch number: 0
[10/29 15:50:12    321s]   Number of sequential cells which are not FFs: 83
[10/29 15:50:12    321s] Creating Cell Server, finished. 
[10/29 15:50:12    321s] 
[10/29 15:50:12    321s]  Visiting view : my_analysis_view_setup
[10/29 15:50:12    321s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 15:50:12    321s]  Visiting view : my_analysis_view_hold
[10/29 15:50:12    321s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 15:50:12    321s]  Setting StdDelay to 50.60
[10/29 15:50:12    321s] **INFO: Flow update: Design timing is met.
[10/29 15:50:12    321s] **INFO: Flow update: Design timing is met.
[10/29 15:50:12    321s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:50:12    321s] Info: 102 io nets excluded
[10/29 15:50:12    321s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:50:12    321s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=1392.1M
[10/29 15:50:13    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=1398.2M
[10/29 15:50:13    322s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:50:13    322s] ### Creating PhyDesignMc. totSessionCpu=0:05:22 mem=1531.7M
[10/29 15:50:13    322s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1531.7MB).
[10/29 15:50:14    322s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=1531.7M
[10/29 15:50:14    322s] Begin: Area Reclaim Optimization
[10/29 15:50:14    322s] 
[10/29 15:50:14    322s] Creating Lib Analyzer ...
[10/29 15:50:14    322s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 15:50:14    322s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[10/29 15:50:14    322s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 15:50:14    322s] 
[10/29 15:50:14    323s] Creating Lib Analyzer, finished. 
[10/29 15:50:14    323s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=1555.7M
[10/29 15:50:14    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=1555.7M
[10/29 15:50:15    323s] 
[10/29 15:50:15    323s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[10/29 15:50:15    323s] ### Creating LA Mngr. totSessionCpu=0:05:24 mem=1619.8M
[10/29 15:50:15    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:24 mem=1619.8M
[10/29 15:50:15    323s] Usable buffer cells for single buffer setup transform:
[10/29 15:50:15    323s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[10/29 15:50:15    323s] Number of usable buffer cells above: 13
[10/29 15:50:15    323s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.87
[10/29 15:50:15    323s] +----------+---------+--------+--------+------------+--------+
[10/29 15:50:15    323s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 15:50:15    323s] +----------+---------+--------+--------+------------+--------+
[10/29 15:50:15    323s] |     5.87%|        -|   0.100|   0.000|   0:00:00.0| 1619.8M|
[10/29 15:50:21    330s] |     5.87%|        0|   0.100|   0.000|   0:00:06.0| 1619.8M|
[10/29 15:50:21    330s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:50:21    330s] |     5.87%|        0|   0.100|   0.000|   0:00:00.0| 1619.8M|
[10/29 15:50:22    330s] |     5.87%|        0|   0.100|   0.000|   0:00:01.0| 1619.8M|
[10/29 15:50:22    330s] |     5.87%|        0|   0.100|   0.000|   0:00:00.0| 1619.8M|
[10/29 15:50:22    330s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[10/29 15:50:22    331s] |     5.87%|        0|   0.100|   0.000|   0:00:00.0| 1619.8M|
[10/29 15:50:22    331s] +----------+---------+--------+--------+------------+--------+
[10/29 15:50:22    331s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.87
[10/29 15:50:22    331s] 
[10/29 15:50:22    331s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/29 15:50:22    331s] --------------------------------------------------------------
[10/29 15:50:22    331s] |                                   | Total     | Sequential |
[10/29 15:50:22    331s] --------------------------------------------------------------
[10/29 15:50:22    331s] | Num insts resized                 |       0  |       0    |
[10/29 15:50:22    331s] | Num insts undone                  |       0  |       0    |
[10/29 15:50:22    331s] | Num insts Downsized               |       0  |       0    |
[10/29 15:50:22    331s] | Num insts Samesized               |       0  |       0    |
[10/29 15:50:22    331s] | Num insts Upsized                 |       0  |       0    |
[10/29 15:50:22    331s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 15:50:22    331s] --------------------------------------------------------------
[10/29 15:50:22    331s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:50:22    331s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:50:22    331s] **** End NDR-Layer Usage Statistics ****
[10/29 15:50:22    331s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:08.0) **
[10/29 15:50:22    331s] *** Starting refinePlace (0:05:31 mem=1619.8M) ***
[10/29 15:50:22    331s] Total net bbox length = 8.847e+05 (4.276e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:50:22    331s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:50:22    331s] Starting refinePlace ...
[10/29 15:50:22    331s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:50:22    331s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1619.8MB) @(0:05:31 - 0:05:31).
[10/29 15:50:22    331s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 15:50:22    331s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1619.8MB
[10/29 15:50:22    331s] Statistics of distance of Instance movement in refine placement:
[10/29 15:50:22    331s]   maximum (X+Y) =         0.00 um
[10/29 15:50:22    331s]   mean    (X+Y) =         0.00 um
[10/29 15:50:22    331s] Summary Report:
[10/29 15:50:22    331s] Instances move: 0 (out of 13554 movable)
[10/29 15:50:22    331s] Instances flipped: 0
[10/29 15:50:22    331s] Mean displacement: 0.00 um
[10/29 15:50:22    331s] Max displacement: 0.00 um 
[10/29 15:50:22    331s] Total instances moved : 0
[10/29 15:50:22    331s] Total net bbox length = 8.847e+05 (4.276e+05 4.571e+05) (ext = 1.289e+05)
[10/29 15:50:22    331s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1619.8MB
[10/29 15:50:22    331s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1619.8MB) @(0:05:31 - 0:05:31).
[10/29 15:50:22    331s] *** Finished refinePlace (0:05:31 mem=1619.8M) ***
[10/29 15:50:22    331s] *** maximum move = 0.00 um ***
[10/29 15:50:22    331s] *** Finished re-routing un-routed nets (1619.8M) ***
[10/29 15:50:22    331s] 
[10/29 15:50:22    331s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1619.8M) ***
[10/29 15:50:23    331s] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1431.16M, totSessionCpu=0:05:31).
[10/29 15:50:23    331s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=1431.2M
[10/29 15:50:23    331s] ### Creating LA Mngr, finished. totSessionCpu=0:05:32 mem=1431.2M
[10/29 15:50:23    331s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:50:23    331s] [PSP]     Started earlyGlobalRoute kernel
[10/29 15:50:23    331s] [PSP]     Initial Peak syMemory usage = 1431.2 MB
[10/29 15:50:23    331s] (I)       Reading DB...
[10/29 15:50:23    331s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:50:23    331s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:50:23    331s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:50:23    331s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:50:23    331s] (I)       before initializing RouteDB syMemory usage = 1434.2 MB
[10/29 15:50:23    331s] (I)       congestionReportName   : 
[10/29 15:50:23    331s] (I)       layerRangeFor2DCongestion : 
[10/29 15:50:23    331s] (I)       buildTerm2TermWires    : 1
[10/29 15:50:23    331s] (I)       doTrackAssignment      : 1
[10/29 15:50:23    331s] (I)       dumpBookshelfFiles     : 0
[10/29 15:50:23    331s] (I)       numThreads             : 1
[10/29 15:50:23    331s] (I)       bufferingAwareRouting  : false
[10/29 15:50:23    331s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 15:50:23    331s] (I)       honorPin               : false
[10/29 15:50:23    331s] (I)       honorPinGuide          : true
[10/29 15:50:23    331s] (I)       honorPartition         : false
[10/29 15:50:23    331s] (I)       allowPartitionCrossover: false
[10/29 15:50:23    331s] (I)       honorSingleEntry       : true
[10/29 15:50:23    331s] (I)       honorSingleEntryStrong : true
[10/29 15:50:23    331s] (I)       handleViaSpacingRule   : false
[10/29 15:50:23    331s] (I)       handleEolSpacingRule   : false
[10/29 15:50:23    331s] (I)       PDConstraint           : none
[10/29 15:50:23    331s] (I)       expBetterNDRHandling   : false
[10/29 15:50:23    331s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 15:50:23    331s] (I)       routingEffortLevel     : 3
[10/29 15:50:23    331s] (I)       effortLevel            : standard
[10/29 15:50:23    331s] [NR-eGR] minRouteLayer          : 2
[10/29 15:50:23    331s] [NR-eGR] maxRouteLayer          : 127
[10/29 15:50:23    331s] (I)       relaxedTopLayerCeiling : 127
[10/29 15:50:23    331s] (I)       relaxedBottomLayerFloor: 2
[10/29 15:50:23    331s] (I)       numRowsPerGCell        : 1
[10/29 15:50:23    331s] (I)       speedUpLargeDesign     : 0
[10/29 15:50:23    331s] (I)       multiThreadingTA       : 1
[10/29 15:50:23    331s] (I)       blkAwareLayerSwitching : 1
[10/29 15:50:23    331s] (I)       optimizationMode       : false
[10/29 15:50:23    331s] (I)       routeSecondPG          : false
[10/29 15:50:23    331s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 15:50:23    331s] (I)       detourLimitForLayerRelax: 0.00
[10/29 15:50:23    331s] (I)       punchThroughDistance   : 500.00
[10/29 15:50:23    331s] (I)       scenicBound            : 1.15
[10/29 15:50:23    331s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 15:50:23    331s] (I)       source-to-sink ratio   : 0.00
[10/29 15:50:23    331s] (I)       targetCongestionRatioH : 1.00
[10/29 15:50:23    331s] (I)       targetCongestionRatioV : 1.00
[10/29 15:50:23    331s] (I)       layerCongestionRatio   : 0.70
[10/29 15:50:23    331s] (I)       m1CongestionRatio      : 0.10
[10/29 15:50:23    331s] (I)       m2m3CongestionRatio    : 0.70
[10/29 15:50:23    331s] (I)       localRouteEffort       : 1.00
[10/29 15:50:23    331s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 15:50:23    331s] (I)       supplyScaleFactorH     : 1.00
[10/29 15:50:23    331s] (I)       supplyScaleFactorV     : 1.00
[10/29 15:50:23    331s] (I)       highlight3DOverflowFactor: 0.00
[10/29 15:50:23    331s] (I)       doubleCutViaModelingRatio: 0.00
[10/29 15:50:23    331s] (I)       routeVias              : 
[10/29 15:50:23    331s] (I)       readTROption           : true
[10/29 15:50:23    331s] (I)       extraSpacingFactor     : 1.00
[10/29 15:50:23    331s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 15:50:23    331s] (I)       routeSelectedNetsOnly  : false
[10/29 15:50:23    331s] (I)       clkNetUseMaxDemand     : false
[10/29 15:50:23    331s] (I)       extraDemandForClocks   : 0
[10/29 15:50:23    331s] (I)       steinerRemoveLayers    : false
[10/29 15:50:23    331s] (I)       demoteLayerScenicScale : 1.00
[10/29 15:50:23    331s] (I)       nonpreferLayerCostScale : 100.00
[10/29 15:50:23    331s] (I)       similarTopologyRoutingFast : false
[10/29 15:50:23    331s] (I)       spanningTreeRefinement : false
[10/29 15:50:23    331s] (I)       spanningTreeRefinementAlpha : 0.50
[10/29 15:50:23    331s] (I)       starting read tracks
[10/29 15:50:23    331s] (I)       build grid graph
[10/29 15:50:23    331s] (I)       build grid graph start
[10/29 15:50:23    331s] [NR-eGR] Layer1 has no routable track
[10/29 15:50:23    331s] [NR-eGR] Layer2 has single uniform track structure
[10/29 15:50:23    331s] [NR-eGR] Layer3 has single uniform track structure
[10/29 15:50:23    331s] [NR-eGR] Layer4 has single uniform track structure
[10/29 15:50:23    331s] (I)       build grid graph end
[10/29 15:50:23    331s] (I)       numViaLayers=4
[10/29 15:50:23    331s] (I)       Reading via V2 for layer: 0 
[10/29 15:50:23    331s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:50:23    331s] (I)       Reading via VL for layer: 2 
[10/29 15:50:23    331s] (I)       end build via table
[10/29 15:50:23    331s] [NR-eGR] numRoutingBlks=0 numInstBlks=3124 numPGBlocks=1585 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 15:50:23    331s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/29 15:50:23    331s] (I)       readDataFromPlaceDB
[10/29 15:50:23    331s] (I)       Read net information..
[10/29 15:50:23    331s] [NR-eGR] Read numTotalNets=15207  numIgnoredNets=0
[10/29 15:50:23    331s] (I)       Read testcase time = 0.010 seconds
[10/29 15:50:23    331s] 
[10/29 15:50:23    331s] (I)       read default dcut vias
[10/29 15:50:23    331s] (I)       Reading via V2 for layer: 0 
[10/29 15:50:23    331s] (I)       Reading via V3_cross for layer: 1 
[10/29 15:50:23    331s] (I)       Reading via VL for layer: 2 
[10/29 15:50:23    331s] (I)       build grid graph start
[10/29 15:50:23    331s] (I)       build grid graph end
[10/29 15:50:23    331s] (I)       Model blockage into capacity
[10/29 15:50:23    331s] (I)       Read numBlocks=11001  numPreroutedWires=0  numCapScreens=0
[10/29 15:50:23    331s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/29 15:50:23    331s] (I)       blocked area on Layer2 : 5385763971050  (51.94%)
[10/29 15:50:23    331s] (I)       blocked area on Layer3 : 5576273124050  (53.78%)
[10/29 15:50:23    331s] (I)       blocked area on Layer4 : 6231774053300  (60.10%)
[10/29 15:50:23    331s] (I)       Modeling time = 0.060 seconds
[10/29 15:50:23    331s] 
[10/29 15:50:23    331s] (I)       Number of ignored nets = 0
[10/29 15:50:23    331s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 15:50:23    331s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 15:50:23    331s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 15:50:23    331s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 15:50:23    331s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 15:50:23    331s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1440.6 MB
[10/29 15:50:23    331s] (I)       Ndr track 0 does not exist
[10/29 15:50:23    331s] (I)       Layer1  viaCost=300.00
[10/29 15:50:23    331s] (I)       Layer2  viaCost=100.00
[10/29 15:50:23    331s] (I)       Layer3  viaCost=200.00
[10/29 15:50:23    331s] (I)       ---------------------Grid Graph Info--------------------
[10/29 15:50:23    331s] (I)       routing area        :  (0, 0) - (3220000, 3220000)
[10/29 15:50:23    331s] (I)       core area           :  (350000, 350000) - (2870000, 2870000)
[10/29 15:50:23    331s] (I)       Site Width          :   560  (dbu)
[10/29 15:50:23    331s] (I)       Row Height          :  5600  (dbu)
[10/29 15:50:23    331s] (I)       GCell Width         :  5600  (dbu)
[10/29 15:50:23    331s] (I)       GCell Height        :  5600  (dbu)
[10/29 15:50:23    331s] (I)       grid                :   575   575     4
[10/29 15:50:23    331s] (I)       vertical capacity   :     0  5600     0  5600
[10/29 15:50:23    331s] (I)       horizontal capacity :     0     0  5600     0
[10/29 15:50:23    331s] (I)       Default wire width  :   230   280   280   440
[10/29 15:50:23    331s] (I)       Default wire space  :   230   280   280   460
[10/29 15:50:23    331s] (I)       Default pitch size  :   460   560   560  1120
[10/29 15:50:23    331s] (I)       First Track Coord   :     0   280   560  1400
[10/29 15:50:23    331s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[10/29 15:50:23    331s] (I)       Total num of tracks :     0  5750  5749  2874
[10/29 15:50:23    331s] (I)       Num of masks        :     1     1     1     1
[10/29 15:50:23    331s] (I)       Num of trim masks   :     0     0     0     0
[10/29 15:50:23    331s] (I)       --------------------------------------------------------
[10/29 15:50:23    331s] 
[10/29 15:50:23    331s] [NR-eGR] ============ Routing rule table ============
[10/29 15:50:23    331s] [NR-eGR] Rule id 0. Nets 15207 
[10/29 15:50:23    331s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 15:50:23    331s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[10/29 15:50:23    331s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:50:23    331s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[10/29 15:50:23    331s] [NR-eGR] ========================================
[10/29 15:50:23    331s] [NR-eGR] 
[10/29 15:50:23    331s] (I)       After initializing earlyGlobalRoute syMemory usage = 1461.4 MB
[10/29 15:50:23    331s] (I)       Loading and dumping file time : 0.15 seconds
[10/29 15:50:23    331s] (I)       ============= Initialization =============
[10/29 15:50:23    331s] (I)       totalPins=59028  totalGlobalPin=56641 (95.96%)
[10/29 15:50:23    331s] (I)       total 2D Cap : 5644569 = (2265616 H, 3378953 V)
[10/29 15:50:23    331s] [NR-eGR] Layer group 1: route 15207 net(s) in layer range [2, 4]
[10/29 15:50:23    331s] (I)       ============  Phase 1a Route ============
[10/29 15:50:23    331s] (I)       Phase 1a runs 0.03 seconds
[10/29 15:50:23    331s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 15:50:23    331s] (I)       Usage: 181798 = (88269 H, 93529 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] (I)       ============  Phase 1b Route ============
[10/29 15:50:23    331s] (I)       Phase 1b runs 0.01 seconds
[10/29 15:50:23    331s] (I)       Usage: 181803 = (88270 H, 93533 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018097e+06um
[10/29 15:50:23    331s] (I)       ============  Phase 1c Route ============
[10/29 15:50:23    331s] (I)       Level2 Grid: 115 x 115
[10/29 15:50:23    331s] (I)       Phase 1c runs 0.01 seconds
[10/29 15:50:23    331s] (I)       Usage: 181803 = (88270 H, 93533 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] (I)       ============  Phase 1d Route ============
[10/29 15:50:23    331s] (I)       Phase 1d runs 0.02 seconds
[10/29 15:50:23    331s] (I)       Usage: 181810 = (88271 H, 93539 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] (I)       ============  Phase 1e Route ============
[10/29 15:50:23    331s] (I)       Phase 1e runs 0.00 seconds
[10/29 15:50:23    331s] (I)       Usage: 181810 = (88271 H, 93539 V) = (3.90% H, 2.77% V) = (4.943e+05um H, 5.238e+05um V)
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018136e+06um
[10/29 15:50:23    331s] [NR-eGR] 
[10/29 15:50:23    331s] (I)       ============  Phase 1l Route ============
[10/29 15:50:23    331s] (I)       Phase 1l runs 0.02 seconds
[10/29 15:50:23    331s] (I)       
[10/29 15:50:23    331s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/29 15:50:23    331s] [NR-eGR]                OverCon         OverCon            
[10/29 15:50:23    331s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[10/29 15:50:23    331s] [NR-eGR] Layer              (1)             (4)    OverCon 
[10/29 15:50:23    331s] [NR-eGR] ---------------------------------------------------
[10/29 15:50:23    331s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:50:23    331s] [NR-eGR] Layer2       6( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:50:23    331s] [NR-eGR] Layer3      39( 0.02%)       2( 0.00%)   ( 0.02%) 
[10/29 15:50:23    331s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/29 15:50:23    331s] [NR-eGR] ---------------------------------------------------
[10/29 15:50:23    331s] [NR-eGR] Total       45( 0.01%)       2( 0.00%)   ( 0.01%) 
[10/29 15:50:23    331s] [NR-eGR] 
[10/29 15:50:23    331s] (I)       Total Global Routing Runtime: 0.21 seconds
[10/29 15:50:23    331s] (I)       total 2D Cap : 5645762 = (2266257 H, 3379505 V)
[10/29 15:50:23    331s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[10/29 15:50:23    331s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[10/29 15:50:23    332s] (I)       ============= track Assignment ============
[10/29 15:50:23    332s] (I)       extract Global 3D Wires
[10/29 15:50:23    332s] (I)       Extract Global WL : time=0.01
[10/29 15:50:23    332s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[10/29 15:50:23    332s] (I)       Initialization real time=0.00 seconds
[10/29 15:50:23    332s] (I)       Run Multi-thread track assignment
[10/29 15:50:23    332s] (I)       merging nets...
[10/29 15:50:23    332s] (I)       merging nets done
[10/29 15:50:23    332s] (I)       Kernel real time=0.17 seconds
[10/29 15:50:23    332s] (I)       End Greedy Track Assignment
[10/29 15:50:23    332s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:50:23    332s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 58824
[10/29 15:50:23    332s] [NR-eGR] Layer2(M2)(V) length: 4.761561e+05um, number of vias: 91744
[10/29 15:50:23    332s] [NR-eGR] Layer3(M3)(H) length: 5.046343e+05um, number of vias: 2051
[10/29 15:50:23    332s] [NR-eGR] Layer4(TOP_M)(V) length: 7.219072e+04um, number of vias: 0
[10/29 15:50:23    332s] [NR-eGR] Total length: 1.052981e+06um, number of vias: 152619
[10/29 15:50:23    332s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:50:23    332s] [NR-eGR] Total clock nets wire length: 2.083240e+04um 
[10/29 15:50:23    332s] [NR-eGR] --------------------------------------------------------------------------
[10/29 15:50:23    332s] [NR-eGR] End Peak syMemory usage = 1447.1 MB
[10/29 15:50:23    332s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.74 seconds
[10/29 15:50:23    332s] Extraction called for design 'ieee754' of instances=13942 and nets=16210 using extraction engine 'preRoute' .
[10/29 15:50:23    332s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:50:23    332s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:50:23    332s] PreRoute RC Extraction called for design ieee754.
[10/29 15:50:23    332s] RC Extraction called in multi-corner(1) mode.
[10/29 15:50:23    332s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:50:23    332s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:50:23    332s] RCMode: PreRoute
[10/29 15:50:23    332s]       RC Corner Indexes            0   
[10/29 15:50:23    332s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:50:23    332s] Resistance Scaling Factor    : 1.00000 
[10/29 15:50:23    332s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:50:23    332s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:50:23    332s] Shrink Factor                : 1.00000
[10/29 15:50:23    332s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:50:23    332s] Updating RC grid for preRoute extraction ...
[10/29 15:50:23    332s] Initializing multi-corner resistance tables ...
[10/29 15:50:23    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1447.090M)
[10/29 15:50:24    332s] Compute RC Scale Done ...
[10/29 15:50:24    332s] [hotspot] +------------+---------------+---------------+
[10/29 15:50:24    332s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:50:24    332s] [hotspot] +------------+---------------+---------------+
[10/29 15:50:24    332s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:50:24    332s] [hotspot] +------------+---------------+---------------+
[10/29 15:50:24    332s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:50:24    332s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:50:24    333s] #################################################################################
[10/29 15:50:24    333s] # Design Stage: PreRoute
[10/29 15:50:24    333s] # Design Name: ieee754
[10/29 15:50:24    333s] # Design Mode: 90nm
[10/29 15:50:24    333s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:50:24    333s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:50:24    333s] # Signoff Settings: SI Off 
[10/29 15:50:24    333s] #################################################################################
[10/29 15:50:24    333s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:50:24    333s] Calculate delays in BcWc mode...
[10/29 15:50:24    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 1502.3M, InitMEM = 1502.3M)
[10/29 15:50:24    333s] Start delay calculation (fullDC) (1 T). (MEM=1502.32)
[10/29 15:50:25    333s] End AAE Lib Interpolated Model. (MEM=1518.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:27    335s] Total number of fetched objects 15275
[10/29 15:50:27    335s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:27    335s] End delay calculation. (MEM=1518.66 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:50:27    335s] End delay calculation (fullDC). (MEM=1518.66 CPU=0:00:02.5 REAL=0:00:03.0)
[10/29 15:50:27    335s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1518.7M) ***
[10/29 15:50:27    336s] Begin: GigaOpt postEco DRV Optimization
[10/29 15:50:27    336s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 15:50:27    336s] Info: 102 io nets excluded
[10/29 15:50:27    336s] Info: 1 clock net  excluded from IPO operation.
[10/29 15:50:27    336s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 15:50:27    336s] ### Creating PhyDesignMc. totSessionCpu=0:05:36 mem=1518.7M
[10/29 15:50:27    336s] Core basic site is CoreSite
[10/29 15:50:27    336s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:50:27    336s] Mark StBox On SiteArr starts
[10/29 15:50:27    336s] Mark StBox On SiteArr ends
[10/29 15:50:27    336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1518.7MB).
[10/29 15:50:27    336s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:36 mem=1518.7M
[10/29 15:50:27    336s] 
[10/29 15:50:27    336s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[10/29 15:50:27    336s] ### Creating LA Mngr. totSessionCpu=0:05:36 mem=1518.7M
[10/29 15:50:27    336s] ### Creating LA Mngr, finished. totSessionCpu=0:05:36 mem=1518.7M
[10/29 15:50:29    337s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:50:29    337s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 15:50:29    337s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:50:29    337s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 15:50:29    337s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:50:29    337s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:50:29    337s] |    34|    34|    -2.22|    25|    25|    -0.13|     0|     0|     0|     0|    71.79|     0.00|       0|       0|       0|   5.87|          |         |
[10/29 15:50:29    337s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 15:50:29    337s] |    34|    34|    -2.22|    25|    25|    -0.13|     0|     0|     0|     0|    71.79|     0.00|       0|       0|       0|   5.87| 0:00:00.0|  1595.0M|
[10/29 15:50:29    337s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] ###############################################################################
[10/29 15:50:29    337s] #
[10/29 15:50:29    337s] #  Large fanout net report:  
[10/29 15:50:29    337s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/29 15:50:29    337s] #     - current density: 5.87
[10/29 15:50:29    337s] #
[10/29 15:50:29    337s] #  List of high fanout nets:
[10/29 15:50:29    337s] #
[10/29 15:50:29    337s] ###############################################################################
[10/29 15:50:29    337s] **** Begin NDR-Layer Usage Statistics ****
[10/29 15:50:29    337s] 0 Ndr or Layer constraints added by optimization 
[10/29 15:50:29    337s] **** End NDR-Layer Usage Statistics ****
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] =======================================================================
[10/29 15:50:29    337s]                 Reasons for remaining drv violations
[10/29 15:50:29    337s] =======================================================================
[10/29 15:50:29    337s] *info: Total 34 net(s) have violations which can't be fixed by DRV optimization.
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] MultiBuffering failure reasons
[10/29 15:50:29    337s] ------------------------------------------------
[10/29 15:50:29    337s] *info:    34 net(s): Could not be fixed because it is multi driver net.
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] SingleBuffering failure reasons
[10/29 15:50:29    337s] ------------------------------------------------
[10/29 15:50:29    337s] *info:    34 net(s): Could not be fixed because it is multi driver net.
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] Resizing failure reasons
[10/29 15:50:29    337s] ------------------------------------------------
[10/29 15:50:29    337s] *info:    34 net(s): Could not be fixed because instance couldn't be resized.
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1595.0M) ***
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] End: GigaOpt postEco DRV Optimization
[10/29 15:50:29    337s] **INFO: Flow update: Design timing is met.
[10/29 15:50:29    337s] **INFO: Flow update: Design timing is met.
[10/29 15:50:29    337s] **INFO: Flow update: Design timing is met.
[10/29 15:50:29    337s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/29 15:50:29    337s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=1575.9M
[10/29 15:50:29    337s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=1575.9M
[10/29 15:50:29    337s] Re-routed 0 nets
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] Active setup views:
[10/29 15:50:29    337s]  my_analysis_view_setup
[10/29 15:50:29    337s]   Dominating endpoints: 0
[10/29 15:50:29    337s]   Dominating TNS: -0.000
[10/29 15:50:29    337s] 
[10/29 15:50:29    337s] Extraction called for design 'ieee754' of instances=13942 and nets=16210 using extraction engine 'preRoute' .
[10/29 15:50:29    337s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:50:29    337s] Type 'man IMPEXT-3530' for more detail.
[10/29 15:50:29    337s] PreRoute RC Extraction called for design ieee754.
[10/29 15:50:29    337s] RC Extraction called in multi-corner(1) mode.
[10/29 15:50:29    337s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:50:29    337s] Type 'man IMPEXT-6197' for more detail.
[10/29 15:50:29    337s] RCMode: PreRoute
[10/29 15:50:29    337s]       RC Corner Indexes            0   
[10/29 15:50:29    337s] Capacitance Scaling Factor   : 1.00000 
[10/29 15:50:29    337s] Resistance Scaling Factor    : 1.00000 
[10/29 15:50:29    337s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 15:50:29    337s] Clock Res. Scaling Factor    : 1.00000 
[10/29 15:50:29    337s] Shrink Factor                : 1.00000
[10/29 15:50:29    337s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 15:50:29    337s] Initializing multi-corner resistance tables ...
[10/29 15:50:29    337s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1561.559M)
[10/29 15:50:29    337s] #################################################################################
[10/29 15:50:29    337s] # Design Stage: PreRoute
[10/29 15:50:29    337s] # Design Name: ieee754
[10/29 15:50:29    337s] # Design Mode: 90nm
[10/29 15:50:29    337s] # Analysis Mode: MMMC Non-OCV 
[10/29 15:50:29    337s] # Parasitics Mode: No SPEF/RCDB
[10/29 15:50:29    337s] # Signoff Settings: SI Off 
[10/29 15:50:29    337s] #################################################################################
[10/29 15:50:29    338s] AAE_INFO: 1 threads acquired from CTE.
[10/29 15:50:29    338s] Calculate delays in BcWc mode...
[10/29 15:50:29    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 1559.6M, InitMEM = 1559.6M)
[10/29 15:50:29    338s] Start delay calculation (fullDC) (1 T). (MEM=1559.56)
[10/29 15:50:30    338s] End AAE Lib Interpolated Model. (MEM=1575.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:32    340s] Total number of fetched objects 15275
[10/29 15:50:32    340s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:50:32    340s] End delay calculation. (MEM=1570.21 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:50:32    340s] End delay calculation (fullDC). (MEM=1570.21 CPU=0:00:02.5 REAL=0:00:03.0)
[10/29 15:50:32    340s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1570.2M) ***
[10/29 15:50:32    341s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:05:41 mem=1570.2M)
[10/29 15:50:32    341s] Reported timing to dir ./timingReports
[10/29 15:50:32    341s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1302.8M, totSessionCpu=0:05:41 **
[10/29 15:50:33    341s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.787  | 71.787  | 93.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1303.0M, totSessionCpu=0:05:42 **
[10/29 15:50:33    341s] Deleting Cell Server ...
[10/29 15:50:33    341s] Deleting Lib Analyzer.
[10/29 15:50:33    341s] *** Finished optDesign ***
[10/29 15:50:33    341s] 
[10/29 15:50:33    341s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.1 real=0:00:25.1)
[10/29 15:50:33    341s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:10.1 real=0:00:10.1)
[10/29 15:50:33    341s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[10/29 15:50:33    341s] Info: pop threads available for lower-level modules during optimization.
[10/29 15:50:33    341s] Info: Destroy the CCOpt slew target map.
[10/29 15:50:52    343s] <CMD> timeDesign -postCTS
[10/29 15:50:52    343s] Start to check current routing status for nets...
[10/29 15:50:52    343s] All nets are already routed correctly.
[10/29 15:50:52    343s] End to check current routing status for nets (mem=1394.8M)
[10/29 15:50:53    343s] Effort level <high> specified for reg2reg path_group
[10/29 15:50:54    345s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.787  | 71.787  | 93.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      7 (7)       |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 15:50:54    345s] Total CPU time: 1.16 sec
[10/29 15:50:54    345s] Total Real time: 2.0 sec
[10/29 15:50:54    345s] Total Memory Usage: 1394.804688 Mbytes
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[10/29 15:51:38    349s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/29 15:51:38    349s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[10/29 15:51:38    349s] <CMD> routeDesign -globalDetail
[10/29 15:51:38    349s] #% Begin routeDesign (date=10/29 15:51:38, mem=1248.5M)
[10/29 15:51:38    349s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.58 (MB), peak = 1396.14 (MB)
[10/29 15:51:38    349s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/29 15:51:38    349s] #my_rc_corner_worst has no qx tech file defined
[10/29 15:51:38    349s] #No active RC corner or QRC tech file is missing.
[10/29 15:51:38    349s] #**INFO: setDesignMode -flowEffort standard
[10/29 15:51:38    349s] #**INFO: mulit-cut via swapping is disabled by user.
[10/29 15:51:38    349s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/29 15:51:38    349s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/29 15:51:38    349s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/29 15:51:38    349s] Core basic site is CoreSite
[10/29 15:51:38    349s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:51:38    349s] Mark StBox On SiteArr starts
[10/29 15:51:38    349s] Mark StBox On SiteArr ends
[10/29 15:51:38    349s] Begin checking placement ... (start mem=1394.8M, init mem=1394.8M)
[10/29 15:51:38    349s] *info: Placed = 13554         
[10/29 15:51:38    349s] *info: Unplaced = 0           
[10/29 15:51:38    349s] Placement Density:5.87%(372779/6350400)
[10/29 15:51:38    349s] Placement Density (including fixed std cells):5.87%(372779/6350400)
[10/29 15:51:38    349s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1394.8M)
[10/29 15:51:38    349s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[10/29 15:51:38    349s] #**INFO: honoring user setting for routeWithSiDriven set to true
[10/29 15:51:38    349s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/29 15:51:38    349s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/29 15:51:38    349s] 
[10/29 15:51:38    349s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/29 15:51:38    349s] *** Changed status on (0) nets in Clock.
[10/29 15:51:38    349s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1394.8M) ***
[10/29 15:51:38    349s] % Begin globalDetailRoute (date=10/29 15:51:38, mem=1248.7M)
[10/29 15:51:38    349s] 
[10/29 15:51:38    349s] globalDetailRoute
[10/29 15:51:38    349s] 
[10/29 15:51:38    349s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/29 15:51:38    349s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/29 15:51:38    349s] #setNanoRouteMode -routeWithSiDriven true
[10/29 15:51:38    349s] #setNanoRouteMode -routeWithTimingDriven true
[10/29 15:51:38    349s] #Start globalDetailRoute on Sat Oct 29 15:51:38 2022
[10/29 15:51:38    349s] #
[10/29 15:51:38    349s] #Generating timing data, please wait...
[10/29 15:51:38    349s] #15313 total nets, 0 already routed, 0 will ignore in trialRoute
[10/29 15:51:38    349s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/29 15:51:38    349s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus4 is connected to ground net status[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:51:38    349s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus3 is connected to ground net status[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:51:38    349s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus2 is connected to ground net status[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:51:38    349s] **WARN: (IMPDB-2078):	Output pin CIN of instance Istatus1 is connected to ground net status[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[10/29 15:51:39    349s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 15:51:39    349s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 15:51:39    350s] #Dump tif for version 2.1
[10/29 15:51:40    350s] End AAE Lib Interpolated Model. (MEM=1426.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:51:42    352s] Total number of fetched objects 15275
[10/29 15:51:42    353s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 15:51:42    353s] End delay calculation. (MEM=1483.37 CPU=0:00:02.1 REAL=0:00:02.0)
[10/29 15:51:44    354s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/29 15:51:44    354s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1289.54 (MB), peak = 1396.14 (MB)
[10/29 15:51:44    354s] #Done generating timing data.
[10/29 15:51:44    355s] ### Net info: total nets: 16210
[10/29 15:51:44    355s] ### Net info: dirty nets: 0
[10/29 15:51:44    355s] ### Net info: marked as disconnected nets: 0
[10/29 15:51:44    355s] ### Net info: fully routed nets: 0
[10/29 15:51:44    355s] ### Net info: trivial (single pin) nets: 0
[10/29 15:51:44    355s] ### Net info: unrouted nets: 16210
[10/29 15:51:44    355s] ### Net info: re-extraction nets: 0
[10/29 15:51:44    355s] ### Net info: ignored nets: 0
[10/29 15:51:44    355s] ### Net info: skip routing nets: 0
[10/29 15:51:44    355s] ### import route signature (0) =  579267148
[10/29 15:51:44    355s] ### import violation signature (0) = 1905142130
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN clk in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[0] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[10] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[11] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[12] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[13] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[14] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[15] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[16] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[17] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[18] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[19] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[1] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[20] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[21] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[22] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[23] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[24] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[25] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (NRDB-733) PIN in1[26] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:51:44    355s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[10/29 15:51:44    355s] #To increase the message display limit, refer to the product command reference manual.
[10/29 15:51:44    355s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[10/29 15:51:44    355s] #Start reading timing information from file .timing_file_14106.tif.gz ...
[10/29 15:51:44    355s] #Read in timing information for 106 ports, 13660 instances from timing file .timing_file_14106.tif.gz.
[10/29 15:51:44    355s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[10/29 15:51:44    355s] #RTESIG:78da85904d0b824014455bf72b1eeac220ed5d7566986dd0b642aa6d188c1f200acef8ff
[10/29 15:51:44    355s] #       9b682bfab6f770b8f785d1eb52520095224b2c6bf1065d4b2880b3041af909eaeda3e739
[10/29 15:51:44    355s] #       d887d1edfec8218929ee06671a331d69b666226b9ceb86e6f047a402d5556f0dc59f71ec
[10/29 15:51:44    355s] #       1719ad9804a7927f4771dd8f955b04c1396fda804c52d0764d1b506cdde49365ae802637
[10/29 15:51:44    355s] #       cdabae42f985296f3713283665c2bf6bb3bd805a11edbebf947b2c
[10/29 15:51:44    355s] #
[10/29 15:51:44    355s] #RTESIG:78da85904d0b824014455bf72b1eeac220ed5d7566986dd0b642aa6d188c1f200acef8ff
[10/29 15:51:44    355s] #       9b682bfab6f770b8f785d1eb52520095224b2c6bf1065d4b2880b3041af909eaeda3e739
[10/29 15:51:44    355s] #       d887d1edfec8218929ee06671a331d69b666226b9ceb86e6f047a402d5556f0dc59f71ec
[10/29 15:51:44    355s] #       1719ad9804a7927f4771dd8f955b04c1396fda804c52d0764d1b506cdde49365ae802637
[10/29 15:51:44    355s] #       cdabae42f985296f3713283665c2bf6bb3bd805a11edbebf947b2c
[10/29 15:51:44    355s] #
[10/29 15:51:44    355s] #Start routing data preparation on Sat Oct 29 15:51:44 2022
[10/29 15:51:44    355s] #
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[10/29 15:51:44    355s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[10/29 15:51:44    355s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[10/29 15:51:45    355s] #Minimum voltage of a net in the design = 0.000.
[10/29 15:51:45    355s] #Maximum voltage of a net in the design = 1.980.
[10/29 15:51:45    355s] #Voltage range [0.000 - 0.000] has 6 nets.
[10/29 15:51:45    355s] #Voltage range [0.000 - 1.980] has 16204 nets.
[10/29 15:51:45    356s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[10/29 15:51:45    356s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:51:45    356s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:51:45    356s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[10/29 15:51:45    356s] #Regenerating Ggrids automatically.
[10/29 15:51:45    356s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[10/29 15:51:45    356s] #Using automatically generated G-grids.
[10/29 15:51:45    356s] #Done routing data preparation.
[10/29 15:51:45    356s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1259.17 (MB), peak = 1396.14 (MB)
[10/29 15:51:45    356s] #Merging special wires...
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Finished routing data preparation on Sat Oct 29 15:51:45 2022
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Cpu time = 00:00:01
[10/29 15:51:45    356s] #Elapsed time = 00:00:01
[10/29 15:51:45    356s] #Increased memory = 12.96 (MB)
[10/29 15:51:45    356s] #Total memory = 1259.58 (MB)
[10/29 15:51:45    356s] #Peak memory = 1396.14 (MB)
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Start global routing on Sat Oct 29 15:51:45 2022
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Number of eco nets is 0
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Start global routing data preparation on Sat Oct 29 15:51:45 2022
[10/29 15:51:45    356s] #
[10/29 15:51:45    356s] #Start routing resource analysis on Sat Oct 29 15:51:45 2022
[10/29 15:51:45    356s] #
[10/29 15:51:46    356s] #Routing resource analysis is done on Sat Oct 29 15:51:46 2022
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #  Resource Analysis:
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/29 15:51:46    356s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/29 15:51:46    356s] #  --------------------------------------------------------------
[10/29 15:51:46    356s] #  M1             H        4184        1565      146689    33.25%
[10/29 15:51:46    356s] #  M2             V        4252        1498      146689    28.36%
[10/29 15:51:46    356s] #  M3             H        4063        1686      146689    30.12%
[10/29 15:51:46    356s] #  TOP_M          V        2022         852      146689    30.52%
[10/29 15:51:46    356s] #  --------------------------------------------------------------
[10/29 15:51:46    356s] #  Total                  14522      28.06%      586756    30.56%
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #Global routing data preparation is done on Sat Oct 29 15:51:46 2022
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.21 (MB), peak = 1396.14 (MB)
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.80 (MB), peak = 1396.14 (MB)
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #start global routing iteration 1...
[10/29 15:51:46    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.41 (MB), peak = 1396.14 (MB)
[10/29 15:51:46    356s] #
[10/29 15:51:46    356s] #start global routing iteration 2...
[10/29 15:51:47    358s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1382.00 (MB), peak = 1396.14 (MB)
[10/29 15:51:47    358s] #
[10/29 15:51:47    358s] #start global routing iteration 3...
[10/29 15:51:50    360s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1391.05 (MB), peak = 1396.14 (MB)
[10/29 15:51:50    360s] #
[10/29 15:51:50    360s] #start global routing iteration 4...
[10/29 15:51:52    362s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1391.30 (MB), peak = 1396.14 (MB)
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Total number of trivial nets (e.g. < 2 pins) = 1003 (skipped).
[10/29 15:51:52    362s] #Total number of routable nets = 15207.
[10/29 15:51:52    362s] #Total number of nets in the design = 16210.
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #15207 routable nets have only global wires.
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Routed nets constraints summary:
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #        Rules   Unconstrained  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #      Default           15207  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #        Total           15207  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Routing constraints summary of the whole design:
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #        Rules   Unconstrained  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #      Default           15207  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #        Total           15207  
[10/29 15:51:52    362s] #-----------------------------
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #                 OverCon          
[10/29 15:51:52    362s] #                  #Gcell    %Gcell
[10/29 15:51:52    362s] #     Layer           (1)   OverCon
[10/29 15:51:52    362s] #  --------------------------------
[10/29 15:51:52    362s] #  M1            0(0.00%)   (0.00%)
[10/29 15:51:52    362s] #  M2            1(0.00%)   (0.00%)
[10/29 15:51:52    362s] #  M3            0(0.00%)   (0.00%)
[10/29 15:51:52    362s] #  TOP_M         0(0.00%)   (0.00%)
[10/29 15:51:52    362s] #  --------------------------------
[10/29 15:51:52    362s] #     Total      1(0.00%)   (0.00%)
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/29 15:51:52    362s] #  Overflow after GR: 0.00% H + 0.00% V
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] [hotspot] +------------+---------------+---------------+
[10/29 15:51:52    362s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 15:51:52    362s] [hotspot] +------------+---------------+---------------+
[10/29 15:51:52    362s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 15:51:52    362s] [hotspot] +------------+---------------+---------------+
[10/29 15:51:52    362s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 15:51:52    362s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 15:51:52    362s] #Complete Global Routing.
[10/29 15:51:52    362s] #Total wire length = 1032545 um.
[10/29 15:51:52    362s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:51:52    362s] #Total wire length on LAYER M1 = 3335 um.
[10/29 15:51:52    362s] #Total wire length on LAYER M2 = 410995 um.
[10/29 15:51:52    362s] #Total wire length on LAYER M3 = 483420 um.
[10/29 15:51:52    362s] #Total wire length on LAYER TOP_M = 134795 um.
[10/29 15:51:52    362s] #Total number of vias = 98285
[10/29 15:51:52    362s] #Up-Via Summary (total 98285):
[10/29 15:51:52    362s] #           
[10/29 15:51:52    362s] #-----------------------
[10/29 15:51:52    362s] # M1              57245
[10/29 15:51:52    362s] # M2              37446
[10/29 15:51:52    362s] # M3               3594
[10/29 15:51:52    362s] #-----------------------
[10/29 15:51:52    362s] #                 98285 
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Max overcon = 1 tracks.
[10/29 15:51:52    362s] #Total overcon = 0.00%.
[10/29 15:51:52    362s] #Worst layer Gcell overcon rate = 0.00%.
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Global routing statistics:
[10/29 15:51:52    362s] #Cpu time = 00:00:06
[10/29 15:51:52    362s] #Elapsed time = 00:00:06
[10/29 15:51:52    362s] #Increased memory = 132.08 (MB)
[10/29 15:51:52    362s] #Total memory = 1391.72 (MB)
[10/29 15:51:52    362s] #Peak memory = 1396.14 (MB)
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #Finished global routing on Sat Oct 29 15:51:52 2022
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] #
[10/29 15:51:52    362s] ### route signature (4) =  761253265
[10/29 15:51:52    362s] ### violation signature (3) = 1905142130
[10/29 15:51:52    362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.54 (MB), peak = 1396.14 (MB)
[10/29 15:51:52    362s] #Start Track Assignment.
[10/29 15:51:54    364s] #Done with 27642 horizontal wires in 3 hboxes and 30555 vertical wires in 3 hboxes.
[10/29 15:51:56    366s] #Done with 6826 horizontal wires in 3 hboxes and 6171 vertical wires in 3 hboxes.
[10/29 15:51:56    367s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[10/29 15:51:56    367s] #
[10/29 15:51:56    367s] #Track assignment summary:
[10/29 15:51:56    367s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/29 15:51:56    367s] #------------------------------------------------------------------------
[10/29 15:51:56    367s] # M1          3332.59 	  0.36%  	  0.00% 	  0.36%
[10/29 15:51:56    367s] # M2        407783.90 	  0.05%  	  0.00% 	  0.00%
[10/29 15:51:56    367s] # M3        477700.18 	  0.06%  	  0.00% 	  0.01%
[10/29 15:51:56    367s] # TOP_M     135147.61 	  0.01%  	  0.00% 	  0.00%
[10/29 15:51:56    367s] #------------------------------------------------------------------------
[10/29 15:51:56    367s] # All     1023964.28  	  0.05% 	  0.00% 	  0.00%
[10/29 15:51:56    367s] #Complete Track Assignment.
[10/29 15:51:56    367s] #Total wire length = 1078710 um.
[10/29 15:51:56    367s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:51:56    367s] #Total wire length on LAYER M1 = 41155 um.
[10/29 15:51:56    367s] #Total wire length on LAYER M2 = 407630 um.
[10/29 15:51:56    367s] #Total wire length on LAYER M3 = 494479 um.
[10/29 15:51:56    367s] #Total wire length on LAYER TOP_M = 135446 um.
[10/29 15:51:56    367s] #Total number of vias = 98285
[10/29 15:51:56    367s] #Up-Via Summary (total 98285):
[10/29 15:51:56    367s] #           
[10/29 15:51:56    367s] #-----------------------
[10/29 15:51:56    367s] # M1              57245
[10/29 15:51:56    367s] # M2              37446
[10/29 15:51:56    367s] # M3               3594
[10/29 15:51:56    367s] #-----------------------
[10/29 15:51:56    367s] #                 98285 
[10/29 15:51:56    367s] #
[10/29 15:51:56    367s] ### route signature (8) =  382090047
[10/29 15:51:56    367s] ### violation signature (7) = 1905142130
[10/29 15:51:56    367s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1301.43 (MB), peak = 1396.14 (MB)
[10/29 15:51:56    367s] #
[10/29 15:51:56    367s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 15:51:56    367s] #Cpu time = 00:00:12
[10/29 15:51:56    367s] #Elapsed time = 00:00:12
[10/29 15:51:56    367s] #Increased memory = 55.16 (MB)
[10/29 15:51:56    367s] #Total memory = 1301.66 (MB)
[10/29 15:51:56    367s] #Peak memory = 1396.14 (MB)
[10/29 15:51:56    367s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:51:56    367s] #
[10/29 15:51:56    367s] #Start Detail Routing..
[10/29 15:51:56    367s] #start initial detail routing ...
[10/29 15:51:57    367s] #   Improving pin accessing ...
[10/29 15:51:57    367s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1314.73 (MB), peak = 1396.14 (MB)
[10/29 15:52:13    383s] #    completing 20% with 1 violations
[10/29 15:52:13    383s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1333.70 (MB), peak = 1396.14 (MB)
[10/29 15:52:36    406s] #    completing 30% with 3 violations
[10/29 15:52:36    406s] #    cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1333.77 (MB), peak = 1396.14 (MB)
[10/29 15:52:54    424s] #    completing 40% with 3 violations
[10/29 15:52:54    424s] #    cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1336.58 (MB), peak = 1396.14 (MB)
[10/29 15:53:00    431s] #    completing 50% with 3 violations
[10/29 15:53:00    431s] #    cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1321.71 (MB), peak = 1396.14 (MB)
[10/29 15:53:01    431s] #    completing 60% with 3 violations
[10/29 15:53:01    431s] #    cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1316.75 (MB), peak = 1396.14 (MB)
[10/29 15:53:02    432s] #    completing 70% with 3 violations
[10/29 15:53:02    432s] #    cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1316.17 (MB), peak = 1396.14 (MB)
[10/29 15:53:02    433s] #    completing 80% with 3 violations
[10/29 15:53:02    433s] #    cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1315.78 (MB), peak = 1396.14 (MB)
[10/29 15:53:03    433s] #    completing 90% with 3 violations
[10/29 15:53:03    433s] #    cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1322.93 (MB), peak = 1396.14 (MB)
[10/29 15:53:03    434s] #    completing 100% with 3 violations
[10/29 15:53:03    434s] #    cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1327.11 (MB), peak = 1396.14 (MB)
[10/29 15:53:03    434s] #   number of violations = 3
[10/29 15:53:03    434s] #
[10/29 15:53:03    434s] #    By Layer and Type :
[10/29 15:53:03    434s] #	         MetSpc    Short   Totals
[10/29 15:53:03    434s] #	M1            1        0        1
[10/29 15:53:03    434s] #	M2            1        1        2
[10/29 15:53:03    434s] #	Totals        2        1        3
[10/29 15:53:03    434s] #cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1327.11 (MB), peak = 1396.14 (MB)
[10/29 15:53:03    434s] #start 1st optimization iteration ...
[10/29 15:53:04    434s] #   number of violations = 0
[10/29 15:53:04    434s] #    number of process antenna violations = 566
[10/29 15:53:04    434s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1321.14 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    434s] #start 2nd optimization iteration ...
[10/29 15:53:04    435s] #   number of violations = 0
[10/29 15:53:04    435s] #    number of process antenna violations = 58
[10/29 15:53:04    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.26 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    435s] #start 3rd optimization iteration ...
[10/29 15:53:04    435s] #   number of violations = 0
[10/29 15:53:04    435s] #    number of process antenna violations = 42
[10/29 15:53:04    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.26 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    435s] #start 4th optimization iteration ...
[10/29 15:53:04    435s] #   number of violations = 0
[10/29 15:53:04    435s] #    number of process antenna violations = 42
[10/29 15:53:04    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.26 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    435s] #start 5th optimization iteration ...
[10/29 15:53:04    435s] #   number of violations = 0
[10/29 15:53:04    435s] #    number of process antenna violations = 42
[10/29 15:53:04    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.26 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    435s] #start 6th optimization iteration ...
[10/29 15:53:04    435s] #   number of violations = 0
[10/29 15:53:04    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.26 (MB), peak = 1396.14 (MB)
[10/29 15:53:04    435s] #Complete Detail Routing.
[10/29 15:53:04    435s] #Total wire length = 1086687 um.
[10/29 15:53:04    435s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:53:04    435s] #Total wire length on LAYER M1 = 72225 um.
[10/29 15:53:04    435s] #Total wire length on LAYER M2 = 447723 um.
[10/29 15:53:04    435s] #Total wire length on LAYER M3 = 443407 um.
[10/29 15:53:04    435s] #Total wire length on LAYER TOP_M = 123332 um.
[10/29 15:53:04    435s] #Total number of vias = 104963
[10/29 15:53:04    435s] #Up-Via Summary (total 104963):
[10/29 15:53:04    435s] #           
[10/29 15:53:04    435s] #-----------------------
[10/29 15:53:04    435s] # M1              60358
[10/29 15:53:04    435s] # M2              41189
[10/29 15:53:04    435s] # M3               3416
[10/29 15:53:04    435s] #-----------------------
[10/29 15:53:04    435s] #                104963 
[10/29 15:53:04    435s] #
[10/29 15:53:04    435s] #Total number of DRC violations = 0
[10/29 15:53:04    435s] ### route signature (17) =  824861423
[10/29 15:53:04    435s] ### violation signature (16) = 1905142130
[10/29 15:53:04    435s] #Cpu time = 00:01:08
[10/29 15:53:04    435s] #Elapsed time = 00:01:08
[10/29 15:53:04    435s] #Increased memory = -0.48 (MB)
[10/29 15:53:04    435s] #Total memory = 1301.18 (MB)
[10/29 15:53:04    435s] #Peak memory = 1396.14 (MB)
[10/29 15:53:04    435s] #
[10/29 15:53:04    435s] #start routing for process antenna violation fix ...
[10/29 15:53:04    435s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:53:05    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.05 (MB), peak = 1396.14 (MB)
[10/29 15:53:05    435s] #
[10/29 15:53:05    435s] #Total wire length = 1086715 um.
[10/29 15:53:05    435s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M1 = 72225 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M2 = 447708 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M3 = 443417 um.
[10/29 15:53:05    435s] #Total wire length on LAYER TOP_M = 123366 um.
[10/29 15:53:05    435s] #Total number of vias = 105023
[10/29 15:53:05    435s] #Up-Via Summary (total 105023):
[10/29 15:53:05    435s] #           
[10/29 15:53:05    435s] #-----------------------
[10/29 15:53:05    435s] # M1              60358
[10/29 15:53:05    435s] # M2              41223
[10/29 15:53:05    435s] # M3               3442
[10/29 15:53:05    435s] #-----------------------
[10/29 15:53:05    435s] #                105023 
[10/29 15:53:05    435s] #
[10/29 15:53:05    435s] #Total number of DRC violations = 0
[10/29 15:53:05    435s] #Total number of net violated process antenna rule = 0
[10/29 15:53:05    435s] #
[10/29 15:53:05    435s] ### route signature (20) = 1137666442
[10/29 15:53:05    435s] ### violation signature (19) = 1905142130
[10/29 15:53:05    435s] #
[10/29 15:53:05    435s] #Total wire length = 1086715 um.
[10/29 15:53:05    435s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M1 = 72225 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M2 = 447708 um.
[10/29 15:53:05    435s] #Total wire length on LAYER M3 = 443417 um.
[10/29 15:53:05    435s] #Total wire length on LAYER TOP_M = 123366 um.
[10/29 15:53:05    435s] #Total number of vias = 105023
[10/29 15:53:05    435s] #Up-Via Summary (total 105023):
[10/29 15:53:05    435s] #           
[10/29 15:53:05    435s] #-----------------------
[10/29 15:53:05    435s] # M1              60358
[10/29 15:53:05    435s] # M2              41223
[10/29 15:53:05    435s] # M3               3442
[10/29 15:53:05    435s] #-----------------------
[10/29 15:53:05    435s] #                105023 
[10/29 15:53:05    435s] #
[10/29 15:53:05    435s] #Total number of DRC violations = 0
[10/29 15:53:05    435s] #Total number of net violated process antenna rule = 0
[10/29 15:53:05    435s] #
[10/29 15:53:05    436s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:53:05    436s] #
[10/29 15:53:05    436s] #Start Post Route wire spreading..
[10/29 15:53:05    436s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:53:06    436s] #
[10/29 15:53:06    436s] #Start DRC checking..
[10/29 15:53:13    444s] #   number of violations = 0
[10/29 15:53:13    444s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1314.43 (MB), peak = 1396.14 (MB)
[10/29 15:53:13    444s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:53:13    444s] #Total number of DRC violations = 0
[10/29 15:53:13    444s] #Total number of net violated process antenna rule = 0
[10/29 15:53:13    444s] ### route signature (26) =  288049235
[10/29 15:53:13    444s] ### violation signature (25) = 1905142130
[10/29 15:53:13    444s] #
[10/29 15:53:13    444s] #Start data preparation for wire spreading...
[10/29 15:53:13    444s] #
[10/29 15:53:13    444s] #Data preparation is done on Sat Oct 29 15:53:13 2022
[10/29 15:53:13    444s] #
[10/29 15:53:13    444s] #
[10/29 15:53:13    444s] #Start Post Route Wire Spread.
[10/29 15:53:15    445s] #Done with 7377 horizontal wires in 6 hboxes and 7381 vertical wires in 6 hboxes.
[10/29 15:53:15    445s] #Complete Post Route Wire Spread.
[10/29 15:53:15    445s] #
[10/29 15:53:15    445s] #Total wire length = 1101303 um.
[10/29 15:53:15    445s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:53:15    445s] #Total wire length on LAYER M1 = 72547 um.
[10/29 15:53:15    445s] #Total wire length on LAYER M2 = 452718 um.
[10/29 15:53:15    445s] #Total wire length on LAYER M3 = 450503 um.
[10/29 15:53:15    445s] #Total wire length on LAYER TOP_M = 125537 um.
[10/29 15:53:15    445s] #Total number of vias = 105023
[10/29 15:53:15    445s] #Up-Via Summary (total 105023):
[10/29 15:53:15    445s] #           
[10/29 15:53:15    445s] #-----------------------
[10/29 15:53:15    445s] # M1              60358
[10/29 15:53:15    445s] # M2              41223
[10/29 15:53:15    445s] # M3               3442
[10/29 15:53:15    445s] #-----------------------
[10/29 15:53:15    445s] #                105023 
[10/29 15:53:15    445s] #
[10/29 15:53:15    445s] ### route signature (29) = 1656213314
[10/29 15:53:15    445s] ### violation signature (28) = 1905142130
[10/29 15:53:15    446s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:53:15    446s] #
[10/29 15:53:15    446s] #Start DRC checking..
[10/29 15:53:23    454s] #   number of violations = 0
[10/29 15:53:23    454s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1325.45 (MB), peak = 1396.14 (MB)
[10/29 15:53:23    454s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:53:23    454s] #Total number of DRC violations = 0
[10/29 15:53:23    454s] #Total number of net violated process antenna rule = 0
[10/29 15:53:23    454s] ### route signature (34) =  591391612
[10/29 15:53:23    454s] ### violation signature (33) = 1905142130
[10/29 15:53:24    454s] #   number of violations = 0
[10/29 15:53:24    454s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1310.33 (MB), peak = 1396.14 (MB)
[10/29 15:53:24    454s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:53:24    454s] #Total number of DRC violations = 0
[10/29 15:53:24    454s] #Total number of net violated process antenna rule = 0
[10/29 15:53:24    454s] #Post Route wire spread is done.
[10/29 15:53:24    454s] #Total wire length = 1101303 um.
[10/29 15:53:24    454s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:53:24    454s] #Total wire length on LAYER M1 = 72547 um.
[10/29 15:53:24    454s] #Total wire length on LAYER M2 = 452718 um.
[10/29 15:53:24    454s] #Total wire length on LAYER M3 = 450503 um.
[10/29 15:53:24    454s] #Total wire length on LAYER TOP_M = 125537 um.
[10/29 15:53:24    454s] #Total number of vias = 105023
[10/29 15:53:24    454s] #Up-Via Summary (total 105023):
[10/29 15:53:24    454s] #           
[10/29 15:53:24    454s] #-----------------------
[10/29 15:53:24    454s] # M1              60358
[10/29 15:53:24    454s] # M2              41223
[10/29 15:53:24    454s] # M3               3442
[10/29 15:53:24    454s] #-----------------------
[10/29 15:53:24    454s] #                105023 
[10/29 15:53:24    454s] #
[10/29 15:53:24    454s] ### route signature (36) =  591391612
[10/29 15:53:24    454s] ### violation signature (35) = 1905142130
[10/29 15:53:24    454s] #detailRoute Statistics:
[10/29 15:53:24    454s] #Cpu time = 00:01:27
[10/29 15:53:24    454s] #Elapsed time = 00:01:27
[10/29 15:53:24    454s] #Increased memory = 7.70 (MB)
[10/29 15:53:24    454s] #Total memory = 1309.37 (MB)
[10/29 15:53:24    454s] #Peak memory = 1396.14 (MB)
[10/29 15:53:24    454s] ### export route signature (37) =  591391612
[10/29 15:53:24    455s] ### export violation signature (36) = 1905142130
[10/29 15:53:24    455s] #
[10/29 15:53:24    455s] #globalDetailRoute statistics:
[10/29 15:53:24    455s] #Cpu time = 00:01:46
[10/29 15:53:24    455s] #Elapsed time = 00:01:46
[10/29 15:53:24    455s] #Increased memory = 42.89 (MB)
[10/29 15:53:24    455s] #Total memory = 1291.55 (MB)
[10/29 15:53:24    455s] #Peak memory = 1396.14 (MB)
[10/29 15:53:24    455s] #Number of warnings = 34
[10/29 15:53:24    455s] #Total number of warnings = 36
[10/29 15:53:24    455s] #Number of fails = 0
[10/29 15:53:24    455s] #Total number of fails = 0
[10/29 15:53:24    455s] #Complete globalDetailRoute on Sat Oct 29 15:53:24 2022
[10/29 15:53:24    455s] #
[10/29 15:53:24    455s] % End globalDetailRoute (date=10/29 15:53:24, total cpu=0:01:46, real=0:01:46, peak res=1391.3M, current mem=1291.6M)
[10/29 15:53:24    455s] #routeDesign: cpu time = 00:01:46, elapsed time = 00:01:46, memory = 1291.58 (MB), peak = 1396.14 (MB)
[10/29 15:53:24    455s] 
[10/29 15:53:24    455s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:53:24    455s] Severity  ID               Count  Summary                                  
[10/29 15:53:24    455s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/29 15:53:24    455s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/29 15:53:24    455s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[10/29 15:53:24    455s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/29 15:53:24    455s] WARNING   IMPDB-2078           4  Output pin %s of instance %s is connecte...
[10/29 15:53:24    455s] *** Message Summary: 8 warning(s), 0 error(s)
[10/29 15:53:24    455s] 
[10/29 15:53:24    455s] ### 
[10/29 15:53:24    455s] ###   Scalability Statistics
[10/29 15:53:24    455s] ### 
[10/29 15:53:24    455s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:53:24    455s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/29 15:53:24    455s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:53:24    455s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/29 15:53:24    455s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/29 15:53:24    455s] ###   Timing Data Generation        |        00:00:05|        00:00:05|             1.0|
[10/29 15:53:24    455s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[10/29 15:53:24    455s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/29 15:53:24    455s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/29 15:53:24    455s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[10/29 15:53:24    455s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[10/29 15:53:24    455s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[10/29 15:53:24    455s] ###   Detail Routing                |        00:01:08|        00:01:08|             1.0|
[10/29 15:53:24    455s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[10/29 15:53:24    455s] ###   Entire Command                |        00:01:46|        00:01:46|             1.0|
[10/29 15:53:24    455s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:53:24    455s] ### 
[10/29 15:53:24    455s] #% End routeDesign (date=10/29 15:53:24, total cpu=0:01:46, real=0:01:46, peak res=1391.3M, current mem=1291.6M)
[10/29 15:53:24    455s] <CMD> setEndCapMode -reset
[10/29 15:53:24    455s] <CMD> setEndCapMode -boundary_tap false
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
[10/29 15:53:24    455s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {dl04d1 bufbd7 buffd2 dl03d1 bufbdf buffda dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 buffd3 bufbda bufbdk buffd4 dl04d4 dl02d4 bufbd4 dl01d2 bufbd3 bufbd1 dl01d1 buffd7 bufbd2 buffd1 dl03d2 inv0d2 invbda inv0da invbdk inv0d1 inv0d7 invbd4 invbd2 inv0d0 invbd7 invbdf inv0d4} -maxAllowedDelay 1
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName adiode
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 5
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/29 15:53:24    455s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/29 15:53:28    455s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[10/29 15:53:51    457s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[10/29 15:53:51    457s] #% Begin routeDesign (date=10/29 15:53:51, mem=1291.6M)
[10/29 15:53:51    457s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1291.61 (MB), peak = 1396.14 (MB)
[10/29 15:53:51    457s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/29 15:53:51    457s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[10/29 15:53:51    457s] #my_rc_corner_worst has no qx tech file defined
[10/29 15:53:51    457s] #No active RC corner or QRC tech file is missing.
[10/29 15:53:51    457s] #**INFO: setDesignMode -flowEffort standard
[10/29 15:53:51    457s] #**INFO: mulit-cut via swapping is disabled by user.
[10/29 15:53:51    457s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/29 15:53:51    457s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/29 15:53:51    457s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/29 15:53:51    457s] Core basic site is CoreSite
[10/29 15:53:51    457s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 15:53:51    457s] Mark StBox On SiteArr starts
[10/29 15:53:51    457s] Mark StBox On SiteArr ends
[10/29 15:53:51    457s] Begin checking placement ... (start mem=1493.3M, init mem=1493.3M)
[10/29 15:53:51    457s] *info: Placed = 13554         
[10/29 15:53:51    457s] *info: Unplaced = 0           
[10/29 15:53:51    457s] Placement Density:5.87%(372779/6350400)
[10/29 15:53:51    457s] Placement Density (including fixed std cells):5.87%(372779/6350400)
[10/29 15:53:51    457s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1493.3M)
[10/29 15:53:51    457s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[10/29 15:53:51    457s] #**INFO: honoring user setting for routeWithSiDriven set to true
[10/29 15:53:51    457s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/29 15:53:51    457s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/29 15:53:51    457s] 
[10/29 15:53:51    457s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/29 15:53:51    457s] *** Changed status on (0) nets in Clock.
[10/29 15:53:51    457s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1493.3M) ***
[10/29 15:53:51    457s] % Begin globalDetailRoute (date=10/29 15:53:51, mem=1299.3M)
[10/29 15:53:51    457s] 
[10/29 15:53:51    457s] globalDetailRoute
[10/29 15:53:51    457s] 
[10/29 15:53:51    457s] #setNanoRouteMode -routeAntennaCellName "adiode"
[10/29 15:53:51    457s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/29 15:53:51    457s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/29 15:53:51    457s] #setNanoRouteMode -routeWithSiDriven true
[10/29 15:53:51    457s] #setNanoRouteMode -routeWithTimingDriven true
[10/29 15:53:51    457s] #Start globalDetailRoute on Sat Oct 29 15:53:51 2022
[10/29 15:53:51    457s] #
[10/29 15:53:51    458s] #Warning: design is detail-routed. Trial route is skipped!
[10/29 15:53:51    458s] Updating RC grid for preRoute extraction ...
[10/29 15:53:51    458s] Initializing multi-corner resistance tables ...
[10/29 15:53:51    458s] ### Net info: total nets: 16210
[10/29 15:53:51    458s] ### Net info: dirty nets: 0
[10/29 15:53:51    458s] ### Net info: marked as disconnected nets: 0
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET status[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET status[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[8] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[15] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[16] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (NRIG-44) Imported NET out[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:53:52    458s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[10/29 15:53:52    458s] #To increase the message display limit, refer to the product command reference manual.
[10/29 15:53:52    458s] ### Net info: fully routed nets: 15105
[10/29 15:53:52    458s] ### Net info: trivial (single pin) nets: 0
[10/29 15:53:52    458s] ### Net info: unrouted nets: 1003
[10/29 15:53:52    458s] ### Net info: re-extraction nets: 102
[10/29 15:53:52    458s] ### Net info: ignored nets: 0
[10/29 15:53:52    458s] ### Net info: skip routing nets: 0
[10/29 15:53:52    458s] ### import route signature (38) = 1298036542
[10/29 15:53:52    458s] ### import violation signature (37) = 1905142130
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN clk in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[0] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[10] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[11] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[12] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[13] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[14] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[15] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[16] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[17] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[18] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[19] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[1] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[20] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[21] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[22] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[23] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[24] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[25] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (NRDB-733) PIN in1[26] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:53:52    458s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[10/29 15:53:52    458s] #To increase the message display limit, refer to the product command reference manual.
[10/29 15:53:52    458s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[10/29 15:53:52    458s] #Start reading timing information from file .timing_file_14106.tif.gz ...
[10/29 15:53:52    458s] #Read in timing information for 106 ports, 13660 instances from timing file .timing_file_14106.tif.gz.
[10/29 15:53:52    458s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[10/29 15:53:52    458s] #RTESIG:78da8590cb0e823010455dfb1593c20213c15ea034dd9ab85543d42dc1501e09a1092dff
[10/29 15:53:52    458s] #       2fc62dc26cefc99999ebf9af4b4e0c32421c5aae4401bae690008f43282427c8628e9e67
[10/29 15:53:52    458s] #       b6f7fcdbfd9120234e413738dde8f14893d52359ed5c3734871f9249505df65653f036a6
[10/29 15:53:52    458s] #       5f6494e4247894f1ef5050f7a6748b2078c2376d00526265d5994a330aac1be7ec0f1967
[10/29 15:53:52    458s] #       c4daae6937b8148adc38ad6e4d0548ac7701315fb6e51173a79b2f0ac815d1ee03264687
[10/29 15:53:52    458s] #       ba
[10/29 15:53:52    458s] #
[10/29 15:53:52    458s] #RTESIG:78da8590cb0e823010455dfb1593c20213c15ea034dd9ab85543d42dc1501e09a1092dff
[10/29 15:53:52    458s] #       2fc62dc26cefc99999ebf9af4b4e0c32421c5aae4401bae690008f43282427c8628e9e67
[10/29 15:53:52    458s] #       b6f7fcdbfd9120234e413738dde8f14893d52359ed5c3734871f9249505df65653f036a6
[10/29 15:53:52    458s] #       5f6494e4247894f1ef5050f7a6748b2078c2376d00526265d5994a330aac1be7ec0f1967
[10/29 15:53:52    458s] #       c4daae6937b8148adc38ad6e4d0548ac7701315fb6e51173a79b2f0ac815d1ee03264687
[10/29 15:53:52    458s] #       ba
[10/29 15:53:52    458s] #
[10/29 15:53:52    458s] #Start routing data preparation on Sat Oct 29 15:53:52 2022
[10/29 15:53:52    458s] #
[10/29 15:53:52    458s] #Minimum voltage of a net in the design = 0.000.
[10/29 15:53:52    458s] #Maximum voltage of a net in the design = 1.980.
[10/29 15:53:52    458s] #Voltage range [0.000 - 0.000] has 6 nets.
[10/29 15:53:52    458s] #Voltage range [0.000 - 1.980] has 16204 nets.
[10/29 15:53:52    459s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[10/29 15:53:52    459s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:53:52    459s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:53:52    459s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[10/29 15:53:53    459s] #Regenerating Ggrids automatically.
[10/29 15:53:53    459s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[10/29 15:53:53    459s] #Using automatically generated G-grids.
[10/29 15:53:53    459s] #Done routing data preparation.
[10/29 15:53:53    459s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1295.65 (MB), peak = 1396.14 (MB)
[10/29 15:53:53    459s] #Merging special wires...
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #Connectivity extraction summary:
[10/29 15:53:53    459s] #102 routed nets are extracted.
[10/29 15:53:53    459s] #15105 routed net(s) are imported.
[10/29 15:53:53    459s] #1003 nets are fixed|skipped|trivial (not extracted).
[10/29 15:53:53    459s] #Total number of nets = 16210.
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #Finished routing data preparation on Sat Oct 29 15:53:53 2022
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #Cpu time = 00:00:01
[10/29 15:53:53    459s] #Elapsed time = 00:00:01
[10/29 15:53:53    459s] #Increased memory = 6.26 (MB)
[10/29 15:53:53    459s] #Total memory = 1297.41 (MB)
[10/29 15:53:53    459s] #Peak memory = 1396.14 (MB)
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #Start global routing on Sat Oct 29 15:53:53 2022
[10/29 15:53:53    459s] #
[10/29 15:53:53    459s] #WARNING (NRGR-22) Design is already detail routed.
[10/29 15:53:53    459s] ### route signature (41) = 1580574773
[10/29 15:53:53    459s] ### violation signature (40) = 1905142130
[10/29 15:53:53    459s] ### route signature (44) =  357600096
[10/29 15:53:53    459s] ### violation signature (43) = 1905142130
[10/29 15:53:53    459s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 15:53:53    459s] #Cpu time = 00:00:01
[10/29 15:53:53    459s] #Elapsed time = 00:00:01
[10/29 15:53:53    459s] #Increased memory = 6.60 (MB)
[10/29 15:53:53    459s] #Total memory = 1297.66 (MB)
[10/29 15:53:53    459s] #Peak memory = 1396.14 (MB)
[10/29 15:53:53    460s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:53:53    460s] #
[10/29 15:53:53    460s] #Start Detail Routing..
[10/29 15:53:53    460s] #start initial detail routing ...
[10/29 15:53:54    460s] #   Improving pin accessing ...
[10/29 15:53:54    460s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.50 (MB), peak = 1396.14 (MB)
[10/29 15:53:58    464s] #   Improving pin accessing ...
[10/29 15:53:58    464s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1340.54 (MB), peak = 1396.14 (MB)
[10/29 15:54:03    469s] #   Improving pin accessing ...
[10/29 15:54:03    469s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1340.64 (MB), peak = 1396.14 (MB)
[10/29 15:54:07    473s] #   Improving pin accessing ...
[10/29 15:54:07    473s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1342.62 (MB), peak = 1396.14 (MB)
[10/29 15:54:08    475s] #   Improving pin accessing ...
[10/29 15:54:08    475s] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1340.32 (MB), peak = 1396.14 (MB)
[10/29 15:54:09    475s] #   Improving pin accessing ...
[10/29 15:54:09    475s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1334.41 (MB), peak = 1396.14 (MB)
[10/29 15:54:10    476s] #   Improving pin accessing ...
[10/29 15:54:10    476s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1329.16 (MB), peak = 1396.14 (MB)
[10/29 15:54:10    477s] #   Improving pin accessing ...
[10/29 15:54:10    477s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1325.73 (MB), peak = 1396.14 (MB)
[10/29 15:54:11    477s] #   Improving pin accessing ...
[10/29 15:54:11    477s] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1329.42 (MB), peak = 1396.14 (MB)
[10/29 15:54:11    477s] #   Improving pin accessing ...
[10/29 15:54:11    477s] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1333.70 (MB), peak = 1396.14 (MB)
[10/29 15:54:11    477s] #   number of violations = 0
[10/29 15:54:11    477s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1333.84 (MB), peak = 1396.14 (MB)
[10/29 15:54:11    478s] #start 1st optimization iteration ...
[10/29 15:54:12    478s] #   number of violations = 0
[10/29 15:54:12    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.87 (MB), peak = 1396.14 (MB)
[10/29 15:54:12    478s] #Complete Detail Routing.
[10/29 15:54:12    478s] #Total wire length = 1101303 um.
[10/29 15:54:12    478s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M1 = 72547 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M2 = 452718 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M3 = 450503 um.
[10/29 15:54:12    478s] #Total wire length on LAYER TOP_M = 125537 um.
[10/29 15:54:12    478s] #Total number of vias = 105023
[10/29 15:54:12    478s] #Up-Via Summary (total 105023):
[10/29 15:54:12    478s] #           
[10/29 15:54:12    478s] #-----------------------
[10/29 15:54:12    478s] # M1              60358
[10/29 15:54:12    478s] # M2              41223
[10/29 15:54:12    478s] # M3               3442
[10/29 15:54:12    478s] #-----------------------
[10/29 15:54:12    478s] #                105023 
[10/29 15:54:12    478s] #
[10/29 15:54:12    478s] #Total number of DRC violations = 0
[10/29 15:54:12    478s] ### route signature (49) = 1640053757
[10/29 15:54:12    478s] ### violation signature (48) = 1905142130
[10/29 15:54:12    478s] #Cpu time = 00:00:19
[10/29 15:54:12    478s] #Elapsed time = 00:00:19
[10/29 15:54:12    478s] #Increased memory = 12.22 (MB)
[10/29 15:54:12    478s] #Total memory = 1309.88 (MB)
[10/29 15:54:12    478s] #Peak memory = 1396.14 (MB)
[10/29 15:54:12    478s] #
[10/29 15:54:12    478s] #start routing for process antenna violation fix ...
[10/29 15:54:12    478s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:12    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.68 (MB), peak = 1396.14 (MB)
[10/29 15:54:12    478s] #
[10/29 15:54:12    478s] #Total wire length = 1101303 um.
[10/29 15:54:12    478s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M1 = 72547 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M2 = 452718 um.
[10/29 15:54:12    478s] #Total wire length on LAYER M3 = 450503 um.
[10/29 15:54:12    478s] #Total wire length on LAYER TOP_M = 125537 um.
[10/29 15:54:12    478s] #Total number of vias = 105023
[10/29 15:54:12    478s] #Up-Via Summary (total 105023):
[10/29 15:54:12    478s] #           
[10/29 15:54:12    478s] #-----------------------
[10/29 15:54:12    478s] # M1              60358
[10/29 15:54:12    478s] # M2              41223
[10/29 15:54:12    478s] # M3               3442
[10/29 15:54:12    478s] #-----------------------
[10/29 15:54:12    478s] #                105023 
[10/29 15:54:12    478s] #
[10/29 15:54:12    478s] #Total number of DRC violations = 0
[10/29 15:54:12    478s] #Total number of net violated process antenna rule = 0
[10/29 15:54:12    478s] #
[10/29 15:54:12    478s] ### route signature (52) = 1640053757
[10/29 15:54:12    478s] ### violation signature (51) = 1905142130
[10/29 15:54:12    479s] #
[10/29 15:54:12    479s] #Total wire length = 1101303 um.
[10/29 15:54:12    479s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:12    479s] #Total wire length on LAYER M1 = 72547 um.
[10/29 15:54:12    479s] #Total wire length on LAYER M2 = 452718 um.
[10/29 15:54:12    479s] #Total wire length on LAYER M3 = 450503 um.
[10/29 15:54:12    479s] #Total wire length on LAYER TOP_M = 125537 um.
[10/29 15:54:12    479s] #Total number of vias = 105023
[10/29 15:54:12    479s] #Up-Via Summary (total 105023):
[10/29 15:54:12    479s] #           
[10/29 15:54:12    479s] #-----------------------
[10/29 15:54:12    479s] # M1              60358
[10/29 15:54:12    479s] # M2              41223
[10/29 15:54:12    479s] # M3               3442
[10/29 15:54:12    479s] #-----------------------
[10/29 15:54:12    479s] #                105023 
[10/29 15:54:12    479s] #
[10/29 15:54:12    479s] #Total number of DRC violations = 0
[10/29 15:54:12    479s] #Total number of net violated process antenna rule = 0
[10/29 15:54:12    479s] #
[10/29 15:54:13    479s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:13    479s] #
[10/29 15:54:13    479s] #Start Post Route wire spreading..
[10/29 15:54:13    479s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:13    479s] #
[10/29 15:54:13    479s] #Start DRC checking..
[10/29 15:54:21    488s] #   number of violations = 0
[10/29 15:54:21    488s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1323.75 (MB), peak = 1396.14 (MB)
[10/29 15:54:21    488s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:54:21    488s] #Total number of DRC violations = 0
[10/29 15:54:21    488s] #Total number of net violated process antenna rule = 0
[10/29 15:54:21    488s] ### route signature (58) = 1932504084
[10/29 15:54:21    488s] ### violation signature (57) = 1905142130
[10/29 15:54:21    488s] #
[10/29 15:54:21    488s] #Start data preparation for wire spreading...
[10/29 15:54:21    488s] #
[10/29 15:54:21    488s] #Data preparation is done on Sat Oct 29 15:54:21 2022
[10/29 15:54:21    488s] #
[10/29 15:54:22    488s] #
[10/29 15:54:22    488s] #Start Post Route Wire Spread.
[10/29 15:54:23    490s] #Done with 1215 horizontal wires in 6 hboxes and 1001 vertical wires in 6 hboxes.
[10/29 15:54:23    490s] #Complete Post Route Wire Spread.
[10/29 15:54:23    490s] #
[10/29 15:54:23    490s] #Total wire length = 1102894 um.
[10/29 15:54:23    490s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:23    490s] #Total wire length on LAYER M1 = 72579 um.
[10/29 15:54:23    490s] #Total wire length on LAYER M2 = 453242 um.
[10/29 15:54:23    490s] #Total wire length on LAYER M3 = 451289 um.
[10/29 15:54:23    490s] #Total wire length on LAYER TOP_M = 125784 um.
[10/29 15:54:23    490s] #Total number of vias = 105023
[10/29 15:54:23    490s] #Up-Via Summary (total 105023):
[10/29 15:54:23    490s] #           
[10/29 15:54:23    490s] #-----------------------
[10/29 15:54:23    490s] # M1              60358
[10/29 15:54:23    490s] # M2              41223
[10/29 15:54:23    490s] # M3               3442
[10/29 15:54:23    490s] #-----------------------
[10/29 15:54:23    490s] #                105023 
[10/29 15:54:23    490s] #
[10/29 15:54:23    490s] ### route signature (61) =  435842835
[10/29 15:54:23    490s] ### violation signature (60) = 1905142130
[10/29 15:54:24    490s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:24    490s] #
[10/29 15:54:24    490s] #Start DRC checking..
[10/29 15:54:32    498s] #   number of violations = 0
[10/29 15:54:32    498s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1327.12 (MB), peak = 1396.14 (MB)
[10/29 15:54:32    498s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:54:32    498s] #Total number of DRC violations = 0
[10/29 15:54:32    498s] #Total number of net violated process antenna rule = 0
[10/29 15:54:32    498s] ### route signature (66) = 1321822551
[10/29 15:54:32    498s] ### violation signature (65) = 1905142130
[10/29 15:54:32    499s] #   number of violations = 0
[10/29 15:54:32    499s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1311.94 (MB), peak = 1396.14 (MB)
[10/29 15:54:32    499s] #CELL_VIEW ieee754,init has no DRC violation.
[10/29 15:54:32    499s] #Total number of DRC violations = 0
[10/29 15:54:32    499s] #Total number of net violated process antenna rule = 0
[10/29 15:54:32    499s] #Post Route wire spread is done.
[10/29 15:54:32    499s] #Total wire length = 1102894 um.
[10/29 15:54:32    499s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:32    499s] #Total wire length on LAYER M1 = 72579 um.
[10/29 15:54:32    499s] #Total wire length on LAYER M2 = 453242 um.
[10/29 15:54:32    499s] #Total wire length on LAYER M3 = 451289 um.
[10/29 15:54:32    499s] #Total wire length on LAYER TOP_M = 125784 um.
[10/29 15:54:32    499s] #Total number of vias = 105023
[10/29 15:54:32    499s] #Up-Via Summary (total 105023):
[10/29 15:54:32    499s] #           
[10/29 15:54:32    499s] #-----------------------
[10/29 15:54:32    499s] # M1              60358
[10/29 15:54:32    499s] # M2              41223
[10/29 15:54:32    499s] # M3               3442
[10/29 15:54:32    499s] #-----------------------
[10/29 15:54:32    499s] #                105023 
[10/29 15:54:32    499s] #
[10/29 15:54:32    499s] ### route signature (68) = 1321822551
[10/29 15:54:32    499s] ### violation signature (67) = 1905142130
[10/29 15:54:32    499s] #detailRoute Statistics:
[10/29 15:54:32    499s] #Cpu time = 00:00:39
[10/29 15:54:32    499s] #Elapsed time = 00:00:39
[10/29 15:54:32    499s] #Increased memory = 13.32 (MB)
[10/29 15:54:32    499s] #Total memory = 1310.97 (MB)
[10/29 15:54:32    499s] #Peak memory = 1396.14 (MB)
[10/29 15:54:32    499s] ### export route signature (69) = 1321822551
[10/29 15:54:33    499s] #
[10/29 15:54:33    499s] #globalDetailRoute statistics:
[10/29 15:54:33    499s] #Cpu time = 00:00:42
[10/29 15:54:33    499s] #Elapsed time = 00:00:42
[10/29 15:54:33    499s] #Increased memory = -16.72 (MB)
[10/29 15:54:33    499s] #Total memory = 1282.54 (MB)
[10/29 15:54:33    499s] #Peak memory = 1396.14 (MB)
[10/29 15:54:33    499s] #Number of warnings = 44
[10/29 15:54:33    499s] #Total number of warnings = 83
[10/29 15:54:33    499s] #Number of fails = 0
[10/29 15:54:33    499s] #Total number of fails = 0
[10/29 15:54:33    499s] #Complete globalDetailRoute on Sat Oct 29 15:54:33 2022
[10/29 15:54:33    499s] #
[10/29 15:54:33    499s] % End globalDetailRoute (date=10/29 15:54:33, total cpu=0:00:41.7, real=0:00:42.0, peak res=1323.5M, current mem=1282.5M)
[10/29 15:54:33    499s] % Begin detailRoute (date=10/29 15:54:33, mem=1282.5M)
[10/29 15:54:33    499s] 
[10/29 15:54:33    499s] detailRoute
[10/29 15:54:33    499s] 
[10/29 15:54:33    499s] #setNanoRouteMode -routeAntennaCellName "adiode"
[10/29 15:54:33    499s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/29 15:54:33    499s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/29 15:54:33    499s] #setNanoRouteMode -routeWithSiDriven true
[10/29 15:54:33    499s] #setNanoRouteMode -routeWithTimingDriven true
[10/29 15:54:33    499s] #Start detailRoute on Sat Oct 29 15:54:33 2022
[10/29 15:54:33    499s] #
[10/29 15:54:33    499s] Updating RC grid for preRoute extraction ...
[10/29 15:54:33    499s] Initializing multi-corner resistance tables ...
[10/29 15:54:33    499s] ### Net info: total nets: 16210
[10/29 15:54:33    499s] ### Net info: dirty nets: 0
[10/29 15:54:33    499s] ### Net info: marked as disconnected nets: 0
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET status[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET status[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[8] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[15] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[16] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (NRIG-44) Imported NET out[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[10/29 15:54:33    500s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[10/29 15:54:33    500s] #To increase the message display limit, refer to the product command reference manual.
[10/29 15:54:34    500s] ### Net info: fully routed nets: 15105
[10/29 15:54:34    500s] ### Net info: trivial (single pin) nets: 0
[10/29 15:54:34    500s] ### Net info: unrouted nets: 1003
[10/29 15:54:34    500s] ### Net info: re-extraction nets: 102
[10/29 15:54:34    500s] ### Net info: ignored nets: 0
[10/29 15:54:34    500s] ### Net info: skip routing nets: 0
[10/29 15:54:34    500s] ### import route signature (70) = 1917072563
[10/29 15:54:34    500s] ### import violation signature (68) = 1905142130
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN clk in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[0] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[10] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[11] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[12] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[13] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[14] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[15] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[16] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[17] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[18] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[19] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[1] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[20] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[21] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[22] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[23] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[24] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[25] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (NRDB-733) PIN in1[26] in CELL_VIEW ieee754 does not have physical port.
[10/29 15:54:34    500s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[10/29 15:54:34    500s] #To increase the message display limit, refer to the product command reference manual.
[10/29 15:54:34    500s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[10/29 15:54:34    500s] #Start reading timing information from file .timing_file_14106.tif.gz ...
[10/29 15:54:34    500s] #Read in timing information for 106 ports, 13660 instances from timing file .timing_file_14106.tif.gz.
[10/29 15:54:34    500s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[10/29 15:54:34    500s] #RTESIG:78da8d90c10ac23010443dfb154bf450416b266d127215bcaa14f52a95c61a28169af8ff
[10/29 15:54:34    500s] #       06bd6ae35ee7f1667767f3f3b622069d43ac3c37f202da55d000172b18146be84b8c4e1b
[10/29 15:54:34    500s] #       369dcdf78723b821e4fc3d94ddbabe0e4b7a7a3b90b721b847bbf870051445c03d826ded
[10/29 15:54:34    500s] #       f015511a74ab3b6f29bbf67df795319a93e4b94af681173c69035012ab1bd7379651e6c3
[10/29 15:54:34    500s] #       10b31fa450c4eeaebd27b81286c2f01c6d2d85f9cb25e37629978c7f4d9e29a147449317
[10/29 15:54:34    500s] #       d1bf9444
[10/29 15:54:34    500s] #
[10/29 15:54:34    500s] #Start routing data preparation on Sat Oct 29 15:54:34 2022
[10/29 15:54:34    500s] #
[10/29 15:54:34    500s] #Minimum voltage of a net in the design = 0.000.
[10/29 15:54:34    500s] #Maximum voltage of a net in the design = 1.980.
[10/29 15:54:34    500s] #Voltage range [0.000 - 0.000] has 6 nets.
[10/29 15:54:34    500s] #Voltage range [0.000 - 1.980] has 16204 nets.
[10/29 15:54:34    501s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[10/29 15:54:34    501s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:54:34    501s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[10/29 15:54:34    501s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[10/29 15:54:34    501s] #Regenerating Ggrids automatically.
[10/29 15:54:34    501s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[10/29 15:54:34    501s] #Using automatically generated G-grids.
[10/29 15:54:35    501s] #Done routing data preparation.
[10/29 15:54:35    501s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1293.09 (MB), peak = 1396.14 (MB)
[10/29 15:54:35    501s] #Merging special wires...
[10/29 15:54:35    501s] #
[10/29 15:54:35    501s] #Connectivity extraction summary:
[10/29 15:54:35    501s] #102 routed nets are extracted.
[10/29 15:54:35    501s] #15105 routed net(s) are imported.
[10/29 15:54:35    501s] #1003 nets are fixed|skipped|trivial (not extracted).
[10/29 15:54:35    501s] #Total number of nets = 16210.
[10/29 15:54:35    501s] #
[10/29 15:54:35    501s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:35    501s] #
[10/29 15:54:35    501s] #Start Detail Routing..
[10/29 15:54:35    501s] #start initial detail routing ...
[10/29 15:54:35    502s] #   Improving pin accessing ...
[10/29 15:54:35    502s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.50 (MB), peak = 1396.14 (MB)
[10/29 15:54:39    505s] #   Improving pin accessing ...
[10/29 15:54:39    505s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1342.47 (MB), peak = 1396.14 (MB)
[10/29 15:54:44    511s] #   Improving pin accessing ...
[10/29 15:54:44    511s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1344.59 (MB), peak = 1396.14 (MB)
[10/29 15:54:48    515s] #   Improving pin accessing ...
[10/29 15:54:48    515s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1347.77 (MB), peak = 1396.14 (MB)
[10/29 15:54:50    516s] #   Improving pin accessing ...
[10/29 15:54:50    516s] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1341.80 (MB), peak = 1396.14 (MB)
[10/29 15:54:51    517s] #   Improving pin accessing ...
[10/29 15:54:51    517s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1335.54 (MB), peak = 1396.14 (MB)
[10/29 15:54:52    518s] #   Improving pin accessing ...
[10/29 15:54:52    518s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1329.43 (MB), peak = 1396.14 (MB)
[10/29 15:54:52    518s] #   Improving pin accessing ...
[10/29 15:54:52    518s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1330.98 (MB), peak = 1396.14 (MB)
[10/29 15:54:53    519s] #   Improving pin accessing ...
[10/29 15:54:53    519s] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1331.39 (MB), peak = 1396.14 (MB)
[10/29 15:54:53    519s] #   Improving pin accessing ...
[10/29 15:54:53    519s] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1332.24 (MB), peak = 1396.14 (MB)
[10/29 15:54:53    519s] #   number of violations = 0
[10/29 15:54:53    519s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1332.28 (MB), peak = 1396.14 (MB)
[10/29 15:54:53    519s] #start 1st optimization iteration ...
[10/29 15:54:53    520s] #   number of violations = 0
[10/29 15:54:53    520s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.30 (MB), peak = 1396.14 (MB)
[10/29 15:54:53    520s] #Complete Detail Routing.
[10/29 15:54:53    520s] #Total wire length = 1102894 um.
[10/29 15:54:53    520s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:53    520s] #Total wire length on LAYER M1 = 72579 um.
[10/29 15:54:53    520s] #Total wire length on LAYER M2 = 453242 um.
[10/29 15:54:53    520s] #Total wire length on LAYER M3 = 451289 um.
[10/29 15:54:53    520s] #Total wire length on LAYER TOP_M = 125784 um.
[10/29 15:54:53    520s] #Total number of vias = 105023
[10/29 15:54:53    520s] #Up-Via Summary (total 105023):
[10/29 15:54:53    520s] #           
[10/29 15:54:53    520s] #-----------------------
[10/29 15:54:53    520s] # M1              60358
[10/29 15:54:53    520s] # M2              41223
[10/29 15:54:53    520s] # M3               3442
[10/29 15:54:53    520s] #-----------------------
[10/29 15:54:53    520s] #                105023 
[10/29 15:54:53    520s] #
[10/29 15:54:53    520s] #Total number of DRC violations = 0
[10/29 15:54:54    520s] ### route signature (75) =  188062533
[10/29 15:54:54    520s] ### violation signature (73) = 1905142130
[10/29 15:54:54    520s] #Cpu time = 00:00:20
[10/29 15:54:54    520s] #Elapsed time = 00:00:20
[10/29 15:54:54    520s] #Increased memory = 19.20 (MB)
[10/29 15:54:54    520s] #Total memory = 1307.48 (MB)
[10/29 15:54:54    520s] #Peak memory = 1396.14 (MB)
[10/29 15:54:54    520s] #
[10/29 15:54:54    520s] #start routing for process antenna violation fix ...
[10/29 15:54:54    520s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[10/29 15:54:54    520s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.28 (MB), peak = 1396.14 (MB)
[10/29 15:54:54    520s] #
[10/29 15:54:54    520s] #Total wire length = 1102894 um.
[10/29 15:54:54    520s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:54    520s] #Total wire length on LAYER M1 = 72579 um.
[10/29 15:54:54    520s] #Total wire length on LAYER M2 = 453242 um.
[10/29 15:54:54    520s] #Total wire length on LAYER M3 = 451289 um.
[10/29 15:54:54    520s] #Total wire length on LAYER TOP_M = 125784 um.
[10/29 15:54:54    520s] #Total number of vias = 105023
[10/29 15:54:54    520s] #Up-Via Summary (total 105023):
[10/29 15:54:54    520s] #           
[10/29 15:54:54    520s] #-----------------------
[10/29 15:54:54    520s] # M1              60358
[10/29 15:54:54    520s] # M2              41223
[10/29 15:54:54    520s] # M3               3442
[10/29 15:54:54    520s] #-----------------------
[10/29 15:54:54    520s] #                105023 
[10/29 15:54:54    520s] #
[10/29 15:54:54    520s] #Total number of DRC violations = 0
[10/29 15:54:54    520s] #Total number of net violated process antenna rule = 0
[10/29 15:54:54    520s] #
[10/29 15:54:54    520s] ### route signature (78) =  188062533
[10/29 15:54:54    520s] ### violation signature (76) = 1905142130
[10/29 15:54:54    521s] #
[10/29 15:54:54    521s] #Total wire length = 1102894 um.
[10/29 15:54:54    521s] #Total half perimeter of net bounding box = 929640 um.
[10/29 15:54:54    521s] #Total wire length on LAYER M1 = 72579 um.
[10/29 15:54:54    521s] #Total wire length on LAYER M2 = 453242 um.
[10/29 15:54:54    521s] #Total wire length on LAYER M3 = 451289 um.
[10/29 15:54:54    521s] #Total wire length on LAYER TOP_M = 125784 um.
[10/29 15:54:54    521s] #Total number of vias = 105023
[10/29 15:54:54    521s] #Up-Via Summary (total 105023):
[10/29 15:54:54    521s] #           
[10/29 15:54:54    521s] #-----------------------
[10/29 15:54:54    521s] # M1              60358
[10/29 15:54:54    521s] # M2              41223
[10/29 15:54:54    521s] # M3               3442
[10/29 15:54:54    521s] #-----------------------
[10/29 15:54:54    521s] #                105023 
[10/29 15:54:54    521s] #
[10/29 15:54:54    521s] #Total number of DRC violations = 0
[10/29 15:54:54    521s] #Total number of net violated process antenna rule = 0
[10/29 15:54:54    521s] #
[10/29 15:54:54    521s] ### export route signature (79) =  188062533
[10/29 15:54:55    521s] #
[10/29 15:54:55    521s] #detailRoute statistics:
[10/29 15:54:55    521s] #Cpu time = 00:00:22
[10/29 15:54:55    521s] #Elapsed time = 00:00:22
[10/29 15:54:55    521s] #Increased memory = 5.00 (MB)
[10/29 15:54:55    521s] #Total memory = 1287.54 (MB)
[10/29 15:54:55    521s] #Peak memory = 1396.14 (MB)
[10/29 15:54:55    521s] #Number of warnings = 43
[10/29 15:54:55    521s] #Total number of warnings = 126
[10/29 15:54:55    521s] #Number of fails = 0
[10/29 15:54:55    521s] #Total number of fails = 0
[10/29 15:54:55    521s] #Complete detailRoute on Sat Oct 29 15:54:55 2022
[10/29 15:54:55    521s] #
[10/29 15:54:55    521s] % End detailRoute (date=10/29 15:54:55, total cpu=0:00:21.9, real=0:00:22.0, peak res=1334.8M, current mem=1287.5M)
[10/29 15:54:55    521s] #routeDesign: cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1287.54 (MB), peak = 1396.14 (MB)
[10/29 15:54:55    521s] 
[10/29 15:54:55    521s] *** Summary of all messages that are not suppressed in this session:
[10/29 15:54:55    521s] Severity  ID               Count  Summary                                  
[10/29 15:54:55    521s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/29 15:54:55    521s] *** Message Summary: 1 warning(s), 0 error(s)
[10/29 15:54:55    521s] 
[10/29 15:54:55    521s] ### 
[10/29 15:54:55    521s] ###   Scalability Statistics
[10/29 15:54:55    521s] ### 
[10/29 15:54:55    521s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:54:55    521s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/29 15:54:55    521s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:54:55    521s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/29 15:54:55    521s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/29 15:54:55    521s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/29 15:54:55    521s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[10/29 15:54:55    521s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[10/29 15:54:55    521s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/29 15:54:55    521s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[10/29 15:54:55    521s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/29 15:54:55    521s] ###   Detail Routing                |        00:00:38|        00:00:38|             1.0|
[10/29 15:54:55    521s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[10/29 15:54:55    521s] ###   Entire Command                |        00:01:04|        00:01:04|             1.0|
[10/29 15:54:55    521s] ### --------------------------------+----------------+----------------+----------------+
[10/29 15:54:55    521s] ### 
[10/29 15:54:55    521s] #% End routeDesign (date=10/29 15:54:55, total cpu=0:01:04, real=0:01:04, peak res=1334.8M, current mem=1287.5M)
[10/29 15:55:24    525s] <CMD> panPage -1 0
[10/29 15:55:25    525s] <CMD> panPage 1 0
[10/29 15:55:27    525s] <CMD> fit
[10/29 15:55:50    529s] <CMD> fit
[10/29 15:56:08    532s] <CMD> fit
[10/29 15:56:40    537s] <CMD> fit
[10/29 15:56:59    541s] <CMD> fit
[10/29 16:01:34    575s] <CMD> fit
[10/29 16:02:30    583s] <CMD> fit
[10/29 16:07:59    616s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/29 16:08:09    617s] <CMD> timeDesign -postRoute
[10/29 16:08:09    617s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/29 16:08:09    617s] Extraction called for design 'ieee754' of instances=13942 and nets=16210 using extraction engine 'postRoute' at effort level 'low' .
[10/29 16:08:09    617s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 16:08:09    617s] Type 'man IMPEXT-3530' for more detail.
[10/29 16:08:09    617s] PostRoute (effortLevel low) RC Extraction called for design ieee754.
[10/29 16:08:09    617s] RC Extraction called in multi-corner(1) mode.
[10/29 16:08:09    617s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 16:08:09    617s] Type 'man IMPEXT-6197' for more detail.
[10/29 16:08:09    617s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/29 16:08:09    617s] * Layer Id             : 1 - M1
[10/29 16:08:09    617s]       Thickness        : 0.54
[10/29 16:08:09    617s]       Min Width        : 0.23
[10/29 16:08:09    617s]       Layer Dielectric : 4.1
[10/29 16:08:09    617s] * Layer Id             : 2 - M2
[10/29 16:08:09    617s]       Thickness        : 0.54
[10/29 16:08:09    617s]       Min Width        : 0.28
[10/29 16:08:09    617s]       Layer Dielectric : 4.1
[10/29 16:08:09    617s] * Layer Id             : 3 - M3
[10/29 16:08:09    617s]       Thickness        : 0.54
[10/29 16:08:09    617s]       Min Width        : 0.28
[10/29 16:08:09    617s]       Layer Dielectric : 4.1
[10/29 16:08:09    617s] * Layer Id             : 4 - M4
[10/29 16:08:09    617s]       Thickness        : 0.84
[10/29 16:08:09    617s]       Min Width        : 0.44
[10/29 16:08:09    617s]       Layer Dielectric : 4.1
[10/29 16:08:09    617s] extractDetailRC Option : -outfile /tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d  -basic
[10/29 16:08:09    617s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/29 16:08:09    617s]       RC Corner Indexes            0   
[10/29 16:08:09    617s] Capacitance Scaling Factor   : 1.00000 
[10/29 16:08:09    617s] Coupling Cap. Scaling Factor : 1.00000 
[10/29 16:08:09    617s] Resistance Scaling Factor    : 1.00000 
[10/29 16:08:09    617s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 16:08:09    617s] Clock Res. Scaling Factor    : 1.00000 
[10/29 16:08:09    617s] Shrink Factor                : 1.00000
[10/29 16:08:09    617s] Initializing multi-corner resistance tables ...
[10/29 16:08:10    617s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1501.6M)
[10/29 16:08:10    617s] Creating parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for storing RC.
[10/29 16:08:10    617s] Extracted 10.0005% (CPU Time= 0:00:00.4  MEM= 1560.7M)
[10/29 16:08:10    617s] Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 1560.7M)
[10/29 16:08:10    618s] Extracted 30.0006% (CPU Time= 0:00:00.6  MEM= 1560.7M)
[10/29 16:08:10    618s] Extracted 40.0007% (CPU Time= 0:00:00.7  MEM= 1560.7M)
[10/29 16:08:10    618s] Extracted 50.0007% (CPU Time= 0:00:00.8  MEM= 1560.7M)
[10/29 16:08:10    618s] Extracted 60.0008% (CPU Time= 0:00:00.9  MEM= 1560.7M)
[10/29 16:08:10    618s] Extracted 70.0008% (CPU Time= 0:00:01.1  MEM= 1560.7M)
[10/29 16:08:11    618s] Extracted 80.0009% (CPU Time= 0:00:01.2  MEM= 1560.7M)
[10/29 16:08:11    618s] Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 1560.7M)
[10/29 16:08:11    619s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1564.7M)
[10/29 16:08:11    619s] Number of Extracted Resistors     : 312570
[10/29 16:08:11    619s] Number of Extracted Ground Cap.   : 322749
[10/29 16:08:11    619s] Number of Extracted Coupling Cap. : 0
[10/29 16:08:11    619s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1540.660M)
[10/29 16:08:11    619s] Opening parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for reading.
[10/29 16:08:11    619s] processing rcdb (/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d) for hinst (top) of cell (ieee754);
[10/29 16:08:11    619s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1540.660M)
[10/29 16:08:11    619s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1540.660M)
[10/29 16:08:11    619s] Effort level <high> specified for reg2reg path_group
[10/29 16:08:12    619s] #################################################################################
[10/29 16:08:12    619s] # Design Stage: PostRoute
[10/29 16:08:12    619s] # Design Name: ieee754
[10/29 16:08:12    619s] # Design Mode: 90nm
[10/29 16:08:12    619s] # Analysis Mode: MMMC OCV 
[10/29 16:08:12    619s] # Parasitics Mode: SPEF/RCDB
[10/29 16:08:12    619s] # Signoff Settings: SI Off 
[10/29 16:08:12    619s] #################################################################################
[10/29 16:08:12    619s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:08:12    619s] Calculate early delays in OCV mode...
[10/29 16:08:12    619s] Calculate late delays in OCV mode...
[10/29 16:08:12    619s] Topological Sorting (REAL = 0:00:00.0, MEM = 1533.1M, InitMEM = 1531.0M)
[10/29 16:08:12    619s] Start delay calculation (fullDC) (1 T). (MEM=1533.09)
[10/29 16:08:12    619s] Initializing multi-corner resistance tables ...
[10/29 16:08:12    619s] End AAE Lib Interpolated Model. (MEM=1557.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:08:12    619s] Opening parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for reading.
[10/29 16:08:12    619s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1557.5M)
[10/29 16:08:12    619s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:08:15    622s] Total number of fetched objects 15275
[10/29 16:08:15    622s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:08:15    622s] End delay calculation. (MEM=1643.33 CPU=0:00:02.5 REAL=0:00:03.0)
[10/29 16:08:15    622s] End delay calculation (fullDC). (MEM=1643.33 CPU=0:00:02.9 REAL=0:00:03.0)
[10/29 16:08:15    622s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1643.3M) ***
[10/29 16:08:15    622s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:10:23 mem=1643.3M)
[10/29 16:08:16    623s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 72.289  | 72.289  | 93.424  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 16:08:16    623s] Total CPU time: 6.33 sec
[10/29 16:08:16    623s] Total Real time: 7.0 sec
[10/29 16:08:16    623s] Total Memory Usage: 1557.472656 Mbytes
[10/29 16:08:37    626s] <CMD> panPage 0 1
[10/29 16:08:38    626s] <CMD> panPage -1 0
[10/29 16:08:50    627s] <CMD> fit
[10/29 16:09:01    629s] <CMD> fit
[10/29 16:09:23    631s] <CMD> optDesign -postRoute -hold
[10/29 16:09:23    631s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/29 16:09:23    631s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/29 16:09:23    631s] GigaOpt running with 1 threads.
[10/29 16:09:23    631s] Info: 1 threads available for lower-level modules during optimization.
[10/29 16:09:23    631s] #spOpts: mergeVia=F 
[10/29 16:09:23    631s] Core basic site is CoreSite
[10/29 16:09:23    631s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 16:09:23    631s] Mark StBox On SiteArr starts
[10/29 16:09:23    631s] Mark StBox On SiteArr ends
[10/29 16:09:23    631s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 16:09:23    631s] Summary for sequential cells identification: 
[10/29 16:09:23    631s]   Identified SBFF number: 114
[10/29 16:09:23    631s]   Identified MBFF number: 0
[10/29 16:09:23    631s]   Identified SB Latch number: 0
[10/29 16:09:23    631s]   Identified MB Latch number: 0
[10/29 16:09:23    631s]   Not identified SBFF number: 6
[10/29 16:09:23    631s]   Not identified MBFF number: 0
[10/29 16:09:23    631s]   Not identified SB Latch number: 0
[10/29 16:09:23    631s]   Not identified MB Latch number: 0
[10/29 16:09:23    631s]   Number of sequential cells which are not FFs: 83
[10/29 16:09:23    631s] Creating Cell Server, finished. 
[10/29 16:09:23    631s] 
[10/29 16:09:23    631s] #spOpts: mergeVia=F 
[10/29 16:09:23    631s] #spOpts: mergeVia=F 
[10/29 16:09:23    631s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1560.5MB).
[10/29 16:09:23    631s] 
[10/29 16:09:23    631s] Creating Lib Analyzer ...
[10/29 16:09:23    631s]  Visiting view : my_analysis_view_setup
[10/29 16:09:23    631s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 16:09:23    631s]  Visiting view : my_analysis_view_hold
[10/29 16:09:23    631s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 16:09:23    631s]  Setting StdDelay to 50.60
[10/29 16:09:23    631s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[10/29 16:09:23    631s] Type 'man IMPOPT-7077' for more detail.
[10/29 16:09:23    631s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 16:09:23    631s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 16:09:23    631s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 16:09:23    631s] 
[10/29 16:09:24    632s] Creating Lib Analyzer, finished. 
[10/29 16:09:24    632s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1385.7M, totSessionCpu=0:10:33 **
[10/29 16:09:24    632s] #Created 658 library cell signatures
[10/29 16:09:24    632s] #Created 16210 NETS and 0 SPECIALNETS signatures
[10/29 16:09:24    632s] #Created 13942 instance signatures
[10/29 16:09:24    632s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.77 (MB), peak = 1419.57 (MB)
[10/29 16:09:24    632s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.77 (MB), peak = 1419.57 (MB)
[10/29 16:09:24    632s] Begin checking placement ... (start mem=1564.5M, init mem=1564.5M)
[10/29 16:09:24    632s] *info: Placed = 13554         
[10/29 16:09:24    632s] *info: Unplaced = 0           
[10/29 16:09:24    632s] Placement Density:5.87%(372779/6350400)
[10/29 16:09:24    632s] Placement Density (including fixed std cells):5.87%(372779/6350400)
[10/29 16:09:24    632s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1564.5M)
[10/29 16:09:24    632s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/29 16:09:24    632s] *** optDesign -postRoute ***
[10/29 16:09:24    632s] DRC Margin: user margin 0.0; extra margin 0
[10/29 16:09:24    632s] Setup Target Slack: user slack 0
[10/29 16:09:24    632s] Hold Target Slack: user slack 0
[10/29 16:09:24    632s] Deleting Cell Server ...
[10/29 16:09:24    632s] Deleting Lib Analyzer.
[10/29 16:09:24    632s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 16:09:24    632s] Summary for sequential cells identification: 
[10/29 16:09:24    632s]   Identified SBFF number: 114
[10/29 16:09:24    632s]   Identified MBFF number: 0
[10/29 16:09:24    632s]   Identified SB Latch number: 0
[10/29 16:09:24    632s]   Identified MB Latch number: 0
[10/29 16:09:24    632s]   Not identified SBFF number: 6
[10/29 16:09:24    632s]   Not identified MBFF number: 0
[10/29 16:09:24    632s]   Not identified SB Latch number: 0
[10/29 16:09:24    632s]   Not identified MB Latch number: 0
[10/29 16:09:24    632s]   Number of sequential cells which are not FFs: 83
[10/29 16:09:24    632s] Creating Cell Server, finished. 
[10/29 16:09:24    632s] 
[10/29 16:09:24    632s] Deleting Cell Server ...
[10/29 16:09:24    632s] ** INFO : this run is activating 'postRoute' automaton
[10/29 16:09:25    632s] Closing parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d'. 15206 times net's RC data read were performed.
[10/29 16:09:25    632s] Extraction called for design 'ieee754' of instances=13942 and nets=16210 using extraction engine 'postRoute' at effort level 'low' .
[10/29 16:09:25    632s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/29 16:09:25    632s] Type 'man IMPEXT-3530' for more detail.
[10/29 16:09:25    632s] PostRoute (effortLevel low) RC Extraction called for design ieee754.
[10/29 16:09:25    632s] RC Extraction called in multi-corner(1) mode.
[10/29 16:09:25    632s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 16:09:25    632s] Type 'man IMPEXT-6197' for more detail.
[10/29 16:09:25    632s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/29 16:09:25    632s] * Layer Id             : 1 - M1
[10/29 16:09:25    632s]       Thickness        : 0.54
[10/29 16:09:25    632s]       Min Width        : 0.23
[10/29 16:09:25    632s]       Layer Dielectric : 4.1
[10/29 16:09:25    632s] * Layer Id             : 2 - M2
[10/29 16:09:25    632s]       Thickness        : 0.54
[10/29 16:09:25    632s]       Min Width        : 0.28
[10/29 16:09:25    632s]       Layer Dielectric : 4.1
[10/29 16:09:25    632s] * Layer Id             : 3 - M3
[10/29 16:09:25    632s]       Thickness        : 0.54
[10/29 16:09:25    632s]       Min Width        : 0.28
[10/29 16:09:25    632s]       Layer Dielectric : 4.1
[10/29 16:09:25    632s] * Layer Id             : 4 - M4
[10/29 16:09:25    632s]       Thickness        : 0.84
[10/29 16:09:25    632s]       Min Width        : 0.44
[10/29 16:09:25    632s]       Layer Dielectric : 4.1
[10/29 16:09:25    632s] extractDetailRC Option : -outfile /tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d -maxResLength 200  -basic
[10/29 16:09:25    632s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/29 16:09:25    632s]       RC Corner Indexes            0   
[10/29 16:09:25    632s] Capacitance Scaling Factor   : 1.00000 
[10/29 16:09:25    632s] Coupling Cap. Scaling Factor : 1.00000 
[10/29 16:09:25    632s] Resistance Scaling Factor    : 1.00000 
[10/29 16:09:25    632s] Clock Cap. Scaling Factor    : 1.00000 
[10/29 16:09:25    632s] Clock Res. Scaling Factor    : 1.00000 
[10/29 16:09:25    632s] Shrink Factor                : 1.00000
[10/29 16:09:25    633s] Initializing multi-corner resistance tables ...
[10/29 16:09:25    633s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1564.5M)
[10/29 16:09:25    633s] Creating parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for storing RC.
[10/29 16:09:25    633s] Extracted 10.0005% (CPU Time= 0:00:00.5  MEM= 1625.5M)
[10/29 16:09:25    633s] Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 1625.5M)
[10/29 16:09:25    633s] Extracted 30.0006% (CPU Time= 0:00:00.7  MEM= 1625.5M)
[10/29 16:09:25    633s] Extracted 40.0007% (CPU Time= 0:00:00.8  MEM= 1625.5M)
[10/29 16:09:26    634s] Extracted 50.0007% (CPU Time= 0:00:00.9  MEM= 1625.5M)
[10/29 16:09:26    634s] Extracted 60.0008% (CPU Time= 0:00:01.0  MEM= 1625.5M)
[10/29 16:09:26    634s] Extracted 70.0008% (CPU Time= 0:00:01.2  MEM= 1625.5M)
[10/29 16:09:26    634s] Extracted 80.0009% (CPU Time= 0:00:01.3  MEM= 1625.5M)
[10/29 16:09:26    634s] Extracted 90.0009% (CPU Time= 0:00:01.4  MEM= 1625.5M)
[10/29 16:09:27    634s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1629.5M)
[10/29 16:09:27    635s] Number of Extracted Resistors     : 312570
[10/29 16:09:27    635s] Number of Extracted Ground Cap.   : 322749
[10/29 16:09:27    635s] Number of Extracted Coupling Cap. : 0
[10/29 16:09:27    635s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.508M)
[10/29 16:09:27    635s] Opening parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for reading.
[10/29 16:09:27    635s] processing rcdb (/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d) for hinst (top) of cell (ieee754);
[10/29 16:09:27    635s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1589.508M)
[10/29 16:09:27    635s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:02.0  MEM: 1589.508M)
[10/29 16:09:27    635s] Unfixed 0 ViaPillar Nets
[10/29 16:09:27    635s] *info: All cells identified as Buffer and Delay cells:
[10/29 16:09:27    635s] *info:   with footprint "dl04d1" or "bufbd7": 
[10/29 16:09:27    635s] *info: ------------------------------------------------------------------
[10/29 16:09:27    635s] *info: (dly) dl02d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl02d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl02d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) bufbdk           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl02d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl02d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl02d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl01d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl04d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) dl03d4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (dly) bufbdk           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd3           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd3           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd7           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbda           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd7           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffda           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbdf           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd1           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd2           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd3           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd3           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd4           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffd7           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbd7           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) buffda           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbda           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] *info: (buf) bufbdf           -  tsl18fs120_scl_ff
[10/29 16:09:27    635s] Unfixed 0 ViaPillar Nets
[10/29 16:09:27    635s] GigaOpt Hold Optimizer is used
[10/29 16:09:27    635s] Opening parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for reading.
[10/29 16:09:27    635s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1563.1M)
[10/29 16:09:27    635s] Initializing multi-corner resistance tables ...
[10/29 16:09:27    635s] End AAE Lib Interpolated Model. (MEM=1563.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:27    635s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:35 mem=1563.1M ***
[10/29 16:09:27    635s] ### Creating LA Mngr. totSessionCpu=0:10:36 mem=1563.1M
[10/29 16:09:28    636s] ### Creating LA Mngr, finished. totSessionCpu=0:10:37 mem=1563.1M
[10/29 16:09:29    636s] ### Creating LA Mngr. totSessionCpu=0:10:37 mem=1620.9M
[10/29 16:09:29    636s] ### Creating LA Mngr, finished. totSessionCpu=0:10:37 mem=1620.9M
[10/29 16:09:29    636s] 
[10/29 16:09:29    636s] Creating Lib Analyzer ...
[10/29 16:09:29    636s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 16:09:29    636s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 16:09:29    636s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 16:09:29    636s] 
[10/29 16:09:29    637s] Creating Lib Analyzer, finished. 
[10/29 16:09:29    637s] gigaOpt Hold fixing search radius: 224.000000 Microns (40 stdCellHgt)
[10/29 16:09:29    637s] gigaOpt Hold fixing search radius on new term: 28.000000 Microns (5 stdCellHgt)
[10/29 16:09:29    637s] *info: Run optDesign holdfix with 1 thread.
[10/29 16:09:29    637s] Effort level <high> specified for reg2reg path_group
[10/29 16:09:30    637s] End AAE Lib Interpolated Model. (MEM=1735.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:30    637s] **INFO: Starting Blocking QThread with 1 CPU
[10/29 16:09:30    637s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[10/29 16:09:30    637s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[10/29 16:09:30    637s] #################################################################################
[10/29 16:09:30    637s] # Design Stage: PostRoute
[10/29 16:09:30    637s] # Design Name: ieee754
[10/29 16:09:30    637s] # Design Mode: 90nm
[10/29 16:09:30    637s] # Analysis Mode: MMMC OCV 
[10/29 16:09:30    637s] # Parasitics Mode: SPEF/RCDB
[10/29 16:09:30    637s] # Signoff Settings: SI Off 
[10/29 16:09:30    637s] #################################################################################
[10/29 16:09:30    637s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:09:30    637s] Calculate late delays in OCV mode...
[10/29 16:09:30    637s] Calculate early delays in OCV mode...
[10/29 16:09:30    637s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[10/29 16:09:30    637s] Start delay calculation (fullDC) (1 T). (MEM=0)
[10/29 16:09:30    637s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[10/29 16:09:30    637s] End AAE Lib Interpolated Model. (MEM=22.7852 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:30    637s] Total number of fetched objects 15275
[10/29 16:09:30    637s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:30    637s] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[10/29 16:09:30    637s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
[10/29 16:09:30    637s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
[10/29 16:09:30    637s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:04.1 mem=0.0M)
[10/29 16:09:30    637s] 
[10/29 16:09:30    637s] Active hold views:
[10/29 16:09:30    637s]  my_analysis_view_hold
[10/29 16:09:30    637s]   Dominating endpoints: 0
[10/29 16:09:30    637s]   Dominating TNS: -0.000
[10/29 16:09:30    637s] 
[10/29 16:09:30    637s] Done building cte hold timing graph (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:04.1 mem=0.0M ***
[10/29 16:09:30    637s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:00:04.6 mem=0.0M ***
[10/29 16:09:30    637s] *** QThread HoldInit [finish] : cpu/real = 0:00:04.6/0:00:04.0 (1.1), mem = 0.0M
[10/29 16:09:34    641s]  
_______________________________________________________________________
[10/29 16:09:34    642s] #################################################################################
[10/29 16:09:34    642s] # Design Stage: PostRoute
[10/29 16:09:34    642s] # Design Name: ieee754
[10/29 16:09:34    642s] # Design Mode: 90nm
[10/29 16:09:34    642s] # Analysis Mode: MMMC OCV 
[10/29 16:09:34    642s] # Parasitics Mode: SPEF/RCDB
[10/29 16:09:34    642s] # Signoff Settings: SI Off 
[10/29 16:09:34    642s] #################################################################################
[10/29 16:09:34    642s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:09:34    642s] Calculate early delays in OCV mode...
[10/29 16:09:34    642s] Calculate late delays in OCV mode...
[10/29 16:09:34    642s] Topological Sorting (REAL = 0:00:00.0, MEM = 1733.4M, InitMEM = 1733.4M)
[10/29 16:09:34    642s] Start delay calculation (fullDC) (1 T). (MEM=1733.38)
[10/29 16:09:34    642s] End AAE Lib Interpolated Model. (MEM=1757.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:37    644s] Total number of fetched objects 15275
[10/29 16:09:37    644s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:37    644s] End delay calculation. (MEM=1858.09 CPU=0:00:02.5 REAL=0:00:02.0)
[10/29 16:09:37    644s] End delay calculation (fullDC). (MEM=1858.09 CPU=0:00:02.7 REAL=0:00:03.0)
[10/29 16:09:37    644s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1858.1M) ***
[10/29 16:09:37    645s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:10:45 mem=1858.1M)
[10/29 16:09:37    645s] Done building cte setup timing graph (fixHold) cpu=0:00:09.6 real=0:00:10.0 totSessionCpu=0:10:45 mem=1858.1M ***
[10/29 16:09:38    645s] *info: category slack lower bound [L 0.0] default
[10/29 16:09:38    645s] *info: category slack lower bound [H 0.0] reg2reg 
[10/29 16:09:38    645s] --------------------------------------------------- 
[10/29 16:09:38    645s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/29 16:09:38    645s] --------------------------------------------------- 
[10/29 16:09:38    645s]          WNS    reg2regWNS
[10/29 16:09:38    645s]    72.289 ns     72.289 ns
[10/29 16:09:38    645s] --------------------------------------------------- 
[10/29 16:09:38    645s]   Timing Snapshot: (REF)
[10/29 16:09:38    645s]      Weighted WNS: 0.000
[10/29 16:09:38    645s]       All  PG WNS: 0.000
[10/29 16:09:38    645s]       High PG WNS: 0.000
[10/29 16:09:38    645s]       All  PG TNS: 0.000
[10/29 16:09:38    645s]       High PG TNS: 0.000
[10/29 16:09:38    645s]    Category Slack: { [L, 72.289] [H, 72.289] }
[10/29 16:09:38    645s] 
[10/29 16:09:38    645s] Restoring autoHoldViews:  my_analysis_view_hold
[10/29 16:09:38    645s] Restoring activeHoldViews:  my_analysis_view_hold 
[10/29 16:09:38    645s] Restoring autoViewHoldTargetSlack: 0
[10/29 16:09:38    645s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup
Hold  views included:
 my_analysis_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 72.289  | 72.289  | 93.424  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.218  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
------------------------------------------------------------
Deleting Cell Server ...
[10/29 16:09:38    645s] Deleting Lib Analyzer.
[10/29 16:09:38    645s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 16:09:38    645s] Summary for sequential cells identification: 
[10/29 16:09:38    645s]   Identified SBFF number: 114
[10/29 16:09:38    645s]   Identified MBFF number: 0
[10/29 16:09:38    645s]   Identified SB Latch number: 0
[10/29 16:09:38    645s]   Identified MB Latch number: 0
[10/29 16:09:38    645s]   Not identified SBFF number: 6
[10/29 16:09:38    645s]   Not identified MBFF number: 0
[10/29 16:09:38    645s]   Not identified SB Latch number: 0
[10/29 16:09:38    645s]   Not identified MB Latch number: 0
[10/29 16:09:38    645s]   Number of sequential cells which are not FFs: 83
[10/29 16:09:38    645s] Creating Cell Server, finished. 
[10/29 16:09:38    645s] 
[10/29 16:09:38    645s] Deleting Cell Server ...
[10/29 16:09:38    645s] 
[10/29 16:09:38    645s] Creating Lib Analyzer ...
[10/29 16:09:38    645s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 16:09:38    645s] Summary for sequential cells identification: 
[10/29 16:09:38    645s]   Identified SBFF number: 114
[10/29 16:09:38    645s]   Identified MBFF number: 0
[10/29 16:09:38    645s]   Identified SB Latch number: 0
[10/29 16:09:38    645s]   Identified MB Latch number: 0
[10/29 16:09:38    645s]   Not identified SBFF number: 6
[10/29 16:09:38    645s]   Not identified MBFF number: 0
[10/29 16:09:38    645s]   Not identified SB Latch number: 0
[10/29 16:09:38    645s]   Not identified MB Latch number: 0
[10/29 16:09:38    645s]   Number of sequential cells which are not FFs: 83
[10/29 16:09:38    645s] Creating Cell Server, finished. 
[10/29 16:09:38    645s] 
[10/29 16:09:38    645s]  Visiting view : my_analysis_view_setup
[10/29 16:09:38    645s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[10/29 16:09:38    645s]  Visiting view : my_analysis_view_hold
[10/29 16:09:38    645s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[10/29 16:09:38    645s]  Setting StdDelay to 50.60
[10/29 16:09:38    645s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[10/29 16:09:38    645s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[10/29 16:09:38    645s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[10/29 16:09:38    645s] 
[10/29 16:09:39    646s] Creating Lib Analyzer, finished. 
[10/29 16:09:39    646s] 
[10/29 16:09:39    646s] *Info: minBufDelay = 116.6 ps, libStdDelay = 50.6 ps, minBufSize = 12544000 (4.0)
[10/29 16:09:39    646s] *Info: worst delay setup view: my_analysis_view_setup
[10/29 16:09:39    646s] Footprint list for hold buffering (delay unit: ps)
[10/29 16:09:39    646s] =================================================================
[10/29 16:09:39    646s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/29 16:09:39    646s] ------------------------------------------------------------------
[10/29 16:09:39    646s] *Info:       55.7       2.34    4.0   2.59 buffd1 (I,Z)
[10/29 16:09:39    646s] *Info:       54.4       2.19    5.0   2.59 buffd3 (I,Z)
[10/29 16:09:39    646s] *Info:       60.1       2.48    5.0   2.59 bufbd1 (I,Z)
[10/29 16:09:39    646s] *Info:       62.7       2.34    6.0   2.59 bufbd2 (I,Z)
[10/29 16:09:39    646s] *Info:       63.6       2.16    6.0   2.59 buffd2 (I,Z)
[10/29 16:09:39    646s] *Info:       58.5       2.27    7.0   2.59 bufbd3 (I,Z)
[10/29 16:09:39    646s] *Info:       67.8       2.35    7.0   2.59 bufbd4 (I,Z)
[10/29 16:09:39    646s] *Info:       64.5       2.14    8.0   2.59 buffd4 (I,Z)
[10/29 16:09:39    646s] *Info:      283.8       2.14    8.0  56.37 dl01d1 (I,Z)
[10/29 16:09:39    646s] *Info:      275.2       2.06    9.0  19.38 dl01d2 (I,Z)
[10/29 16:09:39    646s] *Info:      581.1       2.18    9.0  59.47 dl02d1 (I,Z)
[10/29 16:09:39    646s] *Info:       54.1       2.16   10.0   2.58 buffd7 (I,Z)
[10/29 16:09:39    646s] *Info:      548.3       2.12   10.0  20.56 dl02d2 (I,Z)
[10/29 16:09:39    646s] *Info:     1202.3       2.16   10.0  64.00 dl03d1 (I,Z)
[10/29 16:09:39    646s] *Info:      272.2       2.23   11.0   9.35 dl01d4 (I,Z)
[10/29 16:09:39    646s] *Info:      553.6       2.00   11.0  11.10 dl02d4 (I,Z)
[10/29 16:09:39    646s] *Info:       55.3       2.18   13.0   2.55 buffda (I,Z)
[10/29 16:09:39    646s] *Info:     2554.2       2.12   13.0  75.57 dl04d1 (I,Z)
[10/29 16:09:39    646s] *Info:       61.9       2.27   14.0   2.55 bufbd7 (I,Z)
[10/29 16:09:39    646s] *Info:     1161.8       2.19   14.0  17.23 dl03d2 (I,Z)
[10/29 16:09:39    646s] *Info:     1130.2       2.22   16.0   9.08 dl03d4 (I,Z)
[10/29 16:09:39    646s] *Info:       72.8       2.27   17.0   2.55 bufbda (I,Z)
[10/29 16:09:39    646s] *Info:     2364.6       2.17   17.0  17.92 dl04d2 (I,Z)
[10/29 16:09:39    646s] *Info:     2406.9       2.17   18.0  10.01 dl04d4 (I,Z)
[10/29 16:09:39    646s] *Info:       91.0       2.27   19.0   2.54 bufbdf (I,Z)
[10/29 16:09:39    646s] *Info:      107.8       2.24   24.0   1.79 bufbdk (I,Z)
[10/29 16:09:39    646s] =================================================================
[10/29 16:09:39    646s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1436.9M, totSessionCpu=0:10:47 **
[10/29 16:09:39    646s] Info: 0 don't touch net , 104 undriven nets excluded from IPO operation.
[10/29 16:09:39    646s] Info: 102 io nets excluded
[10/29 16:09:39    646s] Info: 1 clock net  excluded from IPO operation.
[10/29 16:09:39    646s] --------------------------------------------------- 
[10/29 16:09:39    646s]    Hold Timing Summary  - Initial 
[10/29 16:09:39    646s] --------------------------------------------------- 
[10/29 16:09:39    646s]  Target slack: 0.000 ns
[10/29 16:09:39    646s] View: my_analysis_view_hold 
[10/29 16:09:39    646s] 	WNS: 0.005 
[10/29 16:09:39    646s] 	TNS: 0.000 
[10/29 16:09:39    646s] 	VP: 0 
[10/29 16:09:39    646s] 	Worst hold path end point: multiplier_in2_in_reg[11]/SD 
[10/29 16:09:39    646s] --------------------------------------------------- 
[10/29 16:09:39    646s]    Setup Timing Summary  - Initial 
[10/29 16:09:39    646s] --------------------------------------------------- 
[10/29 16:09:39    646s]  Target slack: 0.000 ns
[10/29 16:09:39    646s] View: my_analysis_view_setup 
[10/29 16:09:39    646s] 	WNS: 72.289 
[10/29 16:09:39    646s] 	TNS: 0.000 
[10/29 16:09:39    646s] 	VP: 0 
[10/29 16:09:39    646s] 	Worst setup path end point:M1/out_exp_reg[5]/D 
[10/29 16:09:39    646s] --------------------------------------------------- 
[10/29 16:09:39    646s] *** Hold timing is met. Hold fixing is not needed 
[10/29 16:09:39    646s] Reported timing to dir ./timingReports
[10/29 16:09:39    646s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1435.2M, totSessionCpu=0:10:47 **
[10/29 16:09:39    646s] End AAE Lib Interpolated Model. (MEM=1598.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:39    646s] **INFO: Starting Blocking QThread with 1 CPU
[10/29 16:09:39    646s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[10/29 16:09:39    646s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[10/29 16:09:39    646s] #################################################################################
[10/29 16:09:39    646s] # Design Stage: PostRoute
[10/29 16:09:39    646s] # Design Name: ieee754
[10/29 16:09:39    646s] # Design Mode: 90nm
[10/29 16:09:39    646s] # Analysis Mode: MMMC OCV 
[10/29 16:09:39    646s] # Parasitics Mode: SPEF/RCDB
[10/29 16:09:39    646s] # Signoff Settings: SI Off 
[10/29 16:09:39    646s] #################################################################################
[10/29 16:09:39    646s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:09:39    646s] Calculate late delays in OCV mode...
[10/29 16:09:39    646s] Calculate early delays in OCV mode...
[10/29 16:09:39    646s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[10/29 16:09:39    646s] Start delay calculation (fullDC) (1 T). (MEM=0)
[10/29 16:09:39    646s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[10/29 16:09:39    646s] End AAE Lib Interpolated Model. (MEM=4.35547 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:39    646s] Total number of fetched objects 15275
[10/29 16:09:39    646s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:09:39    646s] End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[10/29 16:09:39    646s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
[10/29 16:09:39    646s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 0.0M) ***
[10/29 16:09:39    646s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:00:07.9 mem=0.0M)
[10/29 16:09:39    646s] *** QThread HoldRpt [finish] : cpu/real = 0:00:04.1/0:00:04.0 (1.0), mem = 0.0M
[10/29 16:09:43    650s]  
_______________________________________________________________________
[10/29 16:09:44    651s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 
Hold  views included:
 my_analysis_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 72.289  | 72.289  | 93.424  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.218  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.9, REAL=0:00:05.0, MEM=1600.3M
[10/29 16:09:44    651s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1435.2M, totSessionCpu=0:10:52 **
[10/29 16:09:44    651s] *** Finished optDesign ***
[10/29 16:09:44    651s] 
[10/29 16:09:44    651s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.2 real=0:00:21.0)
[10/29 16:09:44    651s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 16:09:44    651s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:02.3 real=0:00:02.4)
[10/29 16:09:44    651s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 16:09:44    651s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:11.4 real=0:00:12.0)
[10/29 16:09:44    651s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 16:09:44    651s] Info: pop threads available for lower-level modules during optimization.
[10/29 16:09:44    651s] Deleting Lib Analyzer.
[10/29 16:09:44    651s] Opening parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d' for reading.
[10/29 16:09:44    651s] Closing parasitic data file '/tmp/innovus_temp_14106_cadence6_vlsi6_ZRtU9l/ieee754_14106_MruHof.rcdb.d'. 15206 times net's RC data read were performed.
[10/29 16:09:44    651s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1606.3M)
[10/29 16:09:44    651s] Info: Destroy the CCOpt slew target map.
[10/29 16:11:01    659s] <CMD> timeDesign -postRoute
[10/29 16:11:01    659s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/29 16:11:01    659s] Effort level <high> specified for reg2reg path_group
[10/29 16:11:02    660s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 72.289  | 72.289  | 93.424  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1354   |  1248   |   296   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.870%
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/29 16:11:02    660s] Total CPU time: 1.15 sec
[10/29 16:11:02    660s] Total Real time: 1.0 sec
[10/29 16:11:02    660s] Total Memory Usage: 1564.300781 Mbytes
[10/29 16:11:12    661s] <CMD> report_timing
[10/29 16:11:32    663s] <CMD> setAnalysisMode -checkType hold
[10/29 16:11:39    664s] <CMD> report_timing 
[10/29 16:11:39    664s] #################################################################################
[10/29 16:11:39    664s] # Design Stage: PostRoute
[10/29 16:11:39    664s] # Design Name: ieee754
[10/29 16:11:39    664s] # Design Mode: 90nm
[10/29 16:11:39    664s] # Analysis Mode: MMMC OCV 
[10/29 16:11:39    664s] # Parasitics Mode: SPEF/RCDB
[10/29 16:11:39    664s] # Signoff Settings: SI Off 
[10/29 16:11:39    664s] #################################################################################
[10/29 16:11:39    664s] AAE_INFO: 1 threads acquired from CTE.
[10/29 16:11:39    664s] Calculate late delays in OCV mode...
[10/29 16:11:39    664s] Calculate early delays in OCV mode...
[10/29 16:11:39    664s] Topological Sorting (REAL = 0:00:00.0, MEM = 1541.9M, InitMEM = 1541.9M)
[10/29 16:11:39    664s] Start delay calculation (fullDC) (1 T). (MEM=1541.9)
[10/29 16:11:39    664s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[10/29 16:11:39    664s] End AAE Lib Interpolated Model. (MEM=1566.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:11:43    667s] Total number of fetched objects 15275
[10/29 16:11:43    667s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:11:43    667s] End delay calculation. (MEM=1660.14 CPU=0:00:03.1 REAL=0:00:03.0)
[10/29 16:11:43    667s] End delay calculation (fullDC). (MEM=1660.14 CPU=0:00:03.3 REAL=0:00:04.0)
[10/29 16:11:43    667s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1660.1M) ***
[10/29 16:12:35    672s] <CMD> report_power
[10/29 16:12:35    672s] 
[10/29 16:12:35    672s] Power Net Detected:
[10/29 16:12:35    672s]     Voltage	    Name
[10/29 16:12:35    672s]     0.00V	    VSSO
[10/29 16:12:35    672s]     0.00V	    VSS
[10/29 16:12:35    672s]     1.98V	    VDDO
[10/29 16:12:35    672s]     1.98V	    VDD
[10/29 16:12:35    672s] 
[10/29 16:12:35    672s] Begin Power Analysis
[10/29 16:12:35    672s] 
[10/29 16:12:35    673s]     0.00V	    VSSO
[10/29 16:12:35    673s]     0.00V	    VSS
[10/29 16:12:35    673s]     1.98V	    VDDO
[10/29 16:12:35    673s]     1.98V	    VDD
[10/29 16:12:35    673s] Begin Processing Timing Library for Power Calculation
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Begin Processing Timing Library for Power Calculation
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Begin Processing Power Net/Grid for Power Calculation
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1428.93MB/1428.93MB)
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Begin Processing Timing Window Data for Power Calculation
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1429.79MB/1429.79MB)
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Begin Processing User Attributes
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1429.85MB/1429.85MB)
[10/29 16:12:35    673s] 
[10/29 16:12:35    673s] Begin Processing Signal Activity
[10/29 16:12:35    673s] 
[10/29 16:12:36    673s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.10MB/1430.10MB)
[10/29 16:12:36    673s] 
[10/29 16:12:36    673s] Begin Power Computation
[10/29 16:12:36    673s] 
[10/29 16:12:36    673s]       ----------------------------------------------------------
[10/29 16:12:36    673s]       # of cell(s) missing both power/leakage table: 0
[10/29 16:12:36    673s]       # of cell(s) missing power table: 0
[10/29 16:12:36    673s]       # of cell(s) missing leakage table: 0
[10/29 16:12:36    673s]       # of MSMV cell(s) missing power_level: 0
[10/29 16:12:36    673s]       ----------------------------------------------------------
[10/29 16:12:36    673s] 
[10/29 16:12:36    673s] 
[10/29 16:12:37    674s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total)=1430.43MB/1430.43MB)
[10/29 16:12:37    674s] 
[10/29 16:12:37    674s] Begin Processing User Attributes
[10/29 16:12:37    674s] 
[10/29 16:12:37    674s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.43MB/1430.43MB)
[10/29 16:12:37    674s] 
[10/29 16:12:37    674s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1430.49MB/1430.49MB)
[10/29 16:12:37    674s] 
[10/29 16:13:19    678s] <CMD> report_constraint -all_violators
[10/29 16:14:13    683s] <CMD> report_ccopt_skew_groups
[10/29 16:14:13    683s] End AAE Lib Interpolated Model. (MEM=1662.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Skew Group Structure:
[10/29 16:14:13    683s] =====================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] ----------------------------------------------------------------------
[10/29 16:14:13    683s] Skew Group                Sources    Constrained Sinks    Ignore Sinks
[10/29 16:14:13    683s] ----------------------------------------------------------------------
[10/29 16:14:13    683s] clk/my_constraint_mode       1             1242                1
[10/29 16:14:13    683s] ----------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Skew Group Summary:
[10/29 16:14:13    683s] ===================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Timing Corner                      Skew Group                ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[10/29 16:14:13    683s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] my_delay_corner_max:setup.early    clk/my_constraint_mode        -        0.000     0.000     0.000        0.000       ignored                  -         0.000              -
[10/29 16:14:13    683s] my_delay_corner_max:setup.late     clk/my_constraint_mode    none         0.000     0.000     0.000        0.000       explicit             0.020         0.000    100% {0.000, 0.000}
[10/29 16:14:13    683s] my_delay_corner_min:hold.early     clk/my_constraint_mode        -        0.000     0.000     0.000        0.000       ignored                  -         0.000              -
[10/29 16:14:13    683s] my_delay_corner_min:hold.late      clk/my_constraint_mode        -        0.000     0.000     0.000        0.000       ignored                  -         0.000              -
[10/29 16:14:13    683s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] * - indicates that target was not met.
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Skew Group Min/Max path pins:
[10/29 16:14:13    683s] =============================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] -------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Timing Corner                      Skew Group                Min ID    PathID    Max ID    PathID
[10/29 16:14:13    683s] -------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] my_delay_corner_max:setup.early    clk/my_constraint_mode    0.000       1       0.000       2
[10/29 16:14:13    683s] -    min status_reg[5]/CP
[10/29 16:14:13    683s] -    max status_reg[5]/CP
[10/29 16:14:13    683s] my_delay_corner_max:setup.late     clk/my_constraint_mode    0.000       3       0.000       4
[10/29 16:14:13    683s] -    min status_reg[5]/CP
[10/29 16:14:13    683s] -    max status_reg[5]/CP
[10/29 16:14:13    683s] my_delay_corner_min:hold.early     clk/my_constraint_mode    0.000       5       0.000       6
[10/29 16:14:13    683s] -    min status_reg[5]/CP
[10/29 16:14:13    683s] -    max status_reg[5]/CP
[10/29 16:14:13    683s] my_delay_corner_min:hold.late      clk/my_constraint_mode    0.000       7       0.000       8
[10/29 16:14:13    683s] -    min status_reg[5]/CP
[10/29 16:14:13    683s] -    max status_reg[5]/CP
[10/29 16:14:13    683s] -------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_max:setup.early, min clock_path:
[10/29 16:14:13    683s] =========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 1
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : status_reg[5]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] status_reg[5]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1575.000,1708.560)  1580.425  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_max:setup.early, max clock_path:
[10/29 16:14:13    683s] =========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 2
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1472.520,1209.040)  1977.465  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_max:setup.late, min clock_path:
[10/29 16:14:13    683s] ========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 3
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : status_reg[5]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] status_reg[5]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1575.000,1708.560)  1580.425  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_max:setup.late, max clock_path:
[10/29 16:14:13    683s] ========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 4
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1472.520,1209.040)  1977.465  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_min:hold.early, min clock_path:
[10/29 16:14:13    683s] ========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 5
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : status_reg[5]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] status_reg[5]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1575.000,1708.560)  1580.425  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_min:hold.early, max clock_path:
[10/29 16:14:13    683s] ========================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 6
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1472.520,1209.040)  1977.465  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_min:hold.late, min clock_path:
[10/29 16:14:13    683s] =======================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 7
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : status_reg[5]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] status_reg[5]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1575.000,1708.560)  1580.425  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] Timing for timing corner my_delay_corner_min:hold.late, max clock_path:
[10/29 16:14:13    683s] =======================================================================
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] PathID    : 8
[10/29 16:14:13    683s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[10/29 16:14:13    683s] Start     : clk
[10/29 16:14:13    683s] End       : A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] Delay     : 0.000
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[10/29 16:14:13    683s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[10/29 16:14:13    683s] -- Clockpath trace -------------------------------------------------------------------------------
[10/29 16:14:13    683s] clk
[10/29 16:14:13    683s] -     -         rise   -       0.000   0.000  0.000  (1256.460,2970.445)  -          1243   
[10/29 16:14:13    683s] A1/norm1/out_e_reg[0]/CP
[10/29 16:14:13    683s] -     dfnrq1    rise   0.000   0.000   0.000  -      (1472.520,1209.040)  1977.465  -       
[10/29 16:14:13    683s] --------------------------------------------------------------------------------------------------
[10/29 16:14:13    683s] 
[10/29 16:14:13    683s] 
[10/29 16:14:47    687s] <CMD> fit
[10/29 16:14:56    688s] <CMD> fit
[10/29 16:14:59    688s] <CMD> fit
[10/29 16:15:07    690s] <CMD> fit
[10/29 16:15:39    693s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[10/29 16:15:39    693s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/29 16:15:39    693s] Type 'man IMPSP-5217' for more detail.
[10/29 16:15:39    693s] Core basic site is CoreSite
[10/29 16:15:39    693s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 16:15:39    693s] Mark StBox On SiteArr starts
[10/29 16:15:39    693s] Mark StBox On SiteArr ends
[10/29 16:15:39    693s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1671.7MB).
[10/29 16:15:39    693s]   Signal wire search tree: 310731 elements. (cpu=0:00:00.1, mem=0.0M)
[10/29 16:15:43    696s] *INFO: Adding fillers to top-module.
[10/29 16:15:43    696s] *INFO:   Added 204117 filler insts (cell feedth9 / prefix FILLER).
[10/29 16:15:43    696s] *INFO: Total 204117 filler insts added - prefix FILLER (CPU: 0:00:03.7).
[10/29 16:15:43    696s] For 204117 new insts, 204117 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:15:43    696s] 204117 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:15:43    696s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:15:43    696s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:15:43    696s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:15:43    696s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/29 16:15:43    696s] *INFO: Second pass addFiller without DRC checking.
[10/29 16:15:43    696s] *INFO: Adding fillers to top-module.
[10/29 16:15:43    696s] *INFO:   Added 573 filler insts (cell feedth9 / prefix FILLER_incr).
[10/29 16:15:43    696s] *INFO: Total 573 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[10/29 16:15:43    696s] For 573 new insts, 573 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:15:43    696s] 573 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:15:43    696s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:15:43    696s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:15:43    696s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:15:43    696s] Pre-route DRC Violation:	573
[10/29 16:15:56    698s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[10/29 16:15:56    698s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/29 16:15:56    698s] Type 'man IMPSP-5217' for more detail.
[10/29 16:15:56    698s] Core basic site is CoreSite
[10/29 16:15:56    698s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 16:15:56    698s] Mark StBox On SiteArr starts
[10/29 16:15:56    698s] Mark StBox On SiteArr ends
[10/29 16:15:56    698s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1748.7MB).
[10/29 16:15:56    698s]   Signal wire search tree: 310731 elements. (cpu=0:00:00.1, mem=0.0M)
[10/29 16:15:57    699s] *INFO: Adding fillers to top-module.
[10/29 16:15:57    699s] *INFO:   Added 12329 filler insts (cell feedth3 / prefix FILLER).
[10/29 16:15:57    699s] *INFO: Total 12329 filler insts added - prefix FILLER (CPU: 0:00:01.2).
[10/29 16:15:57    699s] For 12329 new insts, 12329 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:15:57    699s] 12329 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:15:57    699s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:15:57    699s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:15:57    699s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:15:57    699s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/29 16:15:57    699s] *INFO: Second pass addFiller without DRC checking.
[10/29 16:15:57    699s] *INFO: Adding fillers to top-module.
[10/29 16:15:57    699s] *INFO:   Added 368 filler insts (cell feedth3 / prefix FILLER_incr).
[10/29 16:15:57    699s] *INFO: Total 368 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[10/29 16:15:57    699s] For 368 new insts, 368 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:15:57    699s] 368 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:15:57    699s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:15:57    699s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:15:57    699s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:15:57    699s] Pre-route DRC Violation:	368
[10/29 16:16:06    700s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[10/29 16:16:06    700s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/29 16:16:06    700s] Type 'man IMPSP-5217' for more detail.
[10/29 16:16:06    700s] Core basic site is CoreSite
[10/29 16:16:06    700s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/29 16:16:06    700s] Mark StBox On SiteArr starts
[10/29 16:16:06    700s] Mark StBox On SiteArr ends
[10/29 16:16:06    700s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1757.7MB).
[10/29 16:16:06    700s]   Signal wire search tree: 310731 elements. (cpu=0:00:00.1, mem=0.0M)
[10/29 16:16:07    701s] *INFO: Adding fillers to top-module.
[10/29 16:16:07    701s] *INFO:   Added 25207 filler insts (cell feedth / prefix FILLER).
[10/29 16:16:07    701s] *INFO: Total 25207 filler insts added - prefix FILLER (CPU: 0:00:01.5).
[10/29 16:16:07    701s] For 25207 new insts, 25207 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:16:07    701s] 25207 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:16:07    701s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:16:07    701s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:16:07    701s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:16:07    701s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/29 16:16:07    701s] *INFO: Second pass addFiller without DRC checking.
[10/29 16:16:07    701s] *INFO: Adding fillers to top-module.
[10/29 16:16:07    701s] *INFO:   Added 621 filler insts (cell feedth / prefix FILLER_incr).
[10/29 16:16:07    701s] *INFO: Total 621 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[10/29 16:16:07    702s] For 621 new insts, 621 new pwr-pin connections were made to global net 'VDD'.
[10/29 16:16:07    702s] 621 new gnd-pin connections were made to global net 'VSS'.
[10/29 16:16:07    702s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[10/29 16:16:07    702s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[10/29 16:16:07    702s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/29 16:16:07    702s] Pre-route DRC Violation:	621
[10/29 16:16:19    703s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[10/29 16:16:27    703s] <CMD> verifyGeometry
[10/29 16:16:27    703s]  *** Starting Verify Geometry (MEM: 1773.7) ***
[10/29 16:16:27    703s] 
[10/29 16:16:27    703s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[10/29 16:16:27    703s]   VERIFY GEOMETRY ...... Starting Verification
[10/29 16:16:27    703s]   VERIFY GEOMETRY ...... Initializing
[10/29 16:16:27    703s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[10/29 16:16:27    703s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[10/29 16:16:27    703s]                   ...... bin size: 4160
[10/29 16:16:27    703s]   VERIFY GEOMETRY ...... SubArea : 1 of 36
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... Wiring         :  252 Viols.
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 252 Viols. 0 Wrngs.
[10/29 16:16:27    704s]   VERIFY GEOMETRY ...... SubArea : 2 of 36
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Wiring         :  241 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 241 Viols. 0 Wrngs.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... SubArea : 3 of 36
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Wiring         :  311 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 311 Viols. 0 Wrngs.
[10/29 16:16:28    704s]   VERIFY GEOMETRY ...... SubArea : 4 of 36
[10/29 16:16:28    705s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[10/29 16:16:28    705s] VG: elapsed time: 1.00
[10/29 16:16:28    705s] Begin Summary ...
[10/29 16:16:28    705s]   Cells       : 0
[10/29 16:16:28    705s]   SameNet     : 0
[10/29 16:16:28    705s]   Wiring      : 1
[10/29 16:16:28    705s]   Antenna     : 0
[10/29 16:16:28    705s]   Short       : 999
[10/29 16:16:28    705s]   Overlap     : 0
[10/29 16:16:28    705s] End Summary
[10/29 16:16:28    705s] 
[10/29 16:16:28    705s]   Verification Complete : 1000 Viols.  0 Wrngs.
[10/29 16:16:28    705s] 
[10/29 16:16:28    705s] **********End: VERIFY GEOMETRY**********
[10/29 16:16:28    705s]  *** verify geometry (CPU: 0:00:01.1  MEM: 145.8M)
[10/29 16:16:28    705s] 
[10/29 16:16:41    706s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -disable_rules -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -quiet -area
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -quiet -layer_range
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -check_implant -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -check_only -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[10/29 16:16:51    707s] <CMD> get_verify_drc_mode -limit -quiet
[10/29 16:16:51    707s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report test.drc.rpt -limit 1000
[10/29 16:16:51    707s] <CMD> verify_drc
[10/29 16:16:51    707s] #-report test.drc.rpt                    # string, default="", user setting
[10/29 16:16:51    707s]  *** Starting Verify DRC (MEM: 1919.5) ***
[10/29 16:16:51    707s] 
[10/29 16:16:51    707s]   VERIFY DRC ...... Starting Verification
[10/29 16:16:51    707s]   VERIFY DRC ...... Initializing
[10/29 16:16:51    707s]   VERIFY DRC ...... Deleting Existing Violations
[10/29 16:16:51    707s]   VERIFY DRC ...... Creating Sub-Areas
[10/29 16:16:51    707s]   VERIFY DRC ...... Using new threading
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 231.840 231.840} 1 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {231.840 0.000 463.680 231.840} 2 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {463.680 0.000 695.520 231.840} 3 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {695.520 0.000 927.360 231.840} 4 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {927.360 0.000 1159.200 231.840} 5 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1159.200 0.000 1391.040 231.840} 6 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1391.040 0.000 1622.880 231.840} 7 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1622.880 0.000 1854.720 231.840} 8 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1854.720 0.000 2086.560 231.840} 9 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2086.560 0.000 2318.400 231.840} 10 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2318.400 0.000 2550.240 231.840} 11 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2550.240 0.000 2782.080 231.840} 12 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2782.080 0.000 3013.920 231.840} 13 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {3013.920 0.000 3220.000 231.840} 14 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {0.000 231.840 231.840 463.680} 15 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {231.840 231.840 463.680 463.680} 16 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {463.680 231.840 695.520 463.680} 17 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {695.520 231.840 927.360 463.680} 18 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {927.360 231.840 1159.200 463.680} 19 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 19 complete 16 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1159.200 231.840 1391.040 463.680} 20 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 20 complete 15 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1391.040 231.840 1622.880 463.680} 21 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 21 complete 18 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1622.880 231.840 1854.720 463.680} 22 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {1854.720 231.840 2086.560 463.680} 23 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2086.560 231.840 2318.400 463.680} 24 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2318.400 231.840 2550.240 463.680} 25 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2550.240 231.840 2782.080 463.680} 26 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {2782.080 231.840 3013.920 463.680} 27 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {3013.920 231.840 3220.000 463.680} 28 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {0.000 463.680 231.840 695.520} 29 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {231.840 463.680 463.680 695.520} 30 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {463.680 463.680 695.520 695.520} 31 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {695.520 463.680 927.360 695.520} 32 of 196
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area : 32 complete 18 Viols.
[10/29 16:16:51    707s]   VERIFY DRC ...... Sub-Area: {927.360 463.680 1159.200 695.520} 33 of 196
[10/29 16:16:52    707s]   VERIFY DRC ...... Sub-Area : 33 complete 41 Viols.
[10/29 16:16:52    707s]   VERIFY DRC ...... Sub-Area: {1159.200 463.680 1391.040 695.520} 34 of 196
[10/29 16:16:52    707s]   VERIFY DRC ...... Sub-Area : 34 complete 34 Viols.
[10/29 16:16:52    707s]   VERIFY DRC ...... Sub-Area: {1391.040 463.680 1622.880 695.520} 35 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 35 complete 41 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {1622.880 463.680 1854.720 695.520} 36 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 36 complete 37 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {1854.720 463.680 2086.560 695.520} 37 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {2086.560 463.680 2318.400 695.520} 38 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 38 complete 1 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {2318.400 463.680 2550.240 695.520} 39 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {2550.240 463.680 2782.080 695.520} 40 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {2782.080 463.680 3013.920 695.520} 41 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {3013.920 463.680 3220.000 695.520} 42 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {0.000 695.520 231.840 927.360} 43 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {231.840 695.520 463.680 927.360} 44 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {463.680 695.520 695.520 927.360} 45 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {695.520 695.520 927.360 927.360} 46 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 46 complete 16 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {927.360 695.520 1159.200 927.360} 47 of 196
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area : 47 complete 52 Viols.
[10/29 16:16:52    708s]   VERIFY DRC ...... Sub-Area: {1159.200 695.520 1391.040 927.360} 48 of 196
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area : 48 complete 37 Viols.
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area: {1391.040 695.520 1622.880 927.360} 49 of 196
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area : 49 complete 29 Viols.
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area: {1622.880 695.520 1854.720 927.360} 50 of 196
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area : 50 complete 24 Viols.
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area: {1854.720 695.520 2086.560 927.360} 51 of 196
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area: {2086.560 695.520 2318.400 927.360} 52 of 196
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[10/29 16:16:53    708s]   VERIFY DRC ...... Sub-Area: {2318.400 695.520 2550.240 927.360} 53 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {2550.240 695.520 2782.080 927.360} 54 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {2782.080 695.520 3013.920 927.360} 55 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {3013.920 695.520 3220.000 927.360} 56 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {0.000 927.360 231.840 1159.200} 57 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {231.840 927.360 463.680 1159.200} 58 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {463.680 927.360 695.520 1159.200} 59 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {695.520 927.360 927.360 1159.200} 60 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {927.360 927.360 1159.200 1159.200} 61 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 61 complete 26 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {1159.200 927.360 1391.040 1159.200} 62 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 62 complete 38 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {1391.040 927.360 1622.880 1159.200} 63 of 196
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area : 63 complete 35 Viols.
[10/29 16:16:53    709s]   VERIFY DRC ...... Sub-Area: {1622.880 927.360 1854.720 1159.200} 64 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 64 complete 44 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {1854.720 927.360 2086.560 1159.200} 65 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {2086.560 927.360 2318.400 1159.200} 66 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {2318.400 927.360 2550.240 1159.200} 67 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {2550.240 927.360 2782.080 1159.200} 68 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {2782.080 927.360 3013.920 1159.200} 69 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {3013.920 927.360 3220.000 1159.200} 70 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {0.000 1159.200 231.840 1391.040} 71 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {231.840 1159.200 463.680 1391.040} 72 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {463.680 1159.200 695.520 1391.040} 73 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {695.520 1159.200 927.360 1391.040} 74 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {927.360 1159.200 1159.200 1391.040} 75 of 196
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area : 75 complete 28 Viols.
[10/29 16:16:54    709s]   VERIFY DRC ...... Sub-Area: {1159.200 1159.200 1391.040 1391.040} 76 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 76 complete 52 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1391.040 1159.200 1622.880 1391.040} 77 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 77 complete 48 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1622.880 1159.200 1854.720 1391.040} 78 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 78 complete 9 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1854.720 1159.200 2086.560 1391.040} 79 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2086.560 1159.200 2318.400 1391.040} 80 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2318.400 1159.200 2550.240 1391.040} 81 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2550.240 1159.200 2782.080 1391.040} 82 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2782.080 1159.200 3013.920 1391.040} 83 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {3013.920 1159.200 3220.000 1391.040} 84 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {0.000 1391.040 231.840 1622.880} 85 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {231.840 1391.040 463.680 1622.880} 86 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {463.680 1391.040 695.520 1622.880} 87 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {695.520 1391.040 927.360 1622.880} 88 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {927.360 1391.040 1159.200 1622.880} 89 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 89 complete 3 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1159.200 1391.040 1391.040 1622.880} 90 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 90 complete 74 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1391.040 1391.040 1622.880 1622.880} 91 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 91 complete 101 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1622.880 1391.040 1854.720 1622.880} 92 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 92 complete 4 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1854.720 1391.040 2086.560 1622.880} 93 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2086.560 1391.040 2318.400 1622.880} 94 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2318.400 1391.040 2550.240 1622.880} 95 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2550.240 1391.040 2782.080 1622.880} 96 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2782.080 1391.040 3013.920 1622.880} 97 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {3013.920 1391.040 3220.000 1622.880} 98 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {0.000 1622.880 231.840 1854.720} 99 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {231.840 1622.880 463.680 1854.720} 100 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {463.680 1622.880 695.520 1854.720} 101 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {695.520 1622.880 927.360 1854.720} 102 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {927.360 1622.880 1159.200 1854.720} 103 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1159.200 1622.880 1391.040 1854.720} 104 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1391.040 1622.880 1622.880 1854.720} 105 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 105 complete 5 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1622.880 1622.880 1854.720 1854.720} 106 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1854.720 1622.880 2086.560 1854.720} 107 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2086.560 1622.880 2318.400 1854.720} 108 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2318.400 1622.880 2550.240 1854.720} 109 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2550.240 1622.880 2782.080 1854.720} 110 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2782.080 1622.880 3013.920 1854.720} 111 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {3013.920 1622.880 3220.000 1854.720} 112 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {0.000 1854.720 231.840 2086.560} 113 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {231.840 1854.720 463.680 2086.560} 114 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {463.680 1854.720 695.520 2086.560} 115 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {695.520 1854.720 927.360 2086.560} 116 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {927.360 1854.720 1159.200 2086.560} 117 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1159.200 1854.720 1391.040 2086.560} 118 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1391.040 1854.720 1622.880 2086.560} 119 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1622.880 1854.720 1854.720 2086.560} 120 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {1854.720 1854.720 2086.560 2086.560} 121 of 196
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[10/29 16:16:54    710s]   VERIFY DRC ...... Sub-Area: {2086.560 1854.720 2318.400 2086.560} 122 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2318.400 1854.720 2550.240 2086.560} 123 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2550.240 1854.720 2782.080 2086.560} 124 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2782.080 1854.720 3013.920 2086.560} 125 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {3013.920 1854.720 3220.000 2086.560} 126 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {0.000 2086.560 231.840 2318.400} 127 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {231.840 2086.560 463.680 2318.400} 128 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {463.680 2086.560 695.520 2318.400} 129 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {695.520 2086.560 927.360 2318.400} 130 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {927.360 2086.560 1159.200 2318.400} 131 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1159.200 2086.560 1391.040 2318.400} 132 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1391.040 2086.560 1622.880 2318.400} 133 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1622.880 2086.560 1854.720 2318.400} 134 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1854.720 2086.560 2086.560 2318.400} 135 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2086.560 2086.560 2318.400 2318.400} 136 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2318.400 2086.560 2550.240 2318.400} 137 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2550.240 2086.560 2782.080 2318.400} 138 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2782.080 2086.560 3013.920 2318.400} 139 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {3013.920 2086.560 3220.000 2318.400} 140 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {0.000 2318.400 231.840 2550.240} 141 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {231.840 2318.400 463.680 2550.240} 142 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {463.680 2318.400 695.520 2550.240} 143 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {695.520 2318.400 927.360 2550.240} 144 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {927.360 2318.400 1159.200 2550.240} 145 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1159.200 2318.400 1391.040 2550.240} 146 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1391.040 2318.400 1622.880 2550.240} 147 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1622.880 2318.400 1854.720 2550.240} 148 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1854.720 2318.400 2086.560 2550.240} 149 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2086.560 2318.400 2318.400 2550.240} 150 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2318.400 2318.400 2550.240 2550.240} 151 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2550.240 2318.400 2782.080 2550.240} 152 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2782.080 2318.400 3013.920 2550.240} 153 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {3013.920 2318.400 3220.000 2550.240} 154 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {0.000 2550.240 231.840 2782.080} 155 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {231.840 2550.240 463.680 2782.080} 156 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {463.680 2550.240 695.520 2782.080} 157 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {695.520 2550.240 927.360 2782.080} 158 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {927.360 2550.240 1159.200 2782.080} 159 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1159.200 2550.240 1391.040 2782.080} 160 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1391.040 2550.240 1622.880 2782.080} 161 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1622.880 2550.240 1854.720 2782.080} 162 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {1854.720 2550.240 2086.560 2782.080} 163 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2086.560 2550.240 2318.400 2782.080} 164 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2318.400 2550.240 2550.240 2782.080} 165 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2550.240 2550.240 2782.080 2782.080} 166 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {2782.080 2550.240 3013.920 2782.080} 167 of 196
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[10/29 16:16:55    710s]   VERIFY DRC ...... Sub-Area: {3013.920 2550.240 3220.000 2782.080} 168 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {0.000 2782.080 231.840 3013.920} 169 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {231.840 2782.080 463.680 3013.920} 170 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {463.680 2782.080 695.520 3013.920} 171 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {695.520 2782.080 927.360 3013.920} 172 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {927.360 2782.080 1159.200 3013.920} 173 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1159.200 2782.080 1391.040 3013.920} 174 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1391.040 2782.080 1622.880 3013.920} 175 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1622.880 2782.080 1854.720 3013.920} 176 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1854.720 2782.080 2086.560 3013.920} 177 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2086.560 2782.080 2318.400 3013.920} 178 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2318.400 2782.080 2550.240 3013.920} 179 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2550.240 2782.080 2782.080 3013.920} 180 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2782.080 2782.080 3013.920 3013.920} 181 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {3013.920 2782.080 3220.000 3013.920} 182 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {0.000 3013.920 231.840 3220.000} 183 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {231.840 3013.920 463.680 3220.000} 184 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {463.680 3013.920 695.520 3220.000} 185 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {695.520 3013.920 927.360 3220.000} 186 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {927.360 3013.920 1159.200 3220.000} 187 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1159.200 3013.920 1391.040 3220.000} 188 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1391.040 3013.920 1622.880 3220.000} 189 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1622.880 3013.920 1854.720 3220.000} 190 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {1854.720 3013.920 2086.560 3220.000} 191 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2086.560 3013.920 2318.400 3220.000} 192 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2318.400 3013.920 2550.240 3220.000} 193 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2550.240 3013.920 2782.080 3220.000} 194 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {2782.080 3013.920 3013.920 3220.000} 195 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area: {3013.920 3013.920 3220.000 3220.000} 196 of 196
[10/29 16:16:55    711s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[10/29 16:16:55    711s] 
[10/29 16:16:55    711s]   Verification Complete : 846 Viols.
[10/29 16:16:55    711s] 
[10/29 16:16:55    711s]  *** End Verify DRC (CPU: 0:00:03.9  ELAPSED TIME: 4.00  MEM: 1.0M) ***
[10/29 16:16:55    711s] 
[10/29 16:17:13    712s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[10/29 16:17:13    712s] VERIFY_CONNECTIVITY use new engine.
[10/29 16:17:13    712s] 
[10/29 16:17:13    712s] ******** Start: VERIFY CONNECTIVITY ********
[10/29 16:17:13    712s] Start Time: Sat Oct 29 16:17:13 2022
[10/29 16:17:13    712s] 
[10/29 16:17:13    712s] Design Name: ieee754
[10/29 16:17:13    712s] Database Units: 1000
[10/29 16:17:13    712s] Design Boundary: (0.0000, 0.0000) (3220.0000, 3220.0000)
[10/29 16:17:13    712s] Error Limit = 1000; Warning Limit = 50
[10/29 16:17:13    712s] Check all nets
[10/29 16:17:13    713s] **** 16:17:13 **** Processed 5000 nets.
[10/29 16:17:13    713s] **** 16:17:13 **** Processed 10000 nets.
[10/29 16:17:13    713s] **** 16:17:13 **** Processed 15000 nets.
[10/29 16:17:14    714s] Net VDD: has special routes with opens, has regular routing with opens.
[10/29 16:17:14    714s] Net VDDO: no routing.
[10/29 16:17:14    714s] Net VSS: has special routes with opens, has regular routing with opens.
[10/29 16:17:14    714s] Net VSSO: no routing.
[10/29 16:17:14    714s] 
[10/29 16:17:14    714s] Begin Summary 
[10/29 16:17:14    714s]     2 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[10/29 16:17:14    714s]     247 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[10/29 16:17:14    714s]     451 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[10/29 16:17:14    714s]     700 total info(s) created.
[10/29 16:17:14    714s] End Summary
[10/29 16:17:14    714s] 
[10/29 16:17:14    714s] End Time: Sat Oct 29 16:17:14 2022
[10/29 16:17:14    714s] Time Elapsed: 0:00:01.0
[10/29 16:17:14    714s] 
[10/29 16:17:14    714s] ******** End: VERIFY CONNECTIVITY ********
[10/29 16:17:14    714s]   Verification Complete : 700 Viols.  0 Wrngs.
[10/29 16:17:14    714s]   (CPU Time: 0:00:01.7  MEM: 59.312M)
[10/29 16:17:14    714s] 
[10/29 16:17:28    716s] <CMD> fit
[10/29 16:17:31    717s] <CMD> getMultiCpuUsage -localCpu
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -disable_rules -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -quiet -area
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -quiet -layer_range
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -check_implant -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -check_only -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[10/29 16:17:31    717s] <CMD> get_verify_drc_mode -limit -quiet
[10/29 16:17:40    717s] <CMD> verifyConnectivity -type all -noOpen -noAntenna -noWeakConnect -noUnConnPin -noUnroutedNet -noSoftPGConnect -error 1000 -warning 50
[10/29 16:17:40    717s] VERIFY_CONNECTIVITY use new engine.
[10/29 16:17:40    717s] 
[10/29 16:17:40    717s] ******** Start: VERIFY CONNECTIVITY ********
[10/29 16:17:40    717s] Start Time: Sat Oct 29 16:17:40 2022
[10/29 16:17:40    717s] 
[10/29 16:17:40    717s] Design Name: ieee754
[10/29 16:17:40    717s] Database Units: 1000
[10/29 16:17:40    717s] Design Boundary: (0.0000, 0.0000) (3220.0000, 3220.0000)
[10/29 16:17:40    717s] Error Limit = 1000; Warning Limit = 50
[10/29 16:17:40    717s] Check all nets
[10/29 16:17:41    718s] **** 16:17:41 **** Processed 5000 nets.
[10/29 16:17:41    718s] **** 16:17:41 **** Processed 10000 nets.
[10/29 16:17:41    718s] **** 16:17:41 **** Processed 15000 nets.
[10/29 16:17:42    719s] 
[10/29 16:17:42    719s] Begin Summary 
[10/29 16:17:42    719s]   Found no problems or warnings.
[10/29 16:17:42    719s] End Summary
[10/29 16:17:42    719s] 
[10/29 16:17:42    719s] End Time: Sat Oct 29 16:17:42 2022
[10/29 16:17:42    719s] Time Elapsed: 0:00:02.0
[10/29 16:17:42    719s] 
[10/29 16:17:42    719s] ******** End: VERIFY CONNECTIVITY ********
[10/29 16:17:42    719s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/29 16:17:42    719s]   (CPU Time: 0:00:01.5  MEM: -0.688M)
[10/29 16:17:42    719s] 
[10/29 16:18:00    721s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth false -minSpacing false -minArea false -sameNet false -short false -overlap false -offRGrid false -offMGrid false -mergedMGridCheck false -minHole false -implantCheck false -minimumCut false -minStep false -viaEnclosure false -antenna false -insuffMetalOverlap false -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[10/29 16:18:00    721s] <CMD> verifyGeometry
[10/29 16:18:00    721s]  *** Starting Verify Geometry (MEM: 1842.7) ***
[10/29 16:18:00    721s] 
[10/29 16:18:00    721s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Starting Verification
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Initializing
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[10/29 16:18:00    721s]                   ...... bin size: 4160
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... SubArea : 1 of 36
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... SubArea : 2 of 36
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[10/29 16:18:00    721s]   VERIFY GEOMETRY ...... SubArea : 3 of 36
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SubArea : 4 of 36
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SubArea : 5 of 36
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SubArea : 6 of 36
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SubArea : 7 of 36
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[10/29 16:18:01    722s]   VERIFY GEOMETRY ...... SubArea : 8 of 36
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[10/29 16:18:02    723s]   VERIFY GEOMETRY ...... SubArea : 9 of 36
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[10/29 16:18:05    726s]   VERIFY GEOMETRY ...... SubArea : 10 of 36
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SubArea : 11 of 36
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SubArea : 12 of 36
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SubArea : 13 of 36
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[10/29 16:18:06    727s]   VERIFY GEOMETRY ...... SubArea : 14 of 36
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[10/29 16:18:07    727s]   VERIFY GEOMETRY ...... SubArea : 15 of 36
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[10/29 16:18:08    729s]   VERIFY GEOMETRY ...... SubArea : 16 of 36
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[10/29 16:18:09    729s]   VERIFY GEOMETRY ...... SubArea : 17 of 36
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SubArea : 18 of 36
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SubArea : 19 of 36
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SubArea : 20 of 36
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[10/29 16:18:09    730s]   VERIFY GEOMETRY ...... SubArea : 21 of 36
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[10/29 16:18:10    730s]   VERIFY GEOMETRY ...... SubArea : 22 of 36
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SubArea : 23 of 36
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SubArea : 24 of 36
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SubArea : 25 of 36
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
[10/29 16:18:10    731s]   VERIFY GEOMETRY ...... SubArea : 26 of 36
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    731s]   VERIFY GEOMETRY ...... SubArea : 27 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 28 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 29 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 30 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 31 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 32 of 36
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
[10/29 16:18:11    732s]   VERIFY GEOMETRY ...... SubArea : 33 of 36
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... SubArea : 34 of 36
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[10/29 16:18:12    732s]   VERIFY GEOMETRY ...... SubArea : 35 of 36
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... SubArea : 36 of 36
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/29 16:18:12    733s]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
[10/29 16:18:12    733s] VG: elapsed time: 12.00
[10/29 16:18:12    733s] Begin Summary ...
[10/29 16:18:12    733s]   Cells       : 0
[10/29 16:18:12    733s]   SameNet     : 0
[10/29 16:18:12    733s]   Wiring      : 0
[10/29 16:18:12    733s]   Antenna     : 0
[10/29 16:18:12    733s]   Short       : 0
[10/29 16:18:12    733s]   Overlap     : 0
[10/29 16:18:12    733s] End Summary
[10/29 16:18:12    733s] 
[10/29 16:18:12    733s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/29 16:18:12    733s] 
[10/29 16:18:12    733s] **********End: VERIFY GEOMETRY**********
[10/29 16:18:12    733s]  *** verify geometry (CPU: 0:00:11.9  MEM: 231.3M)
[10/29 16:18:12    733s] 
[10/29 16:18:12    733s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[10/29 16:19:23    740s] <CMD> saveNetlist ieee754_post_layout.v
[10/29 16:19:23    740s] Writing Netlist "ieee754_post_layout.v" ...
[10/29 16:19:48    743s] <CMD> dehighlight -select
[10/29 16:20:01    745s] <CMD> uiSetTool cutWire
[10/29 16:20:02    745s] <CMD> set layerNameNoAbbreviation 0
[10/29 16:20:02    745s] <CMD> set layerNameNoAbbreviation 1
[10/29 16:20:03    745s] <CMD> editCutWire -only_visible_wires -line { 1612.021 1305.599 1614.149 1305.599 }
[10/29 16:20:03    745s] Cut-line is auto-snapped from (1612.021000 1305.599000 1614.149000 1305.599000) to (1612.020000 1305.600000 1614.150000 1305.600000).
[10/29 16:20:03    745s] <CMD> set layerNameNoAbbreviation 0
[10/29 16:20:03    745s] <CMD> set layerNameNoAbbreviation 1
[10/29 16:20:04    745s] <CMD> editCutWire -only_visible_wires -line { 1614.403 1305.802 1610.818 1305.802 }
[10/29 16:20:04    745s] Cut-line is auto-snapped from (1614.403000 1305.802000 1610.818000 1305.802000) to (1614.405000 1305.800000 1610.820000 1305.800000).
[10/29 16:20:17    746s] <CMD> fit
[10/29 16:20:18    746s] <CMD> set layerNameNoAbbreviation 0
[10/29 16:20:18    746s] <CMD> set layerNameNoAbbreviation 1
[10/29 16:20:28    748s] <CMD> fit
[10/29 16:20:42    750s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:42    750s] **ERROR: (IMPAFPU-10004):	Cannot find psPM model. Please create psPM model firstly by command create_ps_per_micron_model. 
[10/29 16:20:42    750s] <CMD> set_global report_timing_format {hpin edge net cell delay arrival required}         
[10/29 16:20:42    750s] <CMD> get_proto_mode -verbose -quiet
[10/29 16:20:42    750s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:42    750s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:42    750s] **WARN: (IMPFM-777):	Model file psPM.model does not exist.  psPM.model will be used instead. 
[10/29 16:20:42    750s] The psPM model file psPM.model is used. 
[10/29 16:20:45    751s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:45    751s] **ERROR: (IMPAFPU-10004):	Cannot find psPM model. Please create psPM model firstly by command create_ps_per_micron_model. 
[10/29 16:20:45    751s] <CMD> set_global report_timing_format {hpin edge net cell delay arrival required}         
[10/29 16:20:45    751s] <CMD> get_proto_mode -verbose -quiet
[10/29 16:20:45    751s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:45    751s] <CMD> get_proto_mode -create_dir -quiet
[10/29 16:20:45    751s] **WARN: (IMPFM-777):	Model file psPM.model does not exist.  psPM.model will be used instead. 
[10/29 16:20:45    751s] The psPM model file psPM.model is used. 
[10/29 16:20:55    752s] <CMD> fit
[10/29 16:21:20    755s] <CMD> streamOut Top.gds -mapFile /home/vlsi6/pdk/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds -uniquifyCellNames -units 1000 -mode ALL
[10/29 16:21:20    755s] Finding the highest version number among the merge files
[10/29 16:21:20    755s] Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[10/29 16:21:20    755s] 
[10/29 16:21:20    755s] Parse map file...
[10/29 16:21:20    755s] Writing GDSII file ...
[10/29 16:21:20    755s] 	****** db unit per micron = 1000 ******
[10/29 16:21:20    755s] 	****** output gds2 file unit per micron = 1000 ******
[10/29 16:21:20    755s] 	****** unit scaling factor = 1 ******
[10/29 16:21:20    755s] Output for instance
[10/29 16:21:20    755s] Output for bump
[10/29 16:21:20    755s] Output for physical terminals
[10/29 16:21:20    755s] Output for logical terminals
[10/29 16:21:20    755s] Output for regular nets
[10/29 16:21:21    755s] Output for special nets and metal fills
[10/29 16:21:21    755s] Output for via structure generation
[10/29 16:21:21    755s] Statistics for GDS generated (version 5)
[10/29 16:21:21    755s] ----------------------------------------
[10/29 16:21:21    755s] Stream Out Layer Mapping Information:
[10/29 16:21:21    755s] GDS Layer Number          GDS Layer Name
[10/29 16:21:21    755s] ----------------------------------------
[10/29 16:21:21    755s]     40                                M1
[10/29 16:21:21    755s]     41                                V2
[10/29 16:21:21    755s]     42                                M2
[10/29 16:21:21    755s]     43                                V3
[10/29 16:21:21    755s]     44                                M3
[10/29 16:21:21    755s]     49                             TOP_V
[10/29 16:21:21    755s]     50                             TOP_M
[10/29 16:21:21    755s]     40                                M1
[10/29 16:21:21    755s]     42                                M2
[10/29 16:21:21    755s]     44                                M3
[10/29 16:21:21    755s]     50                             TOP_M
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Stream Out Information Processed for GDS version 5:
[10/29 16:21:21    755s] Units: 1000 DBU
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Object                             Count
[10/29 16:21:21    755s] ----------------------------------------
[10/29 16:21:21    755s] Instances                         257157
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Ports/Pins                             0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Nets                              205708
[10/29 16:21:21    755s]     metal layer M1                 27411
[10/29 16:21:21    755s]     metal layer M2                110290
[10/29 16:21:21    755s]     metal layer M3                 61327
[10/29 16:21:21    755s]     metal layer TOP_M               6680
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s]     Via Instances                 105023
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Special Nets                        1211
[10/29 16:21:21    755s]     metal layer M2                   248
[10/29 16:21:21    755s]     metal layer M3                   611
[10/29 16:21:21    755s]     metal layer TOP_M                352
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s]     Via Instances                    187
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Metal Fills                            0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s]     Via Instances                      0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Metal FillOPCs                         0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s]     Via Instances                      0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Text                               15313
[10/29 16:21:21    755s]     metal layer M1                  4450
[10/29 16:21:21    755s]     metal layer M2                  7540
[10/29 16:21:21    755s]     metal layer M3                  3140
[10/29 16:21:21    755s]     metal layer TOP_M                183
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Blockages                              0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Custom Text                            0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Custom Box                             0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Trim Metal                             0
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] Merging with GDS libraries
[10/29 16:21:21    755s] Scanning GDS file /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[10/29 16:21:21    755s] Merging GDS file /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[10/29 16:21:21    755s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[10/29 16:21:21    755s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[10/29 16:21:21    755s] 	****** unit scaling factor = 1 ******
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pc3d01 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pc3c01 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pfrelr not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pv0a not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pv0i not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pfeed10000 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pvda not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-217):	Master cell: pvdi not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[10/29 16:21:21    755s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 8
[10/29 16:21:21    755s] 
[10/29 16:21:21    755s] ######Streamout is finished!
[10/29 16:25:26    776s] <CMD> ctd_win -id ctd_window
[10/29 16:25:29    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:29    777s] <CMD> zoomSelected
[10/29 16:25:29    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:29    777s] <CMD> zoomSelected
[10/29 16:25:29    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:29    777s] <CMD> zoomSelected
[10/29 16:25:29    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:29    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:30    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:30    777s] <CMD> zoomSelected
[10/29 16:25:32    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:32    777s] <CMD> zoomSelected
[10/29 16:25:32    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> zoomSelected
[10/29 16:25:32    777s] Set RLRP Inst: D1/recip_S1_N1/norm1/out_m_reg[44]
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectObject IO_Pin clk
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst D1/recip_S0_N0/out_sign_reg
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst D1/recip_S1_2minDN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> selectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> zoomSelected
[10/29 16:25:32    777s] Set RLRP Inst: D1/recip_S1_N1/norm1/out_m_reg[44]
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[45]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[44]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[43]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[42]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[41]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[40]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[39]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[38]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[37]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[36]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[35]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[34]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[33]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[32]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[31]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[30]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[29]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[28]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[27]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[26]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[25]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[24]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[23]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst D1/recip_S1_2minDN0/out_sign_reg
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst D1/recip_S0_N0/out_sign_reg
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[9]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[8]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[22]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[21]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[20]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[19]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[18]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[17]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[16]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[15]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[14]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[13]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[12]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[11]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[10]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[7]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[6]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[5]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[4]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[3]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[2]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[1]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[0]}
[10/29 16:25:32    777s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[9]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[8]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[7]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[6]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[5]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[4]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[3]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[2]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[22]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[21]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[20]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[1]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[19]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[18]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[17]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[16]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[15]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[14]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[13]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[12]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[11]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[10]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[7]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[6]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[5]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[4]}
[10/29 16:25:32    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectObject IO_Pin clk
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/norm1/out_m_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_exp_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S0_N0/out_man_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst D1/recip_S0_N0/out_sign_reg
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/i_m_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_exp_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_2minDN0/out_man_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst D1/recip_S1_2minDN0/out_sign_reg
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[23]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[24]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[25]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[26]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[27]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[28]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[29]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[30]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[31]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[32]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[33]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[34]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[35]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[36]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[37]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[38]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[39]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[40]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[41]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[42]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[43]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[44]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/i_m_reg[45]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[23]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[24]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[25]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[26]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[27]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[28]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[29]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[30]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[31]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[32]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[33]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[34]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[35]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[36]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[37]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[38]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[39]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:32    778s] <CMD> selectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:32    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:32    778s] <CMD> zoomSelected
[10/29 16:25:32    778s] Set RLRP Inst: D1/recip_S1_N1/norm1/out_m_reg[44]
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[39]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[38]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[37]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[36]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[35]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[34]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[33]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[32]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[31]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[30]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[29]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[28]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[27]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[26]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[25]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[24]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[23]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[45]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[44]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[43]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[42]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[41]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[40]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[39]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[38]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[37]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[36]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[35]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[34]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[33]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[32]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[31]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[30]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[29]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[28]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[27]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[26]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[25]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[24]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[23]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_m_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_N1/i_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst D1/recip_S1_DN0/out_sign_reg
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_man_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/out_exp_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[45]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[44]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[43]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[42]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[41]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[40]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[39]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[38]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[37]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[36]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[35]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[34]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[33]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[32]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[31]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[30]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[29]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[28]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[27]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[26]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[25]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[24]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_m_reg[23]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/norm1/out_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[45]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[44]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[43]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[42]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[41]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[40]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[39]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[38]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[37]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[36]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[35]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[34]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[33]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[32]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[31]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[30]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[29]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[28]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[27]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[26]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[25]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[24]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[23]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_m_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_DN0/i_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst D1/recip_S1_2minDN0/out_sign_reg
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_man_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/out_exp_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_m_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/norm1/out_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_m_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S1_2minDN0/i_e_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst D1/recip_S0_N0/out_sign_reg
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_man_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/out_exp_reg[0]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[9]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[8]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[3]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[2]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[22]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[21]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[20]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[1]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[19]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[18]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[17]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[16]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[15]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[14]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[13]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[12]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[11]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_m_reg[10]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[7]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[6]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[5]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[4]}
[10/29 16:25:34    778s] <CMD> deselectInst {D1/recip_S0_N0/norm1/out_e_reg[3]}
[10/29 16:25:34    778s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:34    778s] <CMD> zoomSelected
[10/29 16:25:34    778s] Set RLRP Inst: D1/recip_S1_N1/norm1/out_m_reg[44]
[10/29 16:25:37    779s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:37    779s] <CMD> selectObject IO_Pin clk
[10/29 16:25:37    779s] <CMD> zoomSelected
[10/29 16:25:38    779s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:25:38    779s] <CMD> zoomSelected
[10/29 16:25:38    779s] Set RLRP Inst: D1/recip_S1_N1/out_exp_reg[4]
[10/29 16:25:46    781s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:25:46    781s] <CMD> selectInst {status_reg[5]}
[10/29 16:25:46    781s] <CMD> zoomSelected
[10/29 16:25:46    781s] Set RLRP Inst: status_reg[5]
[10/29 16:25:48    781s] <CMD> deselectInst {status_reg[5]}
[10/29 16:25:51    782s] <CMD> selectObject IO_Pin clk
[10/29 16:25:51    782s] <CMD> selectObject Net clk
[10/29 16:25:51    782s] <CMD> zoomSelected
[10/29 16:25:52    782s] <CMD> deselectObject Net clk
[10/29 16:25:52    782s] <CMD> selectObject IO_Pin clk
[10/29 16:25:52    782s] <CMD> selectObject Net clk
[10/29 16:25:52    782s] <CMD> zoomSelected
[10/29 16:25:52    782s] <CMD> deselectObject Net clk
[10/29 16:25:52    782s] <CMD> selectObject IO_Pin clk
[10/29 16:25:52    782s] <CMD> selectObject Net clk
[10/29 16:25:52    782s] <CMD> zoomSelected
[10/29 16:25:59    783s] <CMD> deselectObject Net clk
[10/29 16:25:59    783s] <CMD> selectObject IO_Pin clk
[10/29 16:25:59    783s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:02    784s] <CMD> selectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:02    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:02    784s] Set RLRP Inst: D1/recip_S2_DN1/norm1/out_m_reg[26]
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:02    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:02    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:02    784s] <CMD> zoomSelected
[10/29 16:26:03    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:03    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:04    784s] Set RLRP Inst: D1/recip_S2_2minDN1/out_man_reg[8]
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:04    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[27]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[28]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[29]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[30]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[31]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[32]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[33]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[34]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[35]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[36]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[37]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[38]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[39]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[2]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[3]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[4]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[5]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[6]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[7]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[8]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[9]}
[10/29 16:26:04    784s] <CMD> selectInst D1/recip_S2_DN1/out_sign_reg
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[20]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[21]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[22]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[23]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[24]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[25]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[26]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[27]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[28]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[29]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[30]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[31]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[32]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[33]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[34]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[35]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[36]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[37]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[38]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[39]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[23]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[24]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[25]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[26]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[27]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[28]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[29]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[30]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[31]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[32]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[33]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[34]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[35]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[36]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[37]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[38]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[39]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[40]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[41]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[42]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[43]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[44]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[45]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[0]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[10]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[11]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[12]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[13]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[14]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[15]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[16]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[17]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[18]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[19]}
[10/29 16:26:04    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[1]}
[10/29 16:26:04    784s] <CMD> zoomSelected
[10/29 16:26:05    784s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[39]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[38]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[37]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[36]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[35]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[34]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[33]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[32]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[31]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[30]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[29]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[28]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[27]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[26]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[25]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[24]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[23]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[45]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[44]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[43]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[42]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[41]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[40]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[39]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[38]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[37]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[36]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[35]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[34]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[33]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[32]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[31]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[30]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[29]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[28]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[27]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[26]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[25]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[24]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[23]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst D1/recip_S2_DN1/out_sign_reg
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[39]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[38]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[37]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[36]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[35]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[34]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[33]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[32]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[31]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[30]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[29]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[28]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[27]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectObject IO_Pin clk
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> selectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[27]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[28]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[29]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[30]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[31]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[32]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[33]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[34]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[35]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[36]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[37]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[38]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[39]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_exp_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[2]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[3]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[4]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[5]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[6]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[7]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[8]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_DN1/out_man_reg[9]}
[10/29 16:26:05    784s] <CMD> selectInst D1/recip_S2_DN1/out_sign_reg
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[20]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[21]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[22]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[23]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[24]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[25]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[26]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[27]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[28]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[29]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[30]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[31]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[32]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[33]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[34]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[35]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[36]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[37]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[38]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[39]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[41]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[42]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[43]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[44]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/i_m_reg[45]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[23]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[24]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[25]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[26]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[27]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[28]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[29]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[30]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[31]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[32]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[33]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[34]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[35]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[36]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[37]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[38]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[39]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[40]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[41]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[42]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[43]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[44]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/norm1/out_m_reg[45]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[0]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[10]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[11]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[12]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[13]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[14]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[15]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[16]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[17]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[18]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[19]}
[10/29 16:26:05    784s] <CMD> selectInst {D1/recip_S2_N2/out_man_reg[1]}
[10/29 16:26:05    784s] <CMD> zoomSelected
[10/29 16:26:05    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:07    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:07    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:07    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:08    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:08    785s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:09    786s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:10    786s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:11    786s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:11    786s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:12    786s] Set RLRP Inst: D1/recip_S2_N2/out_man_reg[1]
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/out_man_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[45]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[44]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[43]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[42]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[41]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[40]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[39]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[38]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[37]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[36]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[35]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[34]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[33]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[32]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[31]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[30]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[29]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[28]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[27]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[26]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[25]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[24]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/norm1/out_m_reg[23]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[45]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[44]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[43]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[42]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[41]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[40]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[39]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[38]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[37]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[36]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[35]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[34]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[33]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[32]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[31]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[30]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[29]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[28]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[27]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[26]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[25]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[24]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[23]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_N2/i_m_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst D1/recip_S2_DN1/out_sign_reg
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[9]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[8]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_man_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/out_exp_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[45]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[44]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[43]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[42]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[41]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[40]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[39]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[38]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[37]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[36]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[35]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[34]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[33]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[32]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[31]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[30]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[29]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[28]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[27]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[26]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[25]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[24]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_m_reg[23]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/norm1/out_e_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[45]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[44]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[43]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[42]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[41]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[40]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[39]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[38]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[37]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[36]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[35]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[34]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[33]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[32]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[31]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[30]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[29]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[28]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[27]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[26]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[25]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[24]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[23]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_m_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_DN1/i_e_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[9]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[8]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_man_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/out_exp_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[9]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[8]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_m_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/norm1/out_e_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[9]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[8]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_m_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S2_2minDN1/i_e_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst D1/recip_S1_N1/out_sign_reg
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[9]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[8]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[22]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[21]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[20]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[19]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[18]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[17]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[16]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[15]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[14]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[13]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[12]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[11]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[10]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_man_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[7]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[6]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[5]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[4]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[3]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[2]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[1]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/out_exp_reg[0]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[45]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[44]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[43]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[42]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[41]}
[10/29 16:26:15    787s] <CMD> deselectInst {D1/recip_S1_N1/norm1/out_m_reg[40]}
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:15    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:15    787s] <CMD> zoomSelected
[10/29 16:26:16    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:16    787s] <CMD> zoomSelected
[10/29 16:26:16    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:16    787s] <CMD> zoomSelected
[10/29 16:26:16    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:16    787s] <CMD> zoomSelected
[10/29 16:26:16    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:16    787s] <CMD> zoomSelected
[10/29 16:26:18    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    787s] <CMD> zoomSelected
[10/29 16:26:18    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    787s] <CMD> zoomSelected
[10/29 16:26:18    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    787s] <CMD> zoomSelected
[10/29 16:26:18    787s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    787s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:18    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:18    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:20    788s] <CMD> selectObject IO_Pin clk
[10/29 16:26:20    788s] <CMD> zoomSelected
[10/29 16:26:21    788s] <CMD> selectObject Net clk
[10/29 16:26:21    788s] <CMD> zoomSelected
[10/29 16:26:21    788s] <CMD> deselectObject Net clk
[10/29 16:26:21    788s] <CMD> selectObject Net clk
[10/29 16:26:21    788s] <CMD> zoomSelected
[10/29 16:26:22    788s] <CMD> deselectObject Net clk
[10/29 16:26:22    788s] <CMD> selectObject Net clk
[10/29 16:26:22    788s] <CMD> zoomSelected
[10/29 16:26:22    789s] <CMD> deselectObject Net clk
[10/29 16:26:22    789s] <CMD> selectObject Net clk
[10/29 16:26:22    789s] <CMD> zoomSelected
[10/29 16:26:26    789s] <CMD> set layerNameNoAbbreviation 0
[10/29 16:26:26    789s] <CMD> set layerNameNoAbbreviation 1
[10/29 16:26:31    790s] <CMD> win off
