{
  "module_name": "clk-mt8192-mdp.c",
  "hash_id": "8165ab12c9c9939b63934599a9771a826a6c245072dc30e920d69c4276058b55",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-mdp.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs mdp0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs mdp1_cg_regs = {\n\t.set_ofs = 0x124,\n\t.clr_ofs = 0x128,\n\t.sta_ofs = 0x120,\n};\n\n#define GATE_MDP0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mdp0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_MDP1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mdp1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mdp_clks[] = {\n\t \n\tGATE_MDP0(CLK_MDP_RDMA0, \"mdp_mdp_rdma0\", \"mdp_sel\", 0),\n\tGATE_MDP0(CLK_MDP_TDSHP0, \"mdp_mdp_tdshp0\", \"mdp_sel\", 1),\n\tGATE_MDP0(CLK_MDP_IMG_DL_ASYNC0, \"mdp_img_dl_async0\", \"mdp_sel\", 2),\n\tGATE_MDP0(CLK_MDP_IMG_DL_ASYNC1, \"mdp_img_dl_async1\", \"mdp_sel\", 3),\n\tGATE_MDP0(CLK_MDP_RDMA1, \"mdp_mdp_rdma1\", \"mdp_sel\", 4),\n\tGATE_MDP0(CLK_MDP_TDSHP1, \"mdp_mdp_tdshp1\", \"mdp_sel\", 5),\n\tGATE_MDP0(CLK_MDP_SMI0, \"mdp_smi0\", \"mdp_sel\", 6),\n\tGATE_MDP0(CLK_MDP_APB_BUS, \"mdp_apb_bus\", \"mdp_sel\", 7),\n\tGATE_MDP0(CLK_MDP_WROT0, \"mdp_mdp_wrot0\", \"mdp_sel\", 8),\n\tGATE_MDP0(CLK_MDP_RSZ0, \"mdp_mdp_rsz0\", \"mdp_sel\", 9),\n\tGATE_MDP0(CLK_MDP_HDR0, \"mdp_mdp_hdr0\", \"mdp_sel\", 10),\n\tGATE_MDP0(CLK_MDP_MUTEX0, \"mdp_mdp_mutex0\", \"mdp_sel\", 11),\n\tGATE_MDP0(CLK_MDP_WROT1, \"mdp_mdp_wrot1\", \"mdp_sel\", 12),\n\tGATE_MDP0(CLK_MDP_RSZ1, \"mdp_mdp_rsz1\", \"mdp_sel\", 13),\n\tGATE_MDP0(CLK_MDP_HDR1, \"mdp_mdp_hdr1\", \"mdp_sel\", 14),\n\tGATE_MDP0(CLK_MDP_FAKE_ENG0, \"mdp_mdp_fake_eng0\", \"mdp_sel\", 15),\n\tGATE_MDP0(CLK_MDP_AAL0, \"mdp_mdp_aal0\", \"mdp_sel\", 16),\n\tGATE_MDP0(CLK_MDP_AAL1, \"mdp_mdp_aal1\", \"mdp_sel\", 17),\n\tGATE_MDP0(CLK_MDP_COLOR0, \"mdp_mdp_color0\", \"mdp_sel\", 18),\n\tGATE_MDP0(CLK_MDP_COLOR1, \"mdp_mdp_color1\", \"mdp_sel\", 19),\n\t \n\tGATE_MDP1(CLK_MDP_IMG_DL_RELAY0_ASYNC0, \"mdp_img_dl_relay0_async0\", \"mdp_sel\", 0),\n\tGATE_MDP1(CLK_MDP_IMG_DL_RELAY1_ASYNC1, \"mdp_img_dl_relay1_async1\", \"mdp_sel\", 8),\n};\n\nstatic const struct mtk_clk_desc mdp_desc = {\n\t.clks = mdp_clks,\n\t.num_clks = ARRAY_SIZE(mdp_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8192_mdp[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8192-mdpsys\",\n\t\t.data = &mdp_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8192_mdp);\n\nstatic struct platform_driver clk_mt8192_mdp_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-mdp\",\n\t\t.of_match_table = of_match_clk_mt8192_mdp,\n\t},\n};\nmodule_platform_driver(clk_mt8192_mdp_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}