Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/my_package/mux_21_isim_beh.exe -prj /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/my_package/mux_21_beh.prj work.mux_21 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/my_package/my_package.vhd" into library work
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/my_package/mux_21.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83176 KB
Fuse CPU Usage: 940 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package my_package
Compiling architecture structural of entity mux_21
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/my_package/mux_21_isim_beh.exe
Fuse Memory Usage: 1175152 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 150 ms
