

================================================================
== Vitis HLS Report for 'exec_pipeline_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Tue Mar 19 21:35:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.423 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  120000021|  120000021|  0.375 sec|  0.375 sec|  120000021|  120000021|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |                   |    Latency (cycles)   | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_27_1  |  120000019|  120000019|        32|         12|          1|  10000000|  yes(frp)|
        +-------------------+-----------+-----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 12, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 35 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 36 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 37 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%st0_cell_a_V = alloca i32 1"   --->   Operation 38 'alloca' 'st0_cell_a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%st0_cell_b_V = alloca i32 1"   --->   Operation 39 'alloca' 'st0_cell_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%uwb_node_V = alloca i32 1"   --->   Operation 40 'alloca' 'uwb_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%st1_input_th_idx_V = alloca i32 1"   --->   Operation 41 'alloca' 'st1_input_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%st1_node_a_V = alloca i32 1"   --->   Operation 42 'alloca' 'st1_node_a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%st1_node_b_V = alloca i32 1"   --->   Operation 43 'alloca' 'st1_node_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%st2_th_idx_V = alloca i32 1"   --->   Operation 44 'alloca' 'st2_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%st2_input_cell_a_V = alloca i32 1"   --->   Operation 45 'alloca' 'st2_input_cell_a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%st2_input_cell_b_V = alloca i32 1"   --->   Operation 46 'alloca' 'st2_input_cell_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%st2_input_va_V = alloca i32 1"   --->   Operation 47 'alloca' 'st2_input_va_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%st2_input_vb_V = alloca i32 1"   --->   Operation 48 'alloca' 'st2_input_vb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%st2_input_vb_V_1 = alloca i32 1"   --->   Operation 49 'alloca' 'st2_input_vb_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%st2_input_vb_V_2 = alloca i32 1"   --->   Operation 50 'alloca' 'st2_input_vb_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%st2_input_vb_V_3 = alloca i32 1"   --->   Operation 51 'alloca' 'st2_input_vb_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%st2_wb_th_idx_V = alloca i32 1"   --->   Operation 52 'alloca' 'st2_wb_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%st2_wb_cell_V = alloca i32 1"   --->   Operation 53 'alloca' 'st2_wb_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%st2_wb_node_V = alloca i32 1"   --->   Operation 54 'alloca' 'st2_wb_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%uwb_th_idx_V = alloca i32 1"   --->   Operation 55 'alloca' 'uwb_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%uwb_cell_V = alloca i32 1"   --->   Operation 56 'alloca' 'uwb_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%uwb_node_V_1 = alloca i32 1"   --->   Operation 57 'alloca' 'uwb_node_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%uwa_th_idx_V = alloca i32 1"   --->   Operation 58 'alloca' 'uwa_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%uwa_cell_V = alloca i32 1"   --->   Operation 59 'alloca' 'uwa_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%uwa_node_V = alloca i32 1"   --->   Operation 60 'alloca' 'uwa_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cell_V = alloca i32 1"   --->   Operation 61 'alloca' 'cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cell_V_1 = alloca i32 1"   --->   Operation 62 'alloca' 'cell_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cell_V_2 = alloca i32 1"   --->   Operation 63 'alloca' 'cell_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cell_V_3 = alloca i32 1"   --->   Operation 64 'alloca' 'cell_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cell_V_4 = alloca i32 1"   --->   Operation 65 'alloca' 'cell_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cell_V_5 = alloca i32 1"   --->   Operation 66 'alloca' 'cell_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cell_V_6 = alloca i32 1"   --->   Operation 67 'alloca' 'cell_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dvac_V_2 = alloca i32 1"   --->   Operation 68 'alloca' 'dvac_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V = alloca i32 1"   --->   Operation 69 'alloca' 'st4_input_dvbc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_1 = alloca i32 1"   --->   Operation 70 'alloca' 'st4_input_dvbc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_2 = alloca i32 1"   --->   Operation 71 'alloca' 'st4_input_dvbc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_3 = alloca i32 1"   --->   Operation 72 'alloca' 'st4_input_dvbc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%st5_input_dvbc_V = alloca i32 1"   --->   Operation 73 'alloca' 'st5_input_dvbc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%st5_input_dvbc_V_1 = alloca i32 1"   --->   Operation 74 'alloca' 'st5_input_dvbc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dvas_V_2 = alloca i32 1"   --->   Operation 75 'alloca' 'dvas_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V = alloca i32 1"   --->   Operation 76 'alloca' 'st5_input_dvbs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_1 = alloca i32 1"   --->   Operation 77 'alloca' 'st5_input_dvbs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_2 = alloca i32 1"   --->   Operation 78 'alloca' 'st5_input_dvbs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_3 = alloca i32 1"   --->   Operation 79 'alloca' 'st5_input_dvbs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%st6_dvac_V = alloca i32 1"   --->   Operation 80 'alloca' 'st6_dvac_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%st6_dvbc_V = alloca i32 1"   --->   Operation 81 'alloca' 'st6_dvbc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%st6_input_dvbs_V = alloca i32 1"   --->   Operation 82 'alloca' 'st6_input_dvbs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%st6_input_dvbs_V_1 = alloca i32 1"   --->   Operation 83 'alloca' 'st6_input_dvbs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%st7_dvas_V = alloca i32 1"   --->   Operation 84 'alloca' 'st7_dvas_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%st7_dvbs_V = alloca i32 1"   --->   Operation 85 'alloca' 'st7_dvbs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%st8_dc_V = alloca i32 1"   --->   Operation 86 'alloca' 'st8_dc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%st8_ds_V = alloca i32 1"   --->   Operation 87 'alloca' 'st8_ds_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%st1_wb_node_V = alloca i32 1"   --->   Operation 88 'alloca' 'st1_wb_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%st0_th_idx_V = alloca i32 1"   --->   Operation 89 'alloca' 'st0_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%st1_wb_cell_V = alloca i32 1"   --->   Operation 90 'alloca' 'st1_wb_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 91 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_2 = alloca i32 1"   --->   Operation 92 'alloca' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_3 = alloca i32 1"   --->   Operation 93 'alloca' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%st1_input_cell_a_V = alloca i32 1"   --->   Operation 94 'alloca' 'st1_input_cell_a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%st1_input_cell_b_V = alloca i32 1"   --->   Operation 95 'alloca' 'st1_input_cell_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%st1_wa_th_idx_V = alloca i32 1"   --->   Operation 96 'alloca' 'st1_wa_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%st1_wa_cell_V = alloca i32 1"   --->   Operation 97 'alloca' 'st1_wa_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%st1_wa_node_V = alloca i32 1"   --->   Operation 98 'alloca' 'st1_wa_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%st1_wb_th_idx_V = alloca i32 1"   --->   Operation 99 'alloca' 'st1_wb_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 100 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%st2_wa_th_idx_V = alloca i32 1"   --->   Operation 101 'alloca' 'st2_wa_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%st2_wa_cell_V = alloca i32 1"   --->   Operation 102 'alloca' 'st2_wa_cell_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%st2_wa_node_V = alloca i32 1"   --->   Operation 103 'alloca' 'st2_wa_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%cell_V_7 = alloca i32 1"   --->   Operation 104 'alloca' 'cell_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%cell_V_8 = alloca i32 1"   --->   Operation 105 'alloca' 'cell_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%cell_V_9 = alloca i32 1"   --->   Operation 106 'alloca' 'cell_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%cell_V_10 = alloca i32 1"   --->   Operation 107 'alloca' 'cell_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%cell_V_11 = alloca i32 1"   --->   Operation 108 'alloca' 'cell_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%cell_V_12 = alloca i32 1"   --->   Operation 109 'alloca' 'cell_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%cell_V_13 = alloca i32 1"   --->   Operation 110 'alloca' 'cell_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%st2_wb_th_idx_V_1 = alloca i32 1"   --->   Operation 111 'alloca' 'st2_wb_th_idx_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%st2_wb_cell_V_1 = alloca i32 1"   --->   Operation 112 'alloca' 'st2_wb_cell_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%st2_wb_node_V_1 = alloca i32 1"   --->   Operation 113 'alloca' 'st2_wb_node_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_95 = alloca i32 1"   --->   Operation 114 'alloca' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dvac_V_3 = alloca i32 1"   --->   Operation 115 'alloca' 'dvac_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%dvas_V_3 = alloca i32 1"   --->   Operation 116 'alloca' 'dvas_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%st7_input_dc_V = alloca i32 1"   --->   Operation 117 'alloca' 'st7_input_dc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_1 = alloca i32 1"   --->   Operation 118 'alloca' 'st1_m_fifo_b_m_size_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_4 = alloca i32 1"   --->   Operation 119 'alloca' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_3 = alloca i32 1"   --->   Operation 120 'alloca' 'st1_m_fifo_a_m_size_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n"   --->   Operation 121 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_rear_V_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %st1_m_fifo_b_m_rear_V_7_reload"   --->   Operation 122 'read' 'st1_m_fifo_b_m_rear_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %st1_m_fifo_b_m_size_V_reload"   --->   Operation 123 'read' 'st1_m_fifo_b_m_size_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_rear_V_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %st1_m_fifo_a_m_rear_V_7_reload"   --->   Operation 124 'read' 'st1_m_fifo_a_m_rear_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %st1_m_fifo_a_m_size_V_reload"   --->   Operation 125 'read' 'st1_m_fifo_a_m_size_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.45ns)   --->   "%store_ln0 = store i8 %st1_m_fifo_a_m_size_V_reload_read, i8 %st1_m_fifo_a_m_size_V_3"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %lhs_4"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 %st1_m_fifo_b_m_size_V_reload_read, i8 %st1_m_fifo_b_m_size_V_1"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st7_input_dc_V"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dvas_V_3"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dvac_V_3"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %empty_95"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_wb_node_V_1"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st2_wb_cell_V_1"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %st2_wb_th_idx_V_1"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_13"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_12"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_11"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_10"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_9"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %cell_V_8"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %cell_V_7"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_wa_node_V"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st2_wa_cell_V"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %st2_wa_th_idx_V"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %empty"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wb_th_idx_V"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wa_node_V"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wa_cell_V"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wa_th_idx_V"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_input_cell_b_V"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_input_cell_a_V"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 %st1_m_fifo_a_m_rear_V_7_reload_read, i8 %lhs_3"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %lhs_2"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 %st1_m_fifo_b_m_rear_V_7_reload_read, i8 %lhs"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wb_cell_V"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st0_th_idx_V"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_wb_node_V"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 159 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st8_ds_V"   --->   Operation 159 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 160 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st8_dc_V"   --->   Operation 160 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 161 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st7_dvbs_V"   --->   Operation 161 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 162 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st7_dvas_V"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 163 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st6_input_dvbs_V_1"   --->   Operation 163 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 164 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st6_input_dvbs_V"   --->   Operation 164 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 165 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st6_dvbc_V"   --->   Operation 165 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 166 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st6_dvac_V"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st5_input_dvbs_V_3"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 168 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st5_input_dvbs_V_2"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 169 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st5_input_dvbs_V_1"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 170 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st5_input_dvbs_V"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 171 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dvas_V_2"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 172 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st5_input_dvbc_V_1"   --->   Operation 172 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 173 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st5_input_dvbc_V"   --->   Operation 173 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 174 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st4_input_dvbc_V_3"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st4_input_dvbc_V_2"   --->   Operation 175 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st4_input_dvbc_V_1"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %st4_input_dvbc_V"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dvac_V_2"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_6"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 180 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_5"   --->   Operation 180 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_4"   --->   Operation 181 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 182 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_3"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 183 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %cell_V_2"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %cell_V_1"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %cell_V"   --->   Operation 185 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %uwa_node_V"   --->   Operation 186 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %uwa_cell_V"   --->   Operation 187 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 188 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %uwa_th_idx_V"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 189 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %uwb_node_V_1"   --->   Operation 189 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 190 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %uwb_cell_V"   --->   Operation 190 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 191 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %uwb_th_idx_V"   --->   Operation 191 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 192 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_wb_node_V"   --->   Operation 192 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 193 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st2_wb_cell_V"   --->   Operation 193 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 194 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %st2_wb_th_idx_V"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 195 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_input_vb_V_3"   --->   Operation 195 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 196 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_input_vb_V_2"   --->   Operation 196 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 197 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_input_vb_V_1"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 198 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_input_vb_V"   --->   Operation 198 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 199 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %st2_input_va_V"   --->   Operation 199 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 200 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st2_input_cell_b_V"   --->   Operation 200 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 201 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st2_input_cell_a_V"   --->   Operation 201 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 202 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %st2_th_idx_V"   --->   Operation 202 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_node_b_V"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 204 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_node_a_V"   --->   Operation 204 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st1_input_th_idx_V"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %uwb_node_V"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st0_cell_b_V"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 208 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %st0_cell_a_V"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln0 = store i24 0, i24 %counter"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 210 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %reuse_reg"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 211 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 211 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 212 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%usw = phi i1 %st2_input_sw_sw, void %for.body182.i_ifconv, i1 0, void %newFuncRoot"   --->   Operation 213 'phi' 'usw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%st2_input_sw_sw = phi i1 %st1_input_sw_sw, void %for.body182.i_ifconv, i1 0, void %newFuncRoot"   --->   Operation 214 'phi' 'st2_input_sw_sw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%st1_input_sw_sw = phi i1 %st9_sw_sw, void %for.body182.i_ifconv, i1 0, void %newFuncRoot"   --->   Operation 215 'phi' 'st1_input_sw_sw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%st9_sw_sw = phi i1 %cmp_i_i245, void %for.body182.i_ifconv, i1 0, void %newFuncRoot"   --->   Operation 216 'phi' 'st9_sw_sw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%st0_input_th_valid = phi i1 %st0_m_th_valid_load_1, void %for.body182.i_ifconv, i1 1, void %newFuncRoot" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:45]   --->   Operation 217 'phi' 'st0_input_th_valid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%counter_1 = load i24 %counter" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 218 'load' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%st3_wb_node_V = load i8 %uwb_node_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:94]   --->   Operation 219 'load' 'st3_wb_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%uwa_node_V_1 = load i8 %uwa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:82]   --->   Operation 220 'load' 'uwa_node_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%st0_input_th_idx_V = load i8 %st0_th_idx_V"   --->   Operation 221 'load' 'st0_input_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_load263 = load i1 %empty"   --->   Operation 222 'load' 'p_load263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%st2_input_wa_th_idx_V = load i3 %st2_wa_th_idx_V"   --->   Operation 223 'load' 'st2_input_wa_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%st2_input_wa_node_V = load i8 %st2_wa_node_V"   --->   Operation 224 'load' 'st2_input_wa_node_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%st2_wb_th_idx_V_1_load = load i3 %st2_wb_th_idx_V_1"   --->   Operation 225 'load' 'st2_wb_th_idx_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%st2_wb_node_V_1_load = load i8 %st2_wb_node_V_1"   --->   Operation 226 'load' 'st2_wb_node_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_load = load i1 %empty_95"   --->   Operation 227 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V = load i8 %st1_m_fifo_b_m_size_V_1"   --->   Operation 228 'load' 'st1_m_fifo_b_m_size_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V = load i8 %st1_m_fifo_a_m_size_V_3"   --->   Operation 229 'load' 'st1_m_fifo_a_m_size_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.76ns)   --->   "%icmp_ln27 = icmp_eq  i24 %counter_1, i24 10000000" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 230 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.83ns)   --->   "%counter_2 = add i24 %counter_1, i24 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 231 'add' 'counter_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body.split, void %for.end.exitStub" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 232 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %st0_input_th_idx_V"   --->   Operation 233 'zext' 'zext_ln541_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%st0_m_th_valid_addr = getelementptr i1 %st0_m_th_valid, i64 0, i64 %zext_ln541_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:16]   --->   Operation 234 'getelementptr' 'st0_m_th_valid_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 235 [2/2] (0.63ns)   --->   "%st0_m_th_valid_load = load i3 %st0_m_th_valid_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:16]   --->   Operation 235 'load' 'st0_m_th_valid_load' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %st0_input_th_valid, void %if.end126.i, void %if.then.i177" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:52]   --->   Operation 236 'br' 'br_ln52' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.58ns)   --->   "%icmp_ln1019_4 = icmp_eq  i8 %st1_m_fifo_a_m_size_V, i8 10"   --->   Operation 237 'icmp' 'icmp_ln1019_4' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1019_4, void %if.end.i265, void %if.then.i177._ZN9FifoSaHls7enqueueE1W.exit_crit_edge" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 238 'br' 'br_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_3_load = load i8 %lhs_3"   --->   Operation 239 'load' 'lhs_3_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1495 = sext i8 %lhs_3_load"   --->   Operation 240 'sext' 'sext_ln1495' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%ret_V = add i9 %sext_ln1495, i9 1"   --->   Operation 241 'add' 'ret_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [13/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 242 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%st1_m_fifo_a_m_size_V_4 = add i8 %st1_m_fifo_a_m_size_V, i8 1"   --->   Operation 243 'add' 'st1_m_fifo_a_m_size_V_4' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.45ns)   --->   "%store_ln19 = store i8 %st1_m_fifo_a_m_size_V_4, i8 %st1_m_fifo_a_m_size_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 244 'store' 'store_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.45>
ST_1 : Operation 245 [1/1] (0.45ns)   --->   "%store_ln12 = store i8 10, i8 %st1_m_fifo_a_m_size_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 245 'store' 'store_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_4)> <Delay = 0.45>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 246 'br' 'br_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_4)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.58ns)   --->   "%icmp_ln1019_5 = icmp_eq  i8 %st1_m_fifo_b_m_size_V, i8 10"   --->   Operation 247 'icmp' 'icmp_ln1019_5' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1019_5, void %if.end.i285, void %_ZN9FifoSaHls7enqueueE1W.exit._ZN9FifoSaHls7enqueueE1W.exit286_ifconv_crit_edge" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 248 'br' 'br_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 249 'load' 'lhs_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1495_2 = sext i8 %lhs_load"   --->   Operation 250 'sext' 'sext_ln1495_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.70ns)   --->   "%ret_V_2 = add i9 %sext_ln1495_2, i9 1"   --->   Operation 251 'add' 'ret_V_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [13/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 252 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.70ns)   --->   "%st1_m_fifo_b_m_size_V_3 = add i8 %st1_m_fifo_b_m_size_V, i8 1"   --->   Operation 253 'add' 'st1_m_fifo_b_m_size_V_3' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.48ns)   --->   "%store_ln19 = store i8 %st1_m_fifo_b_m_size_V_3, i8 %st1_m_fifo_b_m_size_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 254 'store' 'store_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.48>
ST_1 : Operation 255 [1/1] (0.48ns)   --->   "%store_ln12 = store i8 10, i8 %st1_m_fifo_b_m_size_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 255 'store' 'store_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_5)> <Delay = 0.48>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit286_ifconv" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 256 'br' 'br_ln12' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_5)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%lhs_4_load = load i8 %lhs_4"   --->   Operation 257 'load' 'lhs_4_load' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1495_3 = sext i8 %lhs_4_load"   --->   Operation 258 'sext' 'sext_ln1495_3' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%ret_V_3 = add i9 %sext_ln1495_3, i9 1"   --->   Operation 259 'add' 'ret_V_3' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [13/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 260 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %st1_input_sw_sw, void %for.body.i233_ifconv, void %if.then154.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:85]   --->   Operation 261 'br' 'br_ln85' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %p_load263, void %if.else162.i, void %if.then155.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:87]   --->   Operation 262 'br' 'br_ln87' <Predicate = (!icmp_ln27 & st1_input_sw_sw)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%st2_wb_th_idx_V_load = load i3 %st2_wb_th_idx_V"   --->   Operation 263 'load' 'st2_wb_th_idx_V_load' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i3 %st2_wb_th_idx_V_load"   --->   Operation 264 'zext' 'zext_ln541_7' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%st1_m_th_idx_offset_addr_1 = getelementptr i8 %st1_m_th_idx_offset, i64 0, i64 %zext_ln541_7"   --->   Operation 265 'getelementptr' 'st1_m_th_idx_offset_addr_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_1 : Operation 266 [2/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load_1 = load i3 %st1_m_th_idx_offset_addr_1"   --->   Operation 266 'load' 'st1_m_th_idx_offset_load_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_1 : Operation 267 [1/1] (0.12ns)   --->   "%xor_ln105 = xor i1 %p_load263, i1 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:105]   --->   Operation 267 'xor' 'xor_ln105' <Predicate = (!icmp_ln27 & st1_input_sw_sw)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.38ns)   --->   "%store_ln106 = store i1 %xor_ln105, i1 %empty" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:106]   --->   Operation 268 'store' 'store_ln106' <Predicate = (!icmp_ln27 & st1_input_sw_sw)> <Delay = 0.38>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.body.i233_ifconv" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:106]   --->   Operation 269 'br' 'br_ln106' <Predicate = (!icmp_ln27 & st1_input_sw_sw)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %usw, void %for.body182.i_ifconv, void %if.then.i312" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:75]   --->   Operation 270 'br' 'br_ln75' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %p_load, void %if.else.i316, void %if.then142.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:77]   --->   Operation 271 'br' 'br_ln77' <Predicate = (!icmp_ln27 & usw)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.58ns)   --->   "%icmp_ln1023_3 = icmp_eq  i8 %st3_wb_node_V, i8 255"   --->   Operation 272 'icmp' 'icmp_ln1023_3' <Predicate = (!icmp_ln27 & usw & !p_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln1023_3, void %if.then155.i318, void %if.end166.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:91]   --->   Operation 273 'br' 'br_ln91' <Predicate = (!icmp_ln27 & usw & !p_load)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%uwb_th_idx_V_load = load i3 %uwb_th_idx_V"   --->   Operation 274 'load' 'uwb_th_idx_V_load' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i3 %uwb_th_idx_V_load"   --->   Operation 275 'zext' 'zext_ln541_9' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%st3_m_th_idx_offset_addr_1 = getelementptr i8 %st3_m_th_idx_offset, i64 0, i64 %zext_ln541_9"   --->   Operation 276 'getelementptr' 'st3_m_th_idx_offset_addr_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_1 : Operation 277 [2/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load_1 = load i3 %st3_m_th_idx_offset_addr_1"   --->   Operation 277 'load' 'st3_m_th_idx_offset_load_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end167.i"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln27 & usw & !p_load)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.58ns)   --->   "%icmp_ln1023_2 = icmp_eq  i8 %uwa_node_V_1, i8 255"   --->   Operation 279 'icmp' 'icmp_ln1023_2' <Predicate = (!icmp_ln27 & usw & p_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln1023_2, void %if.then145.i, void %if.end.i315" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:79]   --->   Operation 280 'br' 'br_ln79' <Predicate = (!icmp_ln27 & usw & p_load)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%uwa_th_idx_V_load = load i3 %uwa_th_idx_V"   --->   Operation 281 'load' 'uwa_th_idx_V_load' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i3 %uwa_th_idx_V_load"   --->   Operation 282 'zext' 'zext_ln541_8' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%st3_m_th_idx_offset_addr = getelementptr i8 %st3_m_th_idx_offset, i64 0, i64 %zext_ln541_8"   --->   Operation 283 'getelementptr' 'st3_m_th_idx_offset_addr' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_1 : Operation 284 [2/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load = load i3 %st3_m_th_idx_offset_addr"   --->   Operation 284 'load' 'st3_m_th_idx_offset_load' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end167.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:88]   --->   Operation 285 'br' 'br_ln88' <Predicate = (!icmp_ln27 & usw & p_load)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.12ns)   --->   "%xor_ln101 = xor i1 %p_load, i1 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:101]   --->   Operation 286 'xor' 'xor_ln101' <Predicate = (!icmp_ln27 & usw)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.38ns)   --->   "%store_ln102 = store i1 %xor_ln101, i1 %empty_95" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:102]   --->   Operation 287 'store' 'store_ln102' <Predicate = (!icmp_ln27 & usw)> <Delay = 0.38>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.body182.i_ifconv" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:102]   --->   Operation 288 'br' 'br_ln102' <Predicate = (!icmp_ln27 & usw)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%st2_wb_th_idx_V_load_1 = load i3 %st2_wb_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 289 'load' 'st2_wb_th_idx_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%st2_wb_node_V_load = load i8 %st2_wb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 290 'load' 'st2_wb_node_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_wb_node_V_load, i8 %st2_wb_node_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 291 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 292 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %st2_wb_th_idx_V_load_1, i3 %st2_wb_th_idx_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 292 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 293 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_input_wa_node_V, i8 %uwa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 293 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 294 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %st2_input_wa_th_idx_V, i3 %uwa_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 294 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 295 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_wb_node_V_1_load, i8 %uwb_node_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 295 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 296 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %st2_wb_th_idx_V_1_load, i3 %uwb_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 296 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 297 [1/1] (0.38ns)   --->   "%store_ln27 = store i24 %counter_2, i24 %counter" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 297 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%st3_input_cell_a_V = load i8 %cell_V_7"   --->   Operation 298 'load' 'st3_input_cell_a_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%st3_input_cell_b_V = load i8 %cell_V_8"   --->   Operation 299 'load' 'st3_input_cell_b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%st1_input_th_idx_V_load = load i8 %st1_input_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 300 'load' 'st1_input_th_idx_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i8 %st1_input_th_idx_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 301 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i1 %reuse_reg"   --->   Operation 302 'load' 'reuse_reg_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 303 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 304 [1/2] (0.63ns)   --->   "%st0_m_th_valid_load = load i3 %st0_m_th_valid_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:16]   --->   Operation 304 'load' 'st0_m_th_valid_load' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_2 : Operation 305 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln541_1"   --->   Operation 305 'icmp' 'addr_cmp' <Predicate = (!icmp_ln27)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns)   --->   "%reuse_select = select i1 %addr_cmp, i1 %reuse_reg_load, i1 %st0_m_th_valid_load"   --->   Operation 306 'select' 'reuse_select' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %reuse_select, void %if.then.i, void %if.end45.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:16]   --->   Operation 307 'br' 'br_ln16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%st0_m_cell_a_V_addr = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 %zext_ln541_1"   --->   Operation 308 'getelementptr' 'st0_m_cell_a_V_addr' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (0.66ns)   --->   "%st0_m_cell_a_V_load = load i3 %st0_m_cell_a_V_addr"   --->   Operation 309 'load' 'st0_m_cell_a_V_load' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln840_2 = add i8 %st0_input_th_idx_V, i8 1"   --->   Operation 310 'add' 'add_ln840_2' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.58ns)   --->   "%icmp_ln1019_3 = icmp_eq  i8 %add_ln840_2, i8 6"   --->   Operation 311 'icmp' 'icmp_ln1019_3' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.30ns)   --->   "%select_ln36 = select i1 %icmp_ln1019_3, i8 0, i8 %add_ln840_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:36]   --->   Operation 312 'select' 'select_ln36' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.38ns)   --->   "%store_ln40 = store i8 %select_ln36, i8 %st0_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:40]   --->   Operation 313 'store' 'store_ln40' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.38>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln40 = br void %if.end45.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:40]   --->   Operation 314 'br' 'br_ln40' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.12ns)   --->   "%xor_ln41 = xor i1 %reuse_select, i1 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41]   --->   Operation 315 'xor' 'xor_ln41' <Predicate = (!icmp_ln27)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.63ns)   --->   "%store_ln41 = store i1 %xor_ln41, i3 %st0_m_th_valid_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41]   --->   Operation 316 'store' 'store_ln41' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_2 : Operation 317 [1/1] (0.38ns)   --->   "%store_ln41 = store i1 %xor_ln41, i1 %reuse_reg" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41]   --->   Operation 317 'store' 'store_ln41' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_2 : Operation 318 [1/1] (0.38ns)   --->   "%store_ln541 = store i64 %zext_ln541_1, i64 %reuse_addr_reg"   --->   Operation 318 'store' 'store_ln541' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_2 : Operation 319 [12/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 319 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [12/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 320 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_4 = load i8 %st1_m_fifo_b_m_size_V_1"   --->   Operation 321 'load' 'st1_m_fifo_b_m_size_V_4' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_2 : Operation 322 [12/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 322 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.58ns)   --->   "%icmp_ln1019_7 = icmp_eq  i8 %st1_m_fifo_b_m_size_V_4, i8 0"   --->   Operation 323 'icmp' 'icmp_ln1019_7' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln1019_7, void %if.end.i319, void %_ZN9FifoSaHls7enqueueE1W.exit286_ifconv.if.end126.i_crit_edge" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 324 'br' 'br_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%lhs_2_load = load i8 %lhs_2"   --->   Operation 325 'load' 'lhs_2_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1495_4 = sext i8 %lhs_2_load"   --->   Operation 326 'sext' 'sext_ln1495_4' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.70ns)   --->   "%ret_V_4 = add i9 %sext_ln1495_4, i9 1"   --->   Operation 327 'add' 'ret_V_4' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [13/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 328 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.70ns)   --->   "%st1_m_fifo_b_m_size_V_5 = add i8 %st1_m_fifo_b_m_size_V_4, i8 255"   --->   Operation 329 'add' 'st1_m_fifo_b_m_size_V_5' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.48ns)   --->   "%store_ln841 = store i8 %st1_m_fifo_b_m_size_V_5, i8 %st1_m_fifo_b_m_size_V_1"   --->   Operation 330 'store' 'store_ln841' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.48>
ST_2 : Operation 331 [1/1] (0.48ns)   --->   "%store_ln23 = store i8 0, i8 %st1_m_fifo_b_m_size_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 331 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_7)> <Delay = 0.48>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln23 = br void %if.end126.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 332 'br' 'br_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid & icmp_ln1019_7)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%st2_wb_cell_V_load = load i8 %st2_wb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:99]   --->   Operation 333 'load' 'st2_wb_cell_V_load' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_2 : Operation 334 [1/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load_1 = load i3 %st1_m_th_idx_offset_addr_1"   --->   Operation 334 'load' 'st1_m_th_idx_offset_load_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_2 : Operation 335 [1/1] (0.70ns)   --->   "%idx_1 = add i8 %st1_m_th_idx_offset_load_1, i8 %st2_wb_cell_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:99]   --->   Operation 335 'add' 'idx_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%st1_m_th_idx_offset_addr_2 = getelementptr i8 %st1_m_th_idx_offset, i64 0, i64 %zext_ln541_1"   --->   Operation 336 'getelementptr' 'st1_m_th_idx_offset_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load_2 = load i3 %st1_m_th_idx_offset_addr_2"   --->   Operation 337 'load' 'st1_m_th_idx_offset_load_2' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_2 : Operation 338 [1/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load_1 = load i3 %st3_m_th_idx_offset_addr_1"   --->   Operation 338 'load' 'st3_m_th_idx_offset_load_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_2 : Operation 339 [1/1] (0.70ns)   --->   "%idx_V_6 = add i8 %st3_m_th_idx_offset_load_1, i8 %st3_wb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:94]   --->   Operation 339 'add' 'idx_V_6' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load = load i3 %st3_m_th_idx_offset_addr"   --->   Operation 340 'load' 'st3_m_th_idx_offset_load' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_2 : Operation 341 [1/1] (0.70ns)   --->   "%idx_V_5 = add i8 %st3_m_th_idx_offset_load, i8 %uwa_node_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:82]   --->   Operation 341 'add' 'idx_V_5' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%st2_th_idx_V_load = load i3 %st2_th_idx_V"   --->   Operation 342 'load' 'st2_th_idx_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%st2_input_cell_a_V_load = load i8 %st2_input_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 343 'load' 'st2_input_cell_a_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%st2_input_cell_b_V_load = load i8 %st2_input_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 344 'load' 'st2_input_cell_b_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%conv_i217_i = zext i3 %st2_th_idx_V_load"   --->   Operation 345 'zext' 'conv_i217_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%st3_m_th_idx_offset_addr_2 = getelementptr i8 %st3_m_th_idx_offset, i64 0, i64 %conv_i217_i"   --->   Operation 346 'getelementptr' 'st3_m_th_idx_offset_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 347 [2/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load_2 = load i3 %st3_m_th_idx_offset_addr_2"   --->   Operation 347 'load' 'st3_m_th_idx_offset_load_2' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_2 : Operation 348 [12/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 348 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [12/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 349 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_input_cell_b_V_load, i8 %cell_V_8" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 350 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_2 : Operation 351 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_input_cell_a_V_load, i8 %cell_V_7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 351 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_2 : Operation 352 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %trunc_ln27, i3 %st2_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 352 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 353 [1/2] (0.66ns)   --->   "%st0_m_cell_a_V_load = load i3 %st0_m_cell_a_V_addr"   --->   Operation 353 'load' 'st0_m_cell_a_V_load' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 354 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %st0_m_cell_a_V_load, i8 99"   --->   Operation 354 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1019, void %if.else31.i, void %if.then15.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:18]   --->   Operation 355 'br' 'br_ln18' <Predicate = (!icmp_ln27 & !reuse_select)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.70ns)   --->   "%add_ln840_1 = add i8 %st0_m_cell_a_V_load, i8 1"   --->   Operation 356 'add' 'add_ln840_1' <Predicate = (!icmp_ln27 & !reuse_select & !icmp_ln1019)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.66ns)   --->   "%store_ln840 = store i8 %add_ln840_1, i3 %st0_m_cell_a_V_addr"   --->   Operation 357 'store' 'store_ln840' <Predicate = (!icmp_ln27 & !reuse_select & !icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end36.i"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln27 & !reuse_select & !icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.66ns)   --->   "%store_ln20 = store i8 0, i3 %st0_m_cell_a_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:20]   --->   Operation 359 'store' 'store_ln20' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%st0_m_cell_b_V_addr = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 %zext_ln541_1"   --->   Operation 360 'getelementptr' 'st0_m_cell_b_V_addr' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 361 [2/2] (0.66ns)   --->   "%st0_m_cell_b_V_load = load i3 %st0_m_cell_b_V_addr"   --->   Operation 361 'load' 'st0_m_cell_b_V_load' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%th_idx_c_V_1 = load i8 %st0_th_idx_V"   --->   Operation 362 'load' 'th_idx_c_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %th_idx_c_V_1"   --->   Operation 363 'zext' 'zext_ln541' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%st0_m_th_valid_addr_1 = getelementptr i1 %st0_m_th_valid, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:45]   --->   Operation 364 'getelementptr' 'st0_m_th_valid_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 365 [2/2] (0.63ns)   --->   "%st0_m_th_valid_load_1 = load i3 %st0_m_th_valid_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:45]   --->   Operation 365 'load' 'st0_m_th_valid_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_3 : Operation 366 [11/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 366 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [11/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 367 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [11/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 368 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [12/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 369 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%uwb_node_V_load = load i8 %uwb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 370 'load' 'uwb_node_V_load' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i8 %idx_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 371 'zext' 'zext_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (1.70ns)   --->   "%mul_ln100 = mul i17 %zext_ln100, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 372 'mul' 'mul_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln100, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 373 'partselect' 'tmp_15' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_15, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 374 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 375 [12/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 375 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %shl_ln1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 376 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i8 %uwb_node_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 377 'zext' 'zext_ln100_3' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.72ns)   --->   "%shl_ln100 = shl i800 %zext_ln100_3, i800 %zext_ln100_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 378 'shl' 'shl_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln100_4 = zext i6 %tmp_15" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 379 'zext' 'zext_ln100_4' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.62ns)   --->   "%shl_ln100_1 = shl i64 1, i64 %zext_ln100_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 380 'shl' 'shl_ln100_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load_2 = load i3 %st1_m_th_idx_offset_addr_2"   --->   Operation 381 'load' 'st1_m_th_idx_offset_load_2' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %idx_V_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 382 'zext' 'zext_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.70ns)   --->   "%mul_ln95 = mul i17 %zext_ln95, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 383 'mul' 'mul_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln95, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 384 'partselect' 'tmp_24' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_3 : Operation 385 [12/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 385 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %idx_V_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 386 'zext' 'zext_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (1.70ns)   --->   "%mul_ln83 = mul i17 %zext_ln83, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 387 'mul' 'mul_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln83, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 388 'partselect' 'tmp_23' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_3 : Operation 389 [12/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 389 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%cell_V_1_load = load i8 %cell_V_1"   --->   Operation 390 'load' 'cell_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 391 [1/2] (0.66ns)   --->   "%st3_m_th_idx_offset_load_2 = load i3 %st3_m_th_idx_offset_addr_2"   --->   Operation 391 'load' 'st3_m_th_idx_offset_load_2' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_3 : Operation 392 [11/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 392 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [11/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 393 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_1_load, i32 7"   --->   Operation 394 'bitselect' 'tmp_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 395 [12/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 395 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cell_b_V, i8 %cell_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 396 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%st1_input_wb_node_V = load i8 %st1_wb_node_V"   --->   Operation 397 'load' 'st1_input_wb_node_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%st1_input_wb_cell_V = load i8 %st1_wb_cell_V"   --->   Operation 398 'load' 'st1_input_wb_cell_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%st1_input_wa_th_idx_V = load i8 %st1_wa_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 399 'load' 'st1_input_wa_th_idx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%st1_input_wa_node_V = load i8 %st1_wa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 400 'load' 'st1_input_wa_node_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%st2_input_wa_cell_V = load i8 %st2_wa_cell_V"   --->   Operation 401 'load' 'st2_input_wa_cell_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%st2_wb_cell_V_1_load = load i8 %st2_wb_cell_V_1"   --->   Operation 402 'load' 'st2_wb_cell_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%st1_wb_th_idx_V_load = load i8 %st1_wb_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 403 'load' 'st1_wb_th_idx_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i8 %st1_input_wa_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 404 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i8 %st1_wb_th_idx_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 405 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 406 [1/2] (0.66ns)   --->   "%st0_m_cell_b_V_load = load i3 %st0_m_cell_b_V_addr"   --->   Operation 406 'load' 'st0_m_cell_b_V_load' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 407 [1/1] (0.58ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %st0_m_cell_b_V_load, i8 99"   --->   Operation 407 'icmp' 'icmp_ln1019_2' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.70ns)   --->   "%add_ln840 = add i8 %st0_m_cell_b_V_load, i8 1"   --->   Operation 408 'add' 'add_ln840' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.30ns)   --->   "%select_ln21 = select i1 %icmp_ln1019_2, i8 0, i8 %add_ln840" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:21]   --->   Operation 409 'select' 'select_ln21' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.66ns)   --->   "%store_ln23 = store i8 %select_ln21, i3 %st0_m_cell_b_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:23]   --->   Operation 410 'store' 'store_ln23' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln29 = br void %if.end36.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:29]   --->   Operation 411 'br' 'br_ln29' <Predicate = (!icmp_ln27 & !reuse_select & icmp_ln1019)> <Delay = 0.00>
ST_4 : Operation 412 [1/2] (0.63ns)   --->   "%st0_m_th_valid_load_1 = load i3 %st0_m_th_valid_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:45]   --->   Operation 412 'load' 'st0_m_th_valid_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 6> <RAM>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%st0_m_cell_a_V_addr_1 = getelementptr i8 %st0_m_cell_a_V, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:46]   --->   Operation 413 'getelementptr' 'st0_m_cell_a_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 414 [2/2] (0.66ns)   --->   "%st0_m_cell_a_V_load_1 = load i3 %st0_m_cell_a_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:46]   --->   Operation 414 'load' 'st0_m_cell_a_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 415 [10/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 415 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [10/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 416 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [10/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 417 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [11/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 418 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [11/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 419 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i8 %st1_input_wa_th_idx_V"   --->   Operation 420 'zext' 'zext_ln541_6' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%st1_m_th_idx_offset_addr = getelementptr i8 %st1_m_th_idx_offset, i64 0, i64 %zext_ln541_6"   --->   Operation 421 'getelementptr' 'st1_m_th_idx_offset_addr' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_4 : Operation 422 [2/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load = load i3 %st1_m_th_idx_offset_addr"   --->   Operation 422 'load' 'st1_m_th_idx_offset_load' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%st0_cell_a_V_load = load i8 %st0_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:113]   --->   Operation 423 'load' 'st0_cell_a_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%st0_cell_b_V_load = load i8 %st0_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:114]   --->   Operation 424 'load' 'st0_cell_b_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.70ns)   --->   "%idxa_V = add i8 %st1_m_th_idx_offset_load_2, i8 %st0_cell_a_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:113]   --->   Operation 425 'add' 'idxa_V' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.70ns)   --->   "%idxb_V = add i8 %st1_m_th_idx_offset_load_2, i8 %st0_cell_b_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:114]   --->   Operation 426 'add' 'idxb_V' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [12/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 427 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [12/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 428 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%uwb_cell_V_load = load i8 %uwb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 429 'load' 'uwb_cell_V_load' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_24, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 430 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_4 : Operation 431 [11/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 431 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i9 %shl_ln7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 432 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %uwb_cell_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 433 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.72ns)   --->   "%shl_ln95 = shl i800 %zext_ln95_3, i800 %zext_ln95_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 434 'shl' 'shl_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%uwa_cell_V_load = load i8 %uwa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 435 'load' 'uwa_cell_V_load' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_23, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 436 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_4 : Operation 437 [11/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 437 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i9 %shl_ln6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 438 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i8 %uwa_cell_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 439 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.72ns)   --->   "%shl_ln83 = shl i800 %zext_ln83_3, i800 %zext_ln83_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 440 'shl' 'shl_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%st2_wb_cell_V_load_1 = load i8 %st2_wb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 441 'load' 'st2_wb_cell_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%cell_V_load = load i8 %cell_V"   --->   Operation 442 'load' 'cell_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 443 [10/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 443 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [10/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 444 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [11/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 445 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_load, i32 7"   --->   Operation 446 'bitselect' 'tmp_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 447 [12/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 447 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_wb_cell_V_load_1, i8 %st2_wb_cell_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 448 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 449 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_wa_node_V, i8 %st2_wa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 449 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 450 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %trunc_ln27_1, i3 %st2_wa_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 450 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 451 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cell_a_V, i8 %cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 451 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 452 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_input_wa_cell_V, i8 %uwa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 452 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 453 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st2_wb_cell_V_1_load, i8 %uwb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 453 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 454 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_wb_node_V, i8 %st2_wb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 454 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 455 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_wb_cell_V, i8 %st2_wb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 455 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 456 [1/1] (0.38ns)   --->   "%store_ln27 = store i3 %trunc_ln27_2, i3 %st2_wb_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 456 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 457 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_wb_node_V, i8 %uwb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 457 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%st1_input_wa_cell_V = load i8 %st1_wa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 458 'load' 'st1_input_wa_cell_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/2] (0.66ns)   --->   "%st0_m_cell_a_V_load_1 = load i3 %st0_m_cell_a_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:46]   --->   Operation 459 'load' 'st0_m_cell_a_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%st0_m_cell_b_V_addr_1 = getelementptr i8 %st0_m_cell_b_V, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:47]   --->   Operation 460 'getelementptr' 'st0_m_cell_b_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 461 [2/2] (0.66ns)   --->   "%st0_m_cell_b_V_load_1 = load i3 %st0_m_cell_b_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:47]   --->   Operation 461 'load' 'st0_m_cell_b_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 462 [9/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 462 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [9/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 463 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [9/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 464 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [10/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 465 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [10/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 466 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/2] (0.66ns)   --->   "%st1_m_th_idx_offset_load = load i3 %st1_m_th_idx_offset_addr"   --->   Operation 467 'load' 'st1_m_th_idx_offset_load' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_5 : Operation 468 [1/1] (0.70ns)   --->   "%idx = add i8 %st1_m_th_idx_offset_load, i8 %st1_input_wa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:90]   --->   Operation 468 'add' 'idx' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [11/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 469 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [11/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 470 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [10/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 471 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i6 %tmp_24" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 472 'zext' 'zext_ln95_4' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.62ns)   --->   "%shl_ln95_1 = shl i64 1, i64 %zext_ln95_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 473 'shl' 'shl_ln95_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [10/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 474 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i6 %tmp_23" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 475 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.62ns)   --->   "%shl_ln83_1 = shl i64 1, i64 %zext_ln83_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 476 'shl' 'shl_ln83_1' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%cell_V_2_load = load i8 %cell_V_2"   --->   Operation 477 'load' 'cell_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%cell_V_3_load = load i8 %cell_V_3"   --->   Operation 478 'load' 'cell_V_3_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%cell_V_4_load = load i8 %cell_V_4"   --->   Operation 479 'load' 'cell_V_4_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 480 [9/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 480 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [9/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 481 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [10/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 482 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [11/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 483 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_2_load, i32 7"   --->   Operation 484 'bitselect' 'tmp_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 485 [12/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 485 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_3_load, i32 7"   --->   Operation 486 'bitselect' 'tmp_45' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 487 [12/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 487 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_4_load, i32 7"   --->   Operation 488 'bitselect' 'tmp_48' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 489 [12/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 489 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_wa_cell_V, i8 %st2_wa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 490 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 491 [1/2] (0.66ns)   --->   "%st0_m_cell_b_V_load_1 = load i3 %st0_m_cell_b_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:47]   --->   Operation 491 'load' 'st0_m_cell_b_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 492 [8/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 492 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [8/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 493 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [8/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 494 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [9/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 495 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [9/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 496 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %idx" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 497 'zext' 'zext_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (1.70ns)   --->   "%mul_ln91 = mul i17 %zext_ln91, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 498 'mul' 'mul_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln91, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 499 'partselect' 'tmp_s' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_6 : Operation 500 [12/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 500 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i6 %tmp_s" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 501 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.62ns)   --->   "%shl_ln91_1 = shl i64 1, i64 %zext_ln91_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 502 'shl' 'shl_ln91_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [10/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 503 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [10/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 504 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [9/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 505 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [9/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 506 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%cell_V_5_load = load i8 %cell_V_5"   --->   Operation 507 'load' 'cell_V_5_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%cell_V_6_load = load i8 %cell_V_6"   --->   Operation 508 'load' 'cell_V_6_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 509 [8/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 509 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [8/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 510 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [9/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 511 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [10/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 512 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [11/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 513 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [11/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 514 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [11/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 515 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_5_load, i32 7"   --->   Operation 516 'bitselect' 'tmp_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 517 [12/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 517 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %cell_V_6_load, i32 7"   --->   Operation 518 'bitselect' 'tmp_54' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 519 [12/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 519 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.40>
ST_7 : Operation 520 [7/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 520 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 521 [7/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 521 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [7/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 522 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [8/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 523 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [8/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 524 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [11/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 525 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [9/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 526 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [9/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 527 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [8/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 528 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [8/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 529 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [7/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 530 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [7/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 531 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [8/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 532 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [9/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 533 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 534 [10/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 534 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [10/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 535 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [10/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 536 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [11/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 537 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [11/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 538 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.40>
ST_8 : Operation 539 [6/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 539 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 540 [6/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 540 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 541 [6/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 541 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 542 [7/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 542 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [7/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 543 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 544 [10/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 544 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [8/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 545 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 546 [8/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 546 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [7/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 547 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 548 [7/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 548 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 549 [6/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 549 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 550 [6/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 550 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [7/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 551 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 552 [8/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 552 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [9/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 553 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [9/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 554 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 555 [9/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 555 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 556 [10/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 556 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [10/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 557 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 558 [5/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 558 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 559 [5/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 559 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 560 [5/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 560 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [6/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 561 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 562 [6/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 562 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [9/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 563 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%st1_node_a_V_load_1 = load i8 %st1_node_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:69]   --->   Operation 564 'load' 'st1_node_a_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%st1_node_b_V_load_1 = load i8 %st1_node_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:86]   --->   Operation 565 'load' 'st1_node_b_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 566 [7/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 566 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [7/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 567 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 568 [1/1] (0.58ns)   --->   "%icmp_ln1023 = icmp_eq  i8 %st1_node_a_V_load_1, i8 255"   --->   Operation 568 'icmp' 'icmp_ln1023' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%idx_V = shl i8 %st1_node_a_V_load_1, i8 2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:69]   --->   Operation 569 'shl' 'idx_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 570 'zext' 'zext_ln70' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (1.70ns)   --->   "%mul_ln70 = mul i17 %zext_ln70, i17 328" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 571 'mul' 'mul_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 572 [12/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 572 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [1/1] (0.58ns)   --->   "%icmp_ln1023_1 = icmp_eq  i8 %st1_node_b_V_load_1, i8 255"   --->   Operation 573 'icmp' 'icmp_ln1023_1' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%idx_V_1 = shl i8 %st1_node_b_V_load_1, i8 2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:86]   --->   Operation 574 'shl' 'idx_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %idx_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 575 'zext' 'zext_ln87' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (1.70ns)   --->   "%mul_ln87 = mul i17 %zext_ln87, i17 328" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 576 'mul' 'mul_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [12/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 577 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%idx_V_2 = or i8 %idx_V_1, i8 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:86]   --->   Operation 578 'or' 'idx_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 579 [12/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 579 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 580 [6/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 580 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 581 [6/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 581 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 582 [5/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 582 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 583 [5/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 583 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 584 [6/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 584 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 585 [7/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 585 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 586 [8/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 586 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 587 [8/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 587 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [8/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 588 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [9/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 589 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 590 [9/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 590 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 591 [4/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 591 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [4/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 592 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [4/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 593 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 594 [5/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 594 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [5/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 595 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 596 [8/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 596 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [6/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 597 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [6/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 598 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [11/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 599 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 600 [11/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 600 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [11/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 601 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%idx_V_3 = or i8 %idx_V_1, i8 2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:86]   --->   Operation 602 'or' 'idx_V_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln87_8 = zext i8 %idx_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 603 'zext' 'zext_ln87_8' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (1.70ns)   --->   "%mul_ln87_2 = mul i17 %zext_ln87_8, i17 328" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 604 'mul' 'mul_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 605 [12/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 605 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.00ns)   --->   "%idx_V_4 = or i8 %idx_V_1, i8 3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:86]   --->   Operation 606 'or' 'idx_V_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_10 : Operation 607 [12/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 607 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [5/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 608 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [5/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 609 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "%st2_input_va_V_load = load i8 %st2_input_va_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:115]   --->   Operation 610 'load' 'st2_input_va_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 611 [1/1] (0.58ns)   --->   "%icmp_ln1023_4 = icmp_eq  i8 %st2_input_va_V_load, i8 255"   --->   Operation 611 'icmp' 'icmp_ln1023_4' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/1] (0.70ns)   --->   "%idx_V_7 = add i8 %st3_m_th_idx_offset_load_2, i8 %st2_input_va_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:115]   --->   Operation 612 'add' 'idx_V_7' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [12/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 613 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [4/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 614 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [4/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 615 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [5/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 616 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [6/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 617 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [7/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 618 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [7/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 619 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [7/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 620 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 621 [8/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 621 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 622 [8/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 622 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 623 [3/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 623 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [3/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 624 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [3/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 625 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [4/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 626 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [4/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 627 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [7/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 628 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [5/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 629 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [5/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 630 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 631 [10/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 631 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [10/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 632 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 633 [10/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 633 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 634 [11/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 634 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 635 [11/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 635 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [4/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 636 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [4/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 637 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [1/1] (0.00ns)   --->   "%st2_input_vb_V_load = load i8 %st2_input_vb_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 638 'load' 'st2_input_vb_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%st2_input_vb_V_1_load = load i8 %st2_input_vb_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 639 'load' 'st2_input_vb_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (0.00ns)   --->   "%st2_input_vb_V_2_load = load i8 %st2_input_vb_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 640 'load' 'st2_input_vb_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 641 [11/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 641 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 642 [1/1] (0.58ns)   --->   "%icmp_ln1023_5 = icmp_eq  i8 %st2_input_vb_V_load, i8 255"   --->   Operation 642 'icmp' 'icmp_ln1023_5' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [1/1] (0.70ns)   --->   "%idx_V_8 = add i8 %st3_m_th_idx_offset_load_2, i8 %st2_input_vb_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 643 'add' 'idx_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [12/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 644 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 645 [1/1] (0.58ns)   --->   "%icmp_ln1023_6 = icmp_eq  i8 %st2_input_vb_V_1_load, i8 255"   --->   Operation 645 'icmp' 'icmp_ln1023_6' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 646 [1/1] (0.70ns)   --->   "%idx_V_9 = add i8 %st3_m_th_idx_offset_load_2, i8 %st2_input_vb_V_1_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 646 'add' 'idx_V_9' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 647 [12/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 647 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 648 [1/1] (0.58ns)   --->   "%icmp_ln1023_7 = icmp_eq  i8 %st2_input_vb_V_2_load, i8 255"   --->   Operation 648 'icmp' 'icmp_ln1023_7' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 649 [1/1] (0.70ns)   --->   "%idx_V_10 = add i8 %st3_m_th_idx_offset_load_2, i8 %st2_input_vb_V_2_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 649 'add' 'idx_V_10' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [12/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 650 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 651 [3/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 651 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 652 [3/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 652 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 653 [4/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 653 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 654 [5/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 654 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 655 [6/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 655 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 656 [6/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 656 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 657 [6/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 657 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 658 [7/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 658 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 659 [7/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 659 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 660 [1/1] (0.00ns)   --->   "%cmp_i_i245 = phi i1 %sw_c, void %for.body182.i_ifconv, i1 0, void %newFuncRoot"   --->   Operation 660 'phi' 'cmp_i_i245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%st8_input_dc_V = load i8 %st8_dc_V"   --->   Operation 661 'load' 'st8_input_dc_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%st8_input_ds_V = load i8 %st8_ds_V"   --->   Operation 662 'load' 'st8_input_ds_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%st3_input_cva_V = load i8 %cell_V_9"   --->   Operation 663 'load' 'st3_input_cva_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%st5_input_dvac_V = load i7 %dvac_V_3"   --->   Operation 664 'load' 'st5_input_dvac_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%st6_input_dvas_V = load i7 %dvas_V_3"   --->   Operation 665 'load' 'st6_input_dvas_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%st7_input_dc_V_1 = load i8 %st7_input_dc_V"   --->   Operation 666 'load' 'st7_input_dc_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%st6_dvac_V_load = load i7 %st6_dvac_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 667 'load' 'st6_dvac_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%st7_dvas_V_load = load i7 %st7_dvas_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 668 'load' 'st7_dvas_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i7 %st6_dvac_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 669 'sext' 'sext_ln27_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i7 %st7_dvas_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 670 'sext' 'sext_ln27_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 671 [2/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 671 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 672 [2/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 672 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_3_load = load i8 %st1_m_fifo_a_m_size_V_3"   --->   Operation 673 'load' 'st1_m_fifo_a_m_size_V_3_load' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.58ns)   --->   "%icmp_ln1019_6 = icmp_eq  i8 %st1_m_fifo_a_m_size_V_3_load, i8 0"   --->   Operation 674 'icmp' 'icmp_ln1019_6' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 675 [2/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 675 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 676 [1/1] (0.70ns)   --->   "%st1_m_fifo_a_m_size_V_5 = add i8 %st1_m_fifo_a_m_size_V_3_load, i8 255"   --->   Operation 676 'add' 'st1_m_fifo_a_m_size_V_5' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [1/1] (0.30ns)   --->   "%st1_m_fifo_a_m_size_V_6 = select i1 %icmp_ln1019_6, i8 0, i8 %st1_m_fifo_a_m_size_V_5"   --->   Operation 677 'select' 'st1_m_fifo_a_m_size_V_6' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.45ns)   --->   "%store_ln23 = store i8 %st1_m_fifo_a_m_size_V_6, i8 %st1_m_fifo_a_m_size_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 678 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.45>
ST_12 : Operation 679 [3/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 679 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [3/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 680 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [6/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 681 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 682 [4/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 682 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [4/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 683 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [9/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 684 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [9/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 685 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [9/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 686 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [10/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 687 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 688 [10/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 688 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 689 [3/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 689 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 690 [3/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 690 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%st2_input_vb_V_3_load = load i8 %st2_input_vb_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 691 'load' 'st2_input_vb_V_3_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%st5_input_dvbc_V_load = load i8 %st5_input_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:26]   --->   Operation 692 'load' 'st5_input_dvbc_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%st5_input_dvbc_V_1_load = load i8 %st5_input_dvbc_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:26]   --->   Operation 693 'load' 'st5_input_dvbc_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "%st6_dvbc_V_load = load i8 %st6_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp:20]   --->   Operation 694 'load' 'st6_dvbc_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%st6_input_dvbs_V_load = load i8 %st6_input_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp:22]   --->   Operation 695 'load' 'st6_input_dvbs_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%st6_input_dvbs_V_1_load = load i8 %st6_input_dvbs_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp:22]   --->   Operation 696 'load' 'st6_input_dvbs_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%st7_dvbs_V_load = load i8 %st7_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp:21]   --->   Operation 697 'load' 'st7_dvbs_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 698 [10/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 698 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 699 [11/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 699 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [11/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 700 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 701 [11/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 701 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 702 [1/1] (0.58ns)   --->   "%icmp_ln1023_8 = icmp_eq  i8 %st2_input_vb_V_3_load, i8 255"   --->   Operation 702 'icmp' 'icmp_ln1023_8' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 703 [1/1] (0.70ns)   --->   "%idx_V_11 = add i8 %st3_m_th_idx_offset_load_2, i8 %st2_input_vb_V_3_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125]   --->   Operation 703 'add' 'idx_V_11' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [12/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 704 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 705 [2/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 705 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [2/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 706 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 707 [12/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 707 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [3/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 708 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [4/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 709 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [5/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 710 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [5/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 711 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [5/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 712 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [6/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 713 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [6/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 714 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (0.70ns)   --->   "%dvbc_V_10 = add i8 %st5_input_dvbc_V_load, i8 %st5_input_dvbc_V_1_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:26]   --->   Operation 715 'add' 'dvbc_V_10' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [1/1] (0.70ns)   --->   "%dc_V = add i8 %sext_ln27_8, i8 %st6_dvbc_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp:20]   --->   Operation 716 'add' 'dc_V' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 717 [1/1] (0.70ns)   --->   "%dvbs_V_10 = add i8 %st6_input_dvbs_V_load, i8 %st6_input_dvbs_V_1_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp:22]   --->   Operation 717 'add' 'dvbs_V_10' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 718 [1/1] (0.70ns)   --->   "%ds_V = add i8 %sext_ln27_9, i8 %st7_dvbs_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp:21]   --->   Operation 718 'add' 'ds_V' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/1] (0.58ns)   --->   "%sw_c = icmp_slt  i8 %st8_input_ds_V, i8 %st8_input_dc_V"   --->   Operation 719 'icmp' 'sw_c' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dc_V, i8 %st7_input_dc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 720 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 721 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %ds_V, i8 %st8_ds_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 721 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 722 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st7_input_dc_V_1, i8 %st8_dc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 722 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 723 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbs_V_10, i8 %st7_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 723 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 724 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %st6_input_dvas_V, i7 %st7_dvas_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 724 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 725 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbc_V_10, i8 %st6_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 725 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 726 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %st5_input_dvac_V, i7 %st6_dvac_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 726 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_12 : Operation 727 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cva_V, i8 %cell_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 727 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.84>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%st1_input_cell_a_V_1 = load i8 %st1_input_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 728 'load' 'st1_input_cell_a_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%st1_input_cell_b_V_1 = load i8 %st1_input_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 729 'load' 'st1_input_cell_b_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%st1_input_th_idx_V_load_1 = load i8 %st1_input_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 730 'load' 'st1_input_th_idx_V_load_1' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%st1_node_b_V_load = load i8 %st1_node_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 731 'load' 'st1_node_b_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 732 [1/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 732 'srem' 'srem_ln1514' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_rear_V = trunc i5 %srem_ln1514" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 733 'trunc' 'st1_m_fifo_a_m_rear_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %st1_m_fifo_a_m_rear_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 734 'sext' 'sext_ln16' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %st1_m_fifo_a_m_rear_V"   --->   Operation 735 'zext' 'zext_ln541_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_th_idx_V, i64 0, i64 %zext_ln541_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 736 'getelementptr' 'st1_m_fifo_a_m_arr_th_idx_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_cell_V, i64 0, i64 %zext_ln541_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 737 'getelementptr' 'st1_m_fifo_a_m_arr_cell_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_node_V, i64 0, i64 %zext_ln541_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 738 'getelementptr' 'st1_m_fifo_a_m_arr_node_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_input_th_idx_V_load_1, i4 %st1_m_fifo_a_m_arr_th_idx_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 739 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 740 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_input_cell_a_V_1, i4 %st1_m_fifo_a_m_arr_cell_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 740 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 741 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_node_b_V_load, i4 %st1_m_fifo_a_m_arr_node_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 741 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 742 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %sext_ln16, i8 %lhs_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 742 'store' 'store_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.38>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 743 'br' 'br_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_4)> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%st1_input_th_idx_V_load_2 = load i8 %st1_input_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 744 'load' 'st1_input_th_idx_V_load_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%st1_node_a_V_load = load i8 %st1_node_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 745 'load' 'st1_node_a_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 746 [1/13] (1.15ns)   --->   "%srem_ln1514_2 = srem i9 %ret_V_2, i9 10"   --->   Operation 746 'srem' 'srem_ln1514_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_rear_V = trunc i5 %srem_ln1514_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 747 'trunc' 'st1_m_fifo_b_m_rear_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i5 %st1_m_fifo_b_m_rear_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 748 'sext' 'sext_ln16_2' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i5 %st1_m_fifo_b_m_rear_V"   --->   Operation 749 'zext' 'zext_ln541_3' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_th_idx_V, i64 0, i64 %zext_ln541_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 750 'getelementptr' 'st1_m_fifo_b_m_arr_th_idx_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_cell_V, i64 0, i64 %zext_ln541_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 751 'getelementptr' 'st1_m_fifo_b_m_arr_cell_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_node_V, i64 0, i64 %zext_ln541_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 752 'getelementptr' 'st1_m_fifo_b_m_arr_node_V_addr' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_input_th_idx_V_load_2, i4 %st1_m_fifo_b_m_arr_th_idx_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 753 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 754 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_input_cell_b_V_1, i4 %st1_m_fifo_b_m_arr_cell_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 754 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 755 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 %st1_node_a_V_load, i4 %st1_m_fifo_b_m_arr_node_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 755 'store' 'store_ln17' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 756 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %sext_ln16_2, i8 %lhs" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 756 'store' 'store_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.38>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit286_ifconv" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 757 'br' 'br_ln19' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_5)> <Delay = 0.00>
ST_13 : Operation 758 [1/13] (1.15ns)   --->   "%st1_m_fifo_a_m_front_V = srem i9 %ret_V_3, i9 10"   --->   Operation 758 'srem' 'st1_m_fifo_a_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i8 %st1_m_fifo_a_m_front_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:28]   --->   Operation 759 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_6)> <Delay = 0.00>
ST_13 : Operation 760 [1/1] (0.30ns)   --->   "%st1_m_fifo_a_m_front_V_1 = select i1 %icmp_ln1019_6, i8 %lhs_4_load, i8 %trunc_ln28"   --->   Operation 760 'select' 'st1_m_fifo_a_m_front_V_1' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 761 [1/1] (0.38ns)   --->   "%store_ln23 = store i8 %st1_m_fifo_a_m_front_V_1, i8 %lhs_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 761 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.38>
ST_13 : Operation 762 [2/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 762 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 763 [2/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 763 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [5/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 764 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [3/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 765 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 766 [3/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 766 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 767 [8/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 767 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 768 [8/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 768 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 769 [8/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 769 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [9/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 770 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 771 [9/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 771 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 772 [2/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 772 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 773 [2/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 773 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 774 [1/1] (0.00ns)   --->   "%st0_cell_a_V_load_1 = load i8 %st0_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 774 'load' 'st0_cell_a_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_13 : Operation 775 [1/1] (0.00ns)   --->   "%st0_cell_b_V_load_1 = load i8 %st0_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 775 'load' 'st0_cell_b_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_13 : Operation 776 [9/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 776 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [10/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 777 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [10/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 778 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [10/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 779 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [11/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 780 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [1/12] (1.40ns)   --->   "%ret_V_44 = srem i8 %st3_input_cell_a_V, i8 10"   --->   Operation 781 'srem' 'ret_V_44' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 782 [1/12] (1.40ns)   --->   "%ret_V_46 = srem i8 %st3_input_cell_b_V, i8 10"   --->   Operation 782 'srem' 'ret_V_46' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 783 [11/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 783 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 784 [2/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 784 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 785 [3/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 785 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 786 [4/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 786 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 787 [4/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 787 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 788 [4/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 788 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [5/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 789 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [5/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 790 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 791 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st0_cell_b_V_load_1, i8 %st1_input_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 791 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 792 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st0_cell_a_V_load_1, i8 %st1_input_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 792 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 793 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_cell_b_V_1, i8 %st2_input_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 793 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 794 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st1_input_cell_a_V_1, i8 %st2_input_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 794 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 795 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st0_input_th_idx_V, i8 %st1_input_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 795 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 796 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st0_m_cell_b_V_load_1, i8 %st0_cell_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 796 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_13 : Operation 797 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st0_m_cell_a_V_load_1, i8 %st0_cell_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 797 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 14 <SV = 13> <Delay = 2.14>
ST_14 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %lhs_4_load"   --->   Operation 798 'zext' 'zext_ln541_4' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_14 : Operation 799 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_th_idx_V_addr_1 = getelementptr i8 %st1_m_fifo_a_m_arr_th_idx_V, i64 0, i64 %zext_ln541_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 799 'getelementptr' 'st1_m_fifo_a_m_arr_th_idx_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_14 : Operation 800 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_cell_V_addr_1 = getelementptr i8 %st1_m_fifo_a_m_arr_cell_V, i64 0, i64 %zext_ln541_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 800 'getelementptr' 'st1_m_fifo_a_m_arr_cell_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_14 : Operation 801 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_node_V_addr_1 = getelementptr i8 %st1_m_fifo_a_m_arr_node_V, i64 0, i64 %zext_ln541_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 801 'getelementptr' 'st1_m_fifo_a_m_arr_node_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.00>
ST_14 : Operation 802 [2/2] (0.66ns)   --->   "%wa_th_idx_V = load i4 %st1_m_fifo_a_m_arr_th_idx_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 802 'load' 'wa_th_idx_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 803 [2/2] (0.66ns)   --->   "%wa_cell_V = load i4 %st1_m_fifo_a_m_arr_cell_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 803 'load' 'wa_cell_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 804 [2/2] (0.66ns)   --->   "%wa_node_V = load i4 %st1_m_fifo_a_m_arr_node_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 804 'load' 'wa_node_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %lhs_2_load"   --->   Operation 805 'zext' 'zext_ln541_5' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_14 : Operation 806 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V_addr_1 = getelementptr i8 %st1_m_fifo_b_m_arr_th_idx_V, i64 0, i64 %zext_ln541_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 806 'getelementptr' 'st1_m_fifo_b_m_arr_th_idx_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_14 : Operation 807 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_cell_V_addr_1 = getelementptr i8 %st1_m_fifo_b_m_arr_cell_V, i64 0, i64 %zext_ln541_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 807 'getelementptr' 'st1_m_fifo_b_m_arr_cell_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_14 : Operation 808 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_node_V_addr_1 = getelementptr i8 %st1_m_fifo_b_m_arr_node_V, i64 0, i64 %zext_ln541_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:27]   --->   Operation 808 'getelementptr' 'st1_m_fifo_b_m_arr_node_V_addr_1' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_14 : Operation 809 [2/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V_load = load i4 %st1_m_fifo_b_m_arr_th_idx_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 809 'load' 'st1_m_fifo_b_m_arr_th_idx_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 810 [2/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_cell_V_load = load i4 %st1_m_fifo_b_m_arr_cell_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 810 'load' 'st1_m_fifo_b_m_arr_cell_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 811 [2/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_node_V_load = load i4 %st1_m_fifo_b_m_arr_node_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 811 'load' 'st1_m_fifo_b_m_arr_node_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 812 [1/13] (1.15ns)   --->   "%st1_m_fifo_b_m_front_V = srem i9 %ret_V_4, i9 10"   --->   Operation 812 'srem' 'st1_m_fifo_b_m_front_V' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i8 %st1_m_fifo_b_m_front_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:28]   --->   Operation 813 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_14 : Operation 814 [1/1] (0.38ns)   --->   "%store_ln28 = store i8 %trunc_ln28_1, i8 %lhs_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:28]   --->   Operation 814 'store' 'store_ln28' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.38>
ST_14 : Operation 815 [1/12] (1.40ns)   --->   "%urem_ln100 = urem i8 %idx_1, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 815 'urem' 'urem_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i8 %urem_ln100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 816 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_14 : Operation 817 [1/1] (0.00ns)   --->   "%c2n_addr_1 = getelementptr i800 %c2n, i64 0, i64 %zext_ln100_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 817 'getelementptr' 'c2n_addr_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_14 : Operation 818 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln100 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 818 'specbramwithbyteenable' 'specbramwithbyteenable_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_14 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln100_5 = zext i64 %shl_ln100_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 819 'zext' 'zext_ln100_5' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_14 : Operation 820 [1/1] (0.74ns)   --->   "%store_ln100 = store void @_ssdm_op_Write.bram.i800, i3 %c2n_addr_1, i800 %shl_ln100, i100 %zext_ln100_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100]   --->   Operation 820 'store' 'store_ln100' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_14 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end173.i"   --->   Operation 821 'br' 'br_ln0' <Predicate = (!icmp_ln27 & st1_input_sw_sw & !p_load263)> <Delay = 0.00>
ST_14 : Operation 822 [4/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 822 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 823 [2/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 823 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 824 [2/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 824 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 825 [7/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 825 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 826 [7/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 826 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 827 [7/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 827 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 828 [8/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 828 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 829 [8/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 829 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 830 [1/12] (1.40ns)   --->   "%urem_ln95 = urem i8 %idx_V_6, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 830 'urem' 'urem_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %urem_ln95" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 831 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_14 : Operation 832 [1/1] (0.00ns)   --->   "%n2c_addr_1 = getelementptr i800 %n2c, i64 0, i64 %zext_ln95_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 832 'getelementptr' 'n2c_addr_1' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_14 : Operation 833 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln95 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %n2c" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 833 'specbramwithbyteenable' 'specbramwithbyteenable_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_14 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i64 %shl_ln95_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 834 'zext' 'zext_ln95_5' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_14 : Operation 835 [1/1] (0.74ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i800, i3 %n2c_addr_1, i800 %shl_ln95, i100 %zext_ln95_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95]   --->   Operation 835 'store' 'store_ln95' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_14 : Operation 836 [1/1] (0.00ns)   --->   "%br_ln99 = br void %if.end166.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:99]   --->   Operation 836 'br' 'br_ln99' <Predicate = (!icmp_ln27 & usw & !p_load & !icmp_ln1023_3)> <Delay = 0.00>
ST_14 : Operation 837 [1/12] (1.40ns)   --->   "%urem_ln83 = urem i8 %idx_V_5, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 837 'urem' 'urem_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %urem_ln83" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 838 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_14 : Operation 839 [1/1] (0.00ns)   --->   "%n2c_addr = getelementptr i800 %n2c, i64 0, i64 %zext_ln83_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 839 'getelementptr' 'n2c_addr' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_14 : Operation 840 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln83 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %n2c" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 840 'specbramwithbyteenable' 'specbramwithbyteenable_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_14 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i64 %shl_ln83_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 841 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_14 : Operation 842 [1/1] (0.74ns)   --->   "%store_ln83 = store void @_ssdm_op_Write.bram.i800, i3 %n2c_addr, i800 %shl_ln83, i100 %zext_ln83_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83]   --->   Operation 842 'store' 'store_ln83' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_14 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln87 = br void %if.end.i315" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:87]   --->   Operation 843 'br' 'br_ln87' <Predicate = (!icmp_ln27 & usw & p_load & !icmp_ln1023_2)> <Delay = 0.00>
ST_14 : Operation 844 [8/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 844 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 845 [9/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 845 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 846 [9/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 846 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 847 [9/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 847 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 848 [10/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 848 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 849 [10/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 849 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 850 [1/12] (1.40ns)   --->   "%rem_i_i436_i = srem i8 %cell_V_1_load, i8 10"   --->   Operation 850 'srem' 'rem_i_i436_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 851 [2/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 851 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 852 [3/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 852 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 853 [3/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 853 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 854 [3/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 854 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 855 [4/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 855 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 856 [4/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 856 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.40>
ST_15 : Operation 857 [1/2] (0.66ns)   --->   "%wa_th_idx_V = load i4 %st1_m_fifo_a_m_arr_th_idx_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 857 'load' 'wa_th_idx_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 858 [1/2] (0.66ns)   --->   "%wa_cell_V = load i4 %st1_m_fifo_a_m_arr_cell_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 858 'load' 'wa_cell_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 859 [1/2] (0.66ns)   --->   "%wa_node_V = load i4 %st1_m_fifo_a_m_arr_node_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 859 'load' 'wa_node_V' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 860 [1/1] (0.38ns)   --->   "%store_ln23 = store i8 %wa_node_V, i8 %st1_wa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 860 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.38>
ST_15 : Operation 861 [1/1] (0.38ns)   --->   "%store_ln23 = store i8 %wa_cell_V, i8 %st1_wa_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 861 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.38>
ST_15 : Operation 862 [1/1] (0.38ns)   --->   "%store_ln23 = store i8 %wa_th_idx_V, i8 %st1_wa_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23]   --->   Operation 862 'store' 'store_ln23' <Predicate = (!icmp_ln27 & st0_input_th_valid)> <Delay = 0.38>
ST_15 : Operation 863 [1/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V_load = load i4 %st1_m_fifo_b_m_arr_th_idx_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 863 'load' 'st1_m_fifo_b_m_arr_th_idx_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 864 [1/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_cell_V_load = load i4 %st1_m_fifo_b_m_arr_cell_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 864 'load' 'st1_m_fifo_b_m_arr_cell_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 865 [1/2] (0.66ns)   --->   "%st1_m_fifo_b_m_arr_node_V_load = load i4 %st1_m_fifo_b_m_arr_node_V_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 865 'load' 'st1_m_fifo_b_m_arr_node_V_load' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_15 : Operation 866 [1/1] (0.38ns)   --->   "%store_ln30 = store i8 %st1_m_fifo_b_m_arr_th_idx_V_load, i8 %st1_wb_th_idx_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 866 'store' 'store_ln30' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.38>
ST_15 : Operation 867 [1/1] (0.38ns)   --->   "%store_ln30 = store i8 %st1_m_fifo_b_m_arr_cell_V_load, i8 %st1_wb_cell_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 867 'store' 'store_ln30' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.38>
ST_15 : Operation 868 [1/1] (0.38ns)   --->   "%store_ln30 = store i8 %st1_m_fifo_b_m_arr_node_V_load, i8 %st1_wb_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:30]   --->   Operation 868 'store' 'store_ln30' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.38>
ST_15 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end126.i"   --->   Operation 869 'br' 'br_ln0' <Predicate = (!icmp_ln27 & st0_input_th_valid & !icmp_ln1019_7)> <Delay = 0.00>
ST_15 : Operation 870 [3/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 870 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 871 [1/12] (1.40ns)   --->   "%urem_ln115 = urem i8 %idxa_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 871 'urem' 'urem_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 872 [1/12] (1.40ns)   --->   "%urem_ln116 = urem i8 %idxb_V, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 872 'urem' 'urem_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 873 [6/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 873 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 874 [6/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 874 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 875 [6/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 875 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 876 [7/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 876 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 877 [7/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 877 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 878 [7/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 878 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 879 [8/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 879 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 880 [8/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 880 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 881 [8/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 881 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 882 [9/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 882 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 883 [9/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 883 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 884 [1/12] (1.40ns)   --->   "%rem_i_i391_i = srem i8 %cell_V_load, i8 10"   --->   Operation 884 'srem' 'rem_i_i391_i' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 885 [2/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 885 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 886 [2/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 886 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 887 [2/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 887 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 888 [3/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 888 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 889 [3/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 889 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.70>
ST_16 : Operation 890 [1/1] (0.00ns)   --->   "%st3_input_cvb_V = load i8 %cell_V_10"   --->   Operation 890 'load' 'st3_input_cvb_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 891 [1/1] (0.00ns)   --->   "%st3_input_cvb_V_4 = load i8 %cell_V_11"   --->   Operation 891 'load' 'st3_input_cvb_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 892 [1/1] (0.00ns)   --->   "%st1_wa_node_V_load_1 = load i8 %st1_wa_node_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 892 'load' 'st1_wa_node_V_load_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_16 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_s, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 893 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_16 : Operation 894 [2/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 894 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i9 %shl_ln" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 895 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_16 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i8 %st1_wa_node_V_load_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 896 'zext' 'zext_ln91_3' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_16 : Operation 897 [1/1] (0.72ns)   --->   "%shl_ln91 = shl i800 %zext_ln91_3, i800 %zext_ln91_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 897 'shl' 'shl_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %idxa_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 898 'zext' 'zext_ln115' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_16 : Operation 899 [1/1] (1.70ns)   --->   "%mul_ln115 = mul i17 %zext_ln115, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 899 'mul' 'mul_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln115, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 900 'partselect' 'tmp_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_16 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %idxb_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 901 'zext' 'zext_ln116' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_16 : Operation 902 [1/1] (1.70ns)   --->   "%mul_ln116 = mul i17 %zext_ln116, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 902 'mul' 'mul_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln116, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 903 'partselect' 'tmp_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_16 : Operation 904 [5/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 904 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 905 [5/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 905 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 906 [5/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 906 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 907 [6/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 907 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 908 [6/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 908 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 909 [1/1] (0.00ns)   --->   "%dvac_V_2_load = load i7 %dvac_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 909 'load' 'dvac_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_16 : Operation 910 [6/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 910 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 911 [7/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 911 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 912 [7/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 912 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 913 [7/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 913 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 914 [8/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 914 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 915 [8/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 915 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 916 [1/12] (1.40ns)   --->   "%srem_ln1514_10 = srem i8 %cell_V_2_load, i8 10"   --->   Operation 916 'srem' 'srem_ln1514_10' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 917 [1/12] (1.40ns)   --->   "%srem_ln1514_11 = srem i8 %cell_V_3_load, i8 10"   --->   Operation 917 'srem' 'srem_ln1514_11' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 918 [1/12] (1.40ns)   --->   "%srem_ln1514_12 = srem i8 %cell_V_4_load, i8 10"   --->   Operation 918 'srem' 'srem_ln1514_12' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 919 [2/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 919 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 920 [2/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 920 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 921 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvac_V_2_load, i7 %dvac_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 921 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_16 : Operation 922 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cvb_V_4, i8 %cell_V_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 922 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_16 : Operation 923 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cvb_V, i8 %cell_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 923 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 2.14>
ST_17 : Operation 924 [1/1] (0.00ns)   --->   "%st3_input_cvb_V_5 = load i8 %cell_V_12"   --->   Operation 924 'load' 'st3_input_cvb_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 925 [1/1] (0.00ns)   --->   "%st3_input_cvb_V_6 = load i8 %cell_V_13"   --->   Operation 925 'load' 'st3_input_cvb_V_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 926 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000"   --->   Operation 926 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 927 [1/12] (1.40ns)   --->   "%urem_ln91 = urem i8 %idx, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 927 'urem' 'urem_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i8 %urem_ln91" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 928 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_17 : Operation 929 [1/1] (0.00ns)   --->   "%c2n_addr = getelementptr i800 %c2n, i64 0, i64 %zext_ln91_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 929 'getelementptr' 'c2n_addr' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_17 : Operation 930 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln91 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 930 'specbramwithbyteenable' 'specbramwithbyteenable_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_17 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i64 %shl_ln91_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 931 'zext' 'zext_ln91_5' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_17 : Operation 932 [1/1] (0.74ns)   --->   "%store_ln91 = store void @_ssdm_op_Write.bram.i800, i3 %c2n_addr, i800 %shl_ln91, i100 %zext_ln91_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91]   --->   Operation 932 'store' 'store_ln91' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_17 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end173.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:95]   --->   Operation 933 'br' 'br_ln95' <Predicate = (!icmp_ln27 & st1_input_sw_sw & p_load263)> <Delay = 0.00>
ST_17 : Operation 934 [4/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 934 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 935 [4/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 935 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 936 [4/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 936 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 937 [5/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 937 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 938 [5/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 938 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 939 [5/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 939 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 940 [6/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 940 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 941 [6/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 941 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 942 [6/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 942 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 943 [7/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 943 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 944 [7/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 944 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 945 [1/12] (1.40ns)   --->   "%srem_ln1514_13 = srem i8 %cell_V_5_load, i8 10"   --->   Operation 945 'srem' 'srem_ln1514_13' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 946 [1/12] (1.40ns)   --->   "%srem_ln1514_14 = srem i8 %cell_V_6_load, i8 10"   --->   Operation 946 'srem' 'srem_ln1514_14' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 947 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cvb_V_6, i8 %cell_V_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 947 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_17 : Operation 948 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %st3_input_cvb_V_5, i8 %cell_V_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 948 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.40>
ST_18 : Operation 949 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_load = load i7 %st5_input_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 949 'load' 'st5_input_dvbs_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 950 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_1_load = load i7 %st5_input_dvbs_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 950 'load' 'st5_input_dvbs_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i7 %st5_input_dvbs_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 951 'sext' 'sext_ln27_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i7 %st5_input_dvbs_V_1_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 952 'sext' 'sext_ln27_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %urem_ln115" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 953 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 954 [1/1] (0.00ns)   --->   "%c2n_addr_2 = getelementptr i800 %c2n, i64 0, i64 %zext_ln115_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 954 'getelementptr' 'c2n_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 955 [2/2] (0.74ns)   --->   "%c2n_load = load i3 %c2n_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 955 'load' 'c2n_load' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_18 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %urem_ln116" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 956 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 957 [1/1] (0.00ns)   --->   "%c2n_addr_3 = getelementptr i800 %c2n, i64 0, i64 %zext_ln116_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 957 'getelementptr' 'c2n_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 958 [2/2] (0.74ns)   --->   "%c2n_load_1 = load i3 %c2n_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 958 'load' 'c2n_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_18 : Operation 959 [3/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 959 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 960 [3/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 960 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 961 [3/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 961 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 962 [4/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 962 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 963 [4/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 963 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 964 [1/1] (0.00ns)   --->   "%dvas_V_2_load = load i7 %dvas_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 964 'load' 'dvas_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 965 [4/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 965 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 966 [5/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 966 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 967 [5/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 967 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 968 [5/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 968 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 969 [6/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 969 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 970 [6/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 970 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 971 [1/1] (0.70ns)   --->   "%dvbs_V_8 = add i8 %sext_ln27_4, i8 %sext_ln27_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:28]   --->   Operation 971 'add' 'dvbs_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 972 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvas_V_2_load, i7 %dvas_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 972 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_18 : Operation 973 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbs_V_8, i8 %st6_input_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 973 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_16, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 974 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 975 [1/2] (0.74ns)   --->   "%c2n_load = load i3 %c2n_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 975 'load' 'c2n_load' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_19 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i9 %shl_ln2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 976 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 977 [1/1] (1.44ns)   --->   "%lshr_ln115 = lshr i800 %c2n_load, i800 %zext_ln115_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 977 'lshr' 'lshr_ln115' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i800 %lshr_ln115" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115]   --->   Operation 978 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_17, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 979 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 980 [1/2] (0.74ns)   --->   "%c2n_load_1 = load i3 %c2n_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 980 'load' 'c2n_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_19 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i9 %shl_ln3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 981 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 982 [1/1] (1.44ns)   --->   "%lshr_ln116 = lshr i800 %c2n_load_1, i800 %zext_ln116_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 982 'lshr' 'lshr_ln116' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i800 %lshr_ln116" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116]   --->   Operation 983 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_19 : Operation 984 [2/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 984 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 985 [2/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 985 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 986 [2/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 986 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 987 [3/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 987 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 988 [3/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 988 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 989 [3/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 989 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 990 [4/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 990 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 991 [4/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 991 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 992 [4/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 992 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 993 [5/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 993 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 994 [5/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 994 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 995 [12/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 995 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 996 [12/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 996 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 997 [12/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 997 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.00>
ST_20 : Operation 998 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_load = load i7 %st4_input_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 998 'load' 'st4_input_dvbc_V_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_1_load = load i7 %st4_input_dvbc_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 999 'load' 'st4_input_dvbc_V_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1000 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_2_load = load i7 %st5_input_dvbs_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1000 'load' 'st5_input_dvbs_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1001 [1/1] (0.00ns)   --->   "%st5_input_dvbs_V_3_load = load i7 %st5_input_dvbs_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1001 'load' 'st5_input_dvbs_V_3_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i7 %st4_input_dvbc_V_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1002 'sext' 'sext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i7 %st4_input_dvbc_V_1_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1003 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i7 %st5_input_dvbs_V_2_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1004 'sext' 'sext_ln27_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i7 %st5_input_dvbs_V_3_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1005 'sext' 'sext_ln27_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_20 : Operation 1006 [1/12] (1.40ns)   --->   "%urem_ln70 = urem i8 %idx_V, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1006 'urem' 'urem_ln70' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i8 %urem_ln70" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1007 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_20 : Operation 1008 [1/1] (0.00ns)   --->   "%n_addr = getelementptr i32 %n, i64 0, i64 %zext_ln70_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1008 'getelementptr' 'n_addr' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_20 : Operation 1009 [2/2] (0.60ns)   --->   "%n_load = load i7 %n_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1009 'load' 'n_load' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 1010 [1/12] (1.40ns)   --->   "%urem_ln87 = urem i8 %idx_V_1, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1010 'urem' 'urem_ln87' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %urem_ln87" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1011 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_20 : Operation 1012 [1/1] (0.00ns)   --->   "%n_addr_1 = getelementptr i32 %n, i64 0, i64 %zext_ln87_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1012 'getelementptr' 'n_addr_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_20 : Operation 1013 [2/2] (0.60ns)   --->   "%n_load_1 = load i7 %n_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1013 'load' 'n_load_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 1014 [1/12] (1.40ns)   --->   "%urem_ln87_1 = urem i8 %idx_V_2, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1014 'urem' 'urem_ln87_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1015 [2/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1015 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1016 [2/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1016 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1017 [2/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1017 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1018 [3/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1018 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1019 [3/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1019 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1020 [3/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1020 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1021 [4/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1021 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1022 [4/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 1022 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1023 [11/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1023 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1024 [11/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1024 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1025 [11/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1025 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1026 [12/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1026 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1027 [1/1] (0.70ns)   --->   "%dvbc_V_8 = add i8 %sext_ln27, i8 %sext_ln27_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:34]   --->   Operation 1027 'add' 'dvbc_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1028 [1/1] (0.70ns)   --->   "%dvbs_V_9 = add i8 %sext_ln27_6, i8 %sext_ln27_7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:28]   --->   Operation 1028 'add' 'dvbs_V_9' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1029 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbs_V_9, i8 %st6_input_dvbs_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1029 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_20 : Operation 1030 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbc_V_8, i8 %st5_input_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1030 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_20 : Operation 1031 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %trunc_ln116, i8 %st1_node_b_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1031 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_20 : Operation 1032 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %trunc_ln115, i8 %st1_node_a_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1032 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_20 : Operation 1546 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1546 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.14>
ST_21 : Operation 1033 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_2_load = load i7 %st4_input_dvbc_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1033 'load' 'st4_input_dvbc_V_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1034 [1/1] (0.00ns)   --->   "%st4_input_dvbc_V_3_load = load i7 %st4_input_dvbc_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1034 'load' 'st4_input_dvbc_V_3_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i7 %st4_input_dvbc_V_2_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1035 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i7 %st4_input_dvbc_V_3_load" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1036 'sext' 'sext_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1037 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 3, i32 0, i32 0, void @empty_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:30]   --->   Operation 1037 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1038 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 1038 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node va_V_1)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln70, i32 15, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1039 'partselect' 'tmp_18' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_21 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node va_V_1)   --->   "%shl_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_18, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1040 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_21 : Operation 1041 [1/2] (0.60ns)   --->   "%n_load = load i7 %n_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1041 'load' 'n_load' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node va_V_1)   --->   "%zext_ln70_2 = zext i5 %shl_ln4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1042 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_21 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node va_V_1)   --->   "%lshr_ln70 = lshr i32 %n_load, i32 %zext_ln70_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1043 'lshr' 'lshr_ln70' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node va_V_1)   --->   "%va_V = trunc i32 %lshr_ln70" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70]   --->   Operation 1044 'trunc' 'va_V' <Predicate = (!icmp_ln27 & !icmp_ln1023)> <Delay = 0.00>
ST_21 : Operation 1045 [1/1] (1.05ns) (out node of the LUT)   --->   "%va_V_1 = select i1 %icmp_ln1023, i8 255, i8 %va_V"   --->   Operation 1045 'select' 'va_V_1' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node vb_V_4)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln87, i32 15, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1046 'partselect' 'tmp_19' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node vb_V_4)   --->   "%shl_ln5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_19, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1047 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1048 [1/2] (0.60ns)   --->   "%n_load_1 = load i7 %n_addr_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1048 'load' 'n_load_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node vb_V_4)   --->   "%zext_ln87_2 = zext i5 %shl_ln5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1049 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node vb_V_4)   --->   "%lshr_ln87 = lshr i32 %n_load_1, i32 %zext_ln87_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1050 'lshr' 'lshr_ln87' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node vb_V_4)   --->   "%vb_V = trunc i32 %lshr_ln87" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1051 'trunc' 'vb_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i8 %idx_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1052 'zext' 'zext_ln87_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1053 [1/1] (1.70ns)   --->   "%mul_ln87_1 = mul i17 %zext_ln87_4, i17 328" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1053 'mul' 'mul_ln87_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i8 %urem_ln87_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1054 'zext' 'zext_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1055 [1/1] (0.00ns)   --->   "%n_addr_2 = getelementptr i32 %n, i64 0, i64 %zext_ln87_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1055 'getelementptr' 'n_addr_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1056 [2/2] (0.60ns)   --->   "%n_load_2 = load i7 %n_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1056 'load' 'n_load_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 1057 [1/12] (1.40ns)   --->   "%urem_ln87_2 = urem i8 %idx_V_3, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1057 'urem' 'urem_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i8 %urem_ln87_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1058 'zext' 'zext_ln87_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1059 [1/1] (0.00ns)   --->   "%n_addr_3 = getelementptr i32 %n, i64 0, i64 %zext_ln87_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1059 'getelementptr' 'n_addr_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_21 : Operation 1060 [2/2] (0.60ns)   --->   "%n_load_3 = load i7 %n_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1060 'load' 'n_load_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 1061 [1/12] (1.40ns)   --->   "%urem_ln87_3 = urem i8 %idx_V_4, i8 100" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1061 'urem' 'urem_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1062 [1/1] (1.05ns) (out node of the LUT)   --->   "%vb_V_4 = select i1 %icmp_ln1023_1, i8 255, i8 %vb_V"   --->   Operation 1062 'select' 'vb_V_4' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1063 [1/12] (1.40ns)   --->   "%urem_ln117 = urem i8 %idx_V_7, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1063 'urem' 'urem_ln117' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i8 %urem_ln117" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1064 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_21 : Operation 1065 [1/1] (0.00ns)   --->   "%n2c_addr_2 = getelementptr i800 %n2c, i64 0, i64 %zext_ln117_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1065 'getelementptr' 'n2c_addr_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_21 : Operation 1066 [2/2] (0.74ns)   --->   "%n2c_load = load i3 %n2c_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1066 'load' 'n2c_load' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_21 : Operation 1067 [2/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1067 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1068 [2/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1068 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1069 [2/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1069 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1070 [3/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1070 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1071 [3/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 1071 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1072 [10/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1072 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1073 [10/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1073 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1074 [10/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1074 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1075 [11/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1075 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1076 [1/1] (0.70ns)   --->   "%dvbc_V_9 = add i8 %sext_ln27_2, i8 %sext_ln27_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:34]   --->   Operation 1076 'add' 'dvbc_V_9' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1077 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %dvbc_V_9, i8 %st5_input_dvbc_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1077 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_21 : Operation 1078 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %vb_V_4, i8 %st2_input_vb_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1078 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_21 : Operation 1079 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %va_V_1, i8 %st2_input_va_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1079 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 22 <SV = 21> <Delay = 2.14>
ST_22 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node vb_V_5)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln87_1, i32 15, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1080 'partselect' 'tmp_20' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node vb_V_5)   --->   "%shl_ln87_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_20, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1081 'bitconcatenate' 'shl_ln87_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1082 [1/2] (0.60ns)   --->   "%n_load_2 = load i7 %n_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1082 'load' 'n_load_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node vb_V_5)   --->   "%zext_ln87_6 = zext i5 %shl_ln87_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1083 'zext' 'zext_ln87_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node vb_V_5)   --->   "%lshr_ln87_1 = lshr i32 %n_load_2, i32 %zext_ln87_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1084 'lshr' 'lshr_ln87_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node vb_V_5)   --->   "%vb_V_1 = trunc i32 %lshr_ln87_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1085 'trunc' 'vb_V_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node vb_V_6)   --->   "%tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln87_2, i32 15, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1086 'partselect' 'tmp_21' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node vb_V_6)   --->   "%shl_ln87_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_21, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1087 'bitconcatenate' 'shl_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1088 [1/2] (0.60ns)   --->   "%n_load_3 = load i7 %n_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1088 'load' 'n_load_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node vb_V_6)   --->   "%zext_ln87_9 = zext i5 %shl_ln87_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1089 'zext' 'zext_ln87_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node vb_V_6)   --->   "%lshr_ln87_2 = lshr i32 %n_load_3, i32 %zext_ln87_9" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1090 'lshr' 'lshr_ln87_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node vb_V_6)   --->   "%vb_V_2 = trunc i32 %lshr_ln87_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1091 'trunc' 'vb_V_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln87_10 = zext i8 %idx_V_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1092 'zext' 'zext_ln87_10' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1093 [1/1] (1.70ns)   --->   "%mul_ln87_3 = mul i17 %zext_ln87_10, i17 328" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1093 'mul' 'mul_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i8 %urem_ln87_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1094 'zext' 'zext_ln87_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1095 [1/1] (0.00ns)   --->   "%n_addr_4 = getelementptr i32 %n, i64 0, i64 %zext_ln87_7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1095 'getelementptr' 'n_addr_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_22 : Operation 1096 [2/2] (0.60ns)   --->   "%n_load_4 = load i7 %n_addr_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1096 'load' 'n_load_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 1097 [1/1] (1.05ns) (out node of the LUT)   --->   "%vb_V_6 = select i1 %icmp_ln1023_1, i8 255, i8 %vb_V_2"   --->   Operation 1097 'select' 'vb_V_6' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1098 [1/1] (1.05ns) (out node of the LUT)   --->   "%vb_V_5 = select i1 %icmp_ln1023_1, i8 255, i8 %vb_V_1"   --->   Operation 1098 'select' 'vb_V_5' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %idx_V_7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1099 'zext' 'zext_ln117' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_22 : Operation 1100 [1/1] (1.70ns)   --->   "%mul_ln117 = mul i17 %zext_ln117, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1100 'mul' 'mul_ln117' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1101 [1/2] (0.74ns)   --->   "%n2c_load = load i3 %n2c_addr_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1101 'load' 'n2c_load' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_22 : Operation 1102 [1/12] (1.40ns)   --->   "%urem_ln126 = urem i8 %idx_V_8, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1102 'urem' 'urem_ln126' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i8 %urem_ln126" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1103 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_22 : Operation 1104 [1/1] (0.00ns)   --->   "%n2c_addr_3 = getelementptr i800 %n2c, i64 0, i64 %zext_ln126_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1104 'getelementptr' 'n2c_addr_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_22 : Operation 1105 [2/2] (0.74ns)   --->   "%n2c_load_1 = load i3 %n2c_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1105 'load' 'n2c_load_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_22 : Operation 1106 [1/12] (1.40ns)   --->   "%urem_ln126_1 = urem i8 %idx_V_9, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1106 'urem' 'urem_ln126_1' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i8 %urem_ln126_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1107 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_22 : Operation 1108 [1/1] (0.00ns)   --->   "%n2c_addr_4 = getelementptr i800 %n2c, i64 0, i64 %zext_ln126_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1108 'getelementptr' 'n2c_addr_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_22 : Operation 1109 [2/2] (0.74ns)   --->   "%n2c_load_2 = load i3 %n2c_addr_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1109 'load' 'n2c_load_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_22 : Operation 1110 [1/12] (1.40ns)   --->   "%urem_ln126_2 = urem i8 %idx_V_10, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1110 'urem' 'urem_ln126_2' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1111 [2/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1111 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1112 [2/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 1112 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1113 [9/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1113 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1114 [9/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1114 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1115 [9/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1115 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1116 [10/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1116 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1117 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %vb_V_6, i8 %st2_input_vb_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1117 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_22 : Operation 1118 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %vb_V_5, i8 %st2_input_vb_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1118 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 23 <SV = 22> <Delay = 2.14>
ST_23 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node vb_V_7)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln87_3, i32 15, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1119 'partselect' 'tmp_22' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_23 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node vb_V_7)   --->   "%shl_ln87_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_22, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1120 'bitconcatenate' 'shl_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_23 : Operation 1121 [1/2] (0.60ns)   --->   "%n_load_4 = load i7 %n_addr_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1121 'load' 'n_load_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node vb_V_7)   --->   "%zext_ln87_11 = zext i5 %shl_ln87_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1122 'zext' 'zext_ln87_11' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_23 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node vb_V_7)   --->   "%lshr_ln87_3 = lshr i32 %n_load_4, i32 %zext_ln87_11" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1123 'lshr' 'lshr_ln87_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node vb_V_7)   --->   "%vb_V_3 = trunc i32 %lshr_ln87_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:87]   --->   Operation 1124 'trunc' 'vb_V_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_1)> <Delay = 0.00>
ST_23 : Operation 1125 [1/1] (1.05ns) (out node of the LUT)   --->   "%vb_V_7 = select i1 %icmp_ln1023_1, i8 255, i8 %vb_V_3"   --->   Operation 1125 'select' 'vb_V_7' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node cva_V_1)   --->   "%tmp_25 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln117, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1126 'partselect' 'tmp_25' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_23 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node cva_V_1)   --->   "%shl_ln8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_25, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1127 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_23 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node cva_V_1)   --->   "%zext_ln117_2 = zext i9 %shl_ln8" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1128 'zext' 'zext_ln117_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_23 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node cva_V_1)   --->   "%lshr_ln117 = lshr i800 %n2c_load, i800 %zext_ln117_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1129 'lshr' 'lshr_ln117' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node cva_V_1)   --->   "%cva_V = trunc i800 %lshr_ln117" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117]   --->   Operation 1130 'trunc' 'cva_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_4)> <Delay = 0.00>
ST_23 : Operation 1131 [1/1] (1.44ns) (out node of the LUT)   --->   "%cva_V_1 = select i1 %icmp_ln1023_4, i8 255, i8 %cva_V"   --->   Operation 1131 'select' 'cva_V_1' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %idx_V_8" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1132 'zext' 'zext_ln126' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_23 : Operation 1133 [1/1] (1.70ns)   --->   "%mul_ln126 = mul i17 %zext_ln126, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1133 'mul' 'mul_ln126' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1134 [1/2] (0.74ns)   --->   "%n2c_load_1 = load i3 %n2c_addr_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1134 'load' 'n2c_load_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_23 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i8 %idx_V_9" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1135 'zext' 'zext_ln126_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_23 : Operation 1136 [1/1] (1.70ns)   --->   "%mul_ln126_1 = mul i17 %zext_ln126_4, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1136 'mul' 'mul_ln126_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1137 [1/2] (0.74ns)   --->   "%n2c_load_2 = load i3 %n2c_addr_4" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1137 'load' 'n2c_load_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_23 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i8 %idx_V_10" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1138 'zext' 'zext_ln126_8' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_23 : Operation 1139 [1/1] (1.70ns)   --->   "%mul_ln126_2 = mul i17 %zext_ln126_8, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1139 'mul' 'mul_ln126_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i8 %urem_ln126_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1140 'zext' 'zext_ln126_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_23 : Operation 1141 [1/1] (0.00ns)   --->   "%n2c_addr_5 = getelementptr i800 %n2c, i64 0, i64 %zext_ln126_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1141 'getelementptr' 'n2c_addr_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_23 : Operation 1142 [2/2] (0.74ns)   --->   "%n2c_load_3 = load i3 %n2c_addr_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1142 'load' 'n2c_load_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_23 : Operation 1143 [1/12] (1.40ns)   --->   "%urem_ln126_3 = urem i8 %idx_V_11, i8 6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1143 'urem' 'urem_ln126_3' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i8 %urem_ln126_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1144 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_23 : Operation 1145 [1/1] (0.00ns)   --->   "%n2c_addr_6 = getelementptr i800 %n2c, i64 0, i64 %zext_ln126_7" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1145 'getelementptr' 'n2c_addr_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_23 : Operation 1146 [2/2] (0.74ns)   --->   "%n2c_load_4 = load i3 %n2c_addr_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1146 'load' 'n2c_load_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_23 : Operation 1147 [1/1] (0.00ns)   --->   "%empty_100 = trunc i5 %ret_V_44"   --->   Operation 1147 'trunc' 'empty_100' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_23 : Operation 1148 [1/1] (0.00ns)   --->   "%rem_i_i317_i_cast_cast = sext i5 %empty_100"   --->   Operation 1148 'sext' 'rem_i_i317_i_cast_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_23 : Operation 1149 [1/1] (0.58ns)   --->   "%icmp_ln1023_9 = icmp_eq  i8 %st3_input_cva_V, i8 255"   --->   Operation 1149 'icmp' 'icmp_ln1023_9' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1150 [1/12] (1.40ns)   --->   "%ret_V_45 = srem i8 %st3_input_cva_V, i8 10"   --->   Operation 1150 'srem' 'ret_V_45' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln1496 = trunc i5 %ret_V_45"   --->   Operation 1151 'trunc' 'trunc_ln1496' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_23 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1496_2 = sext i5 %trunc_ln1496"   --->   Operation 1152 'sext' 'sext_ln1496_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_23 : Operation 1153 [1/1] (0.70ns)   --->   "%ret_V_8 = sub i6 %rem_i_i317_i_cast_cast, i6 %sext_ln1496_2"   --->   Operation 1153 'sub' 'ret_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1154 [8/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1154 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1155 [8/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1155 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1156 [8/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1156 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1157 [9/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1157 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1158 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %cva_V_1, i8 %cell_V_9" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1158 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_23 : Operation 1159 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %vb_V_7, i8 %st2_input_vb_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1159 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 24 <SV = 23> <Delay = 1.83>
ST_24 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_1)   --->   "%tmp_26 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln126, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1160 'partselect' 'tmp_26' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_24 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_1)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_26, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1161 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_24 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_1)   --->   "%zext_ln126_2 = zext i9 %shl_ln9" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1162 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_24 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_1)   --->   "%lshr_ln126 = lshr i800 %n2c_load_1, i800 %zext_ln126_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1163 'lshr' 'lshr_ln126' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_1)   --->   "%cvb_V = trunc i800 %lshr_ln126" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1164 'trunc' 'cvb_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_5)> <Delay = 0.00>
ST_24 : Operation 1165 [1/1] (1.44ns) (out node of the LUT)   --->   "%cvb_V_1 = select i1 %icmp_ln1023_5, i8 255, i8 %cvb_V"   --->   Operation 1165 'select' 'cvb_V_1' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_3)   --->   "%tmp_27 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln126_1, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1166 'partselect' 'tmp_27' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_24 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_3)   --->   "%shl_ln126_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_27, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1167 'bitconcatenate' 'shl_ln126_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_24 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_3)   --->   "%zext_ln126_6 = zext i9 %shl_ln126_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1168 'zext' 'zext_ln126_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_24 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_3)   --->   "%lshr_ln126_1 = lshr i800 %n2c_load_2, i800 %zext_ln126_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1169 'lshr' 'lshr_ln126_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_3)   --->   "%cvb_V_2 = trunc i800 %lshr_ln126_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1170 'trunc' 'cvb_V_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_6)> <Delay = 0.00>
ST_24 : Operation 1171 [1/1] (1.44ns) (out node of the LUT)   --->   "%cvb_V_3 = select i1 %icmp_ln1023_6, i8 255, i8 %cvb_V_2"   --->   Operation 1171 'select' 'cvb_V_3' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1172 [1/2] (0.74ns)   --->   "%n2c_load_3 = load i3 %n2c_addr_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1172 'load' 'n2c_load_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_24 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i8 %idx_V_11" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1173 'zext' 'zext_ln126_10' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_24 : Operation 1174 [1/1] (1.70ns)   --->   "%mul_ln126_3 = mul i17 %zext_ln126_10, i17 342" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1174 'mul' 'mul_ln126_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1175 [1/2] (0.74ns)   --->   "%n2c_load_4 = load i3 %n2c_addr_6" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1175 'load' 'n2c_load_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_24 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln1513 = sext i8 %st3_input_cva_V"   --->   Operation 1176 'sext' 'sext_ln1513' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_24 : Operation 1177 [1/1] (1.70ns)   --->   "%mul_ln1513 = mul i18 %sext_ln1513, i18 410"   --->   Operation 1177 'mul' 'mul_ln1513' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln1513 = trunc i18 %mul_ln1513"   --->   Operation 1178 'trunc' 'trunc_ln1513' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_24 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cva_V, i32 7"   --->   Operation 1179 'bitselect' 'tmp_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_24 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513, i32 12, i32 16"   --->   Operation 1180 'partselect' 'tmp_8' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_24 : Operation 1181 [7/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1181 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1182 [7/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1182 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1183 [7/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1183 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1184 [8/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1184 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1185 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %cvb_V_3, i8 %cell_V_11" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1185 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_24 : Operation 1186 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %cvb_V_1, i8 %cell_V_10" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1186 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 25 <SV = 24> <Delay = 1.83>
ST_25 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_5)   --->   "%tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln126_2, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1187 'partselect' 'tmp_28' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_25 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_5)   --->   "%shl_ln126_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_28, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1188 'bitconcatenate' 'shl_ln126_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_25 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_5)   --->   "%zext_ln126_9 = zext i9 %shl_ln126_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1189 'zext' 'zext_ln126_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_25 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_5)   --->   "%lshr_ln126_2 = lshr i800 %n2c_load_3, i800 %zext_ln126_9" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1190 'lshr' 'lshr_ln126_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_5)   --->   "%cvb_V_4 = trunc i800 %lshr_ln126_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1191 'trunc' 'cvb_V_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_7)> <Delay = 0.00>
ST_25 : Operation 1192 [1/1] (1.44ns) (out node of the LUT)   --->   "%cvb_V_5 = select i1 %icmp_ln1023_7, i8 255, i8 %cvb_V_4"   --->   Operation 1192 'select' 'cvb_V_5' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_7)   --->   "%tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln126_3, i32 11, i32 16" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1193 'partselect' 'tmp_29' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_25 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_7)   --->   "%shl_ln126_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_29, i3 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1194 'bitconcatenate' 'shl_ln126_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_25 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_7)   --->   "%zext_ln126_11 = zext i9 %shl_ln126_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1195 'zext' 'zext_ln126_11' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_25 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_7)   --->   "%lshr_ln126_3 = lshr i800 %n2c_load_4, i800 %zext_ln126_11" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1196 'lshr' 'lshr_ln126_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node cvb_V_7)   --->   "%cvb_V_6 = trunc i800 %lshr_ln126_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126]   --->   Operation 1197 'trunc' 'cvb_V_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_8)> <Delay = 0.00>
ST_25 : Operation 1198 [1/1] (1.44ns) (out node of the LUT)   --->   "%cvb_V_7 = select i1 %icmp_ln1023_8, i8 255, i8 %cvb_V_6"   --->   Operation 1198 'select' 'cvb_V_7' <Predicate = (!icmp_ln27)> <Delay = 1.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1199 [1/1] (0.00ns)   --->   "%st3_input_cell_a_V_cast = sext i8 %st3_input_cell_a_V"   --->   Operation 1199 'sext' 'st3_input_cell_a_V_cast' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_25 : Operation 1200 [1/1] (1.70ns)   --->   "%mul125 = mul i18 %st3_input_cell_a_V_cast, i18 410"   --->   Operation 1200 'mul' 'mul125' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1201 [1/1] (0.00ns)   --->   "%empty_97 = trunc i18 %mul125"   --->   Operation 1201 'trunc' 'empty_97' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_25 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cell_a_V, i32 7"   --->   Operation 1202 'bitselect' 'tmp' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_25 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul125, i32 12, i32 16"   --->   Operation 1203 'partselect' 'tmp_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_25 : Operation 1204 [1/1] (0.00ns)   --->   "%st3_input_cell_b_V_cast = sext i8 %st3_input_cell_b_V"   --->   Operation 1204 'sext' 'st3_input_cell_b_V_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1205 [1/1] (1.70ns)   --->   "%mul117 = mul i18 %st3_input_cell_b_V_cast, i18 410"   --->   Operation 1205 'mul' 'mul117' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1206 [1/1] (0.00ns)   --->   "%empty_101 = trunc i18 %mul117"   --->   Operation 1206 'trunc' 'empty_101' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cell_b_V, i32 7"   --->   Operation 1207 'bitselect' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul117, i32 12, i32 16"   --->   Operation 1208 'partselect' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1209 [1/1] (0.79ns)   --->   "%sub_ln1513 = sub i17 0, i17 %trunc_ln1513"   --->   Operation 1209 'sub' 'sub_ln1513' <Predicate = (!icmp_ln27 & tmp_6 & !icmp_ln1023_9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_1)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513, i32 12, i32 16"   --->   Operation 1210 'partselect' 'tmp_7' <Predicate = (!icmp_ln27 & tmp_6 & !icmp_ln1023_9)> <Delay = 0.00>
ST_25 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_1)   --->   "%select_ln1513 = select i1 %tmp_6, i5 %tmp_7, i5 %tmp_8"   --->   Operation 1211 'select' 'select_ln1513' <Predicate = (!icmp_ln27 & tmp_6 & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1212 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_1 = sub i5 0, i5 %select_ln1513"   --->   Operation 1212 'sub' 'sub_ln1513_1' <Predicate = (!icmp_ln27 & tmp_6 & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1213 [6/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1213 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1214 [6/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1214 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1215 [6/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1215 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1216 [7/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1216 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1217 [1/1] (0.00ns)   --->   "%st4_input_cell_b_V_cast = sext i8 %cell_V_1_load"   --->   Operation 1217 'sext' 'st4_input_cell_b_V_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1218 [1/1] (1.70ns)   --->   "%mul69 = mul i18 %st4_input_cell_b_V_cast, i18 410"   --->   Operation 1218 'mul' 'mul69' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1219 [1/1] (0.00ns)   --->   "%empty_114 = trunc i18 %mul69"   --->   Operation 1219 'trunc' 'empty_114' <Predicate = (!icmp_ln27 & tmp_36)> <Delay = 0.00>
ST_25 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul69, i32 12, i32 16"   --->   Operation 1220 'partselect' 'tmp_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1221 [1/1] (0.00ns)   --->   "%ret_V_51 = trunc i5 %rem_i_i436_i"   --->   Operation 1221 'trunc' 'ret_V_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1222 [1/1] (0.00ns)   --->   "%ret_V_53 = trunc i5 %rem_i_i391_i"   --->   Operation 1222 'trunc' 'ret_V_53' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%sext_ln1023 = sext i5 %ret_V_51"   --->   Operation 1223 'sext' 'sext_ln1023' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1224 [1/1] (0.58ns)   --->   "%icmp_ln1023_14 = icmp_eq  i8 %cell_V_2_load, i8 255"   --->   Operation 1224 'icmp' 'icmp_ln1023_14' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1225 [1/1] (0.58ns)   --->   "%icmp_ln1019_8 = icmp_eq  i8 %cell_V_1_load, i8 %cell_V_2_load"   --->   Operation 1225 'icmp' 'icmp_ln1019_8' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%ret_V_23 = trunc i5 %srem_ln1514_10"   --->   Operation 1226 'trunc' 'ret_V_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%ret_V_52 = select i1 %icmp_ln1019_8, i5 %ret_V_53, i5 %ret_V_23"   --->   Operation 1227 'select' 'ret_V_52' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%sext_ln1496_19 = sext i5 %ret_V_52"   --->   Operation 1228 'sext' 'sext_ln1496_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1229 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_26 = sub i6 %sext_ln1023, i6 %sext_ln1496_19"   --->   Operation 1229 'sub' 'ret_V_26' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1230 [1/1] (0.58ns)   --->   "%icmp_ln1023_15 = icmp_eq  i8 %cell_V_3_load, i8 255"   --->   Operation 1230 'icmp' 'icmp_ln1023_15' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1231 [1/1] (0.58ns)   --->   "%icmp_ln1019_9 = icmp_eq  i8 %cell_V_load, i8 %cell_V_3_load"   --->   Operation 1231 'icmp' 'icmp_ln1019_9' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%ret_V_28 = trunc i5 %srem_ln1514_11"   --->   Operation 1232 'trunc' 'ret_V_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%ret_V_54 = select i1 %icmp_ln1019_9, i5 %ret_V_51, i5 %ret_V_28"   --->   Operation 1233 'select' 'ret_V_54' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1496_23 = sext i5 %ret_V_53"   --->   Operation 1234 'sext' 'sext_ln1496_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%sext_ln1496_24 = sext i5 %ret_V_54"   --->   Operation 1235 'sext' 'sext_ln1496_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1236 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_31 = sub i6 %sext_ln1496_23, i6 %sext_ln1496_24"   --->   Operation 1236 'sub' 'ret_V_31' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1237 [1/1] (0.58ns)   --->   "%icmp_ln1019_10 = icmp_eq  i8 %cell_V_load, i8 %cell_V_4_load"   --->   Operation 1237 'icmp' 'icmp_ln1019_10' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%ret_V_32 = trunc i5 %srem_ln1514_12"   --->   Operation 1238 'trunc' 'ret_V_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%ret_V_55 = select i1 %icmp_ln1019_10, i5 %ret_V_51, i5 %ret_V_32"   --->   Operation 1239 'select' 'ret_V_55' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%sext_ln1496_27 = sext i5 %ret_V_55"   --->   Operation 1240 'sext' 'sext_ln1496_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1241 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_35 = sub i6 %sext_ln1496_23, i6 %sext_ln1496_27"   --->   Operation 1241 'sub' 'ret_V_35' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1242 [1/1] (0.58ns)   --->   "%icmp_ln1019_11 = icmp_eq  i8 %cell_V_load, i8 %cell_V_5_load"   --->   Operation 1242 'icmp' 'icmp_ln1019_11' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%ret_V_36 = trunc i5 %srem_ln1514_13"   --->   Operation 1243 'trunc' 'ret_V_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%ret_V_56 = select i1 %icmp_ln1019_11, i5 %ret_V_51, i5 %ret_V_36"   --->   Operation 1244 'select' 'ret_V_56' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%sext_ln1496_30 = sext i5 %ret_V_56"   --->   Operation 1245 'sext' 'sext_ln1496_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1246 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_39 = sub i6 %sext_ln1496_23, i6 %sext_ln1496_30"   --->   Operation 1246 'sub' 'ret_V_39' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1247 [1/1] (0.58ns)   --->   "%icmp_ln1019_12 = icmp_eq  i8 %cell_V_load, i8 %cell_V_6_load"   --->   Operation 1247 'icmp' 'icmp_ln1019_12' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%ret_V_40 = trunc i5 %srem_ln1514_14"   --->   Operation 1248 'trunc' 'ret_V_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%ret_V_57 = select i1 %icmp_ln1019_12, i5 %ret_V_51, i5 %ret_V_40"   --->   Operation 1249 'select' 'ret_V_57' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%sext_ln1496_33 = sext i5 %ret_V_57"   --->   Operation 1250 'sext' 'sext_ln1496_33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_25 : Operation 1251 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_43 = sub i6 %sext_ln1496_23, i6 %sext_ln1496_33"   --->   Operation 1251 'sub' 'ret_V_43' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1252 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %cvb_V_7, i8 %cell_V_13" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1252 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_25 : Operation 1253 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %cvb_V_5, i8 %cell_V_12" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1253 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 26 <SV = 25> <Delay = 2.20>
ST_26 : Operation 1254 [1/1] (0.79ns)   --->   "%neg_mul126 = sub i17 0, i17 %empty_97"   --->   Operation 1254 'sub' 'neg_mul126' <Predicate = (!icmp_ln27 & tmp & !icmp_ln1023_9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node neg_ti131)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %neg_mul126, i32 12, i32 16"   --->   Operation 1255 'partselect' 'tmp_1' <Predicate = (!icmp_ln27 & tmp & !icmp_ln1023_9)> <Delay = 0.00>
ST_26 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node neg_ti131)   --->   "%empty_98 = select i1 %tmp, i5 %tmp_1, i5 %tmp_2"   --->   Operation 1256 'select' 'empty_98' <Predicate = (!icmp_ln27 & tmp & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1257 [1/1] (0.70ns) (out node of the LUT)   --->   "%neg_ti131 = sub i5 0, i5 %empty_98"   --->   Operation 1257 'sub' 'neg_ti131' <Predicate = (!icmp_ln27 & tmp & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%empty_99 = select i1 %tmp, i5 %neg_ti131, i5 %tmp_2"   --->   Operation 1258 'select' 'empty_99' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%p_cast_cast = sext i5 %empty_99"   --->   Operation 1259 'sext' 'p_cast_cast' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_26 : Operation 1260 [1/1] (0.79ns)   --->   "%neg_mul118 = sub i17 0, i17 %empty_101"   --->   Operation 1260 'sub' 'neg_mul118' <Predicate = (!icmp_ln27 & tmp_3)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node neg_ti123)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %neg_mul118, i32 12, i32 16"   --->   Operation 1261 'partselect' 'tmp_4' <Predicate = (!icmp_ln27 & tmp_3)> <Delay = 0.00>
ST_26 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node neg_ti123)   --->   "%empty_102 = select i1 %tmp_3, i5 %tmp_4, i5 %tmp_5"   --->   Operation 1262 'select' 'empty_102' <Predicate = (!icmp_ln27 & tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1263 [1/1] (0.70ns) (out node of the LUT)   --->   "%neg_ti123 = sub i5 0, i5 %empty_102"   --->   Operation 1263 'sub' 'neg_ti123' <Predicate = (!icmp_ln27 & tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%select_ln1513_1 = select i1 %tmp_6, i5 %sub_ln1513_1, i5 %tmp_8"   --->   Operation 1264 'select' 'select_ln1513_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%sext_ln1496 = sext i5 %select_ln1513_1"   --->   Operation 1265 'sext' 'sext_ln1496' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_26 : Operation 1266 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_7 = sub i6 %p_cast_cast, i6 %sext_ln1496"   --->   Operation 1266 'sub' 'ret_V_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1267 [5/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1267 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1268 [1/1] (0.27ns)   --->   "%empty_105 = select i1 %tmp_3, i5 %neg_ti123, i5 %tmp_5"   --->   Operation 1268 'select' 'empty_105' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1269 [5/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1269 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1270 [5/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1270 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1271 [6/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1271 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1272 [1/1] (0.79ns)   --->   "%neg_mul70 = sub i17 0, i17 %empty_114"   --->   Operation 1272 'sub' 'neg_mul70' <Predicate = (!icmp_ln27 & tmp_36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node neg_ti75)   --->   "%tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %neg_mul70, i32 12, i32 16"   --->   Operation 1273 'partselect' 'tmp_37' <Predicate = (!icmp_ln27 & tmp_36)> <Delay = 0.00>
ST_26 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node neg_ti75)   --->   "%empty_115 = select i1 %tmp_36, i5 %tmp_37, i5 %tmp_38"   --->   Operation 1274 'select' 'empty_115' <Predicate = (!icmp_ln27 & tmp_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1275 [1/1] (0.70ns) (out node of the LUT)   --->   "%neg_ti75 = sub i5 0, i5 %empty_115"   --->   Operation 1275 'sub' 'neg_ti75' <Predicate = (!icmp_ln27 & tmp_36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1276 [1/1] (0.27ns)   --->   "%ia_V_2 = select i1 %tmp_36, i5 %neg_ti75, i5 %tmp_38"   --->   Operation 1276 'select' 'ia_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1277 [1/1] (0.00ns)   --->   "%st4_input_cell_a_V_cast = sext i8 %cell_V_load"   --->   Operation 1277 'sext' 'st4_input_cell_a_V_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 1278 [1/1] (1.70ns)   --->   "%mul61 = mul i18 %st4_input_cell_a_V_cast, i18 410"   --->   Operation 1278 'mul' 'mul61' <Predicate = (!icmp_ln27)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1279 [1/1] (0.00ns)   --->   "%empty_116 = trunc i18 %mul61"   --->   Operation 1279 'trunc' 'empty_116' <Predicate = (!icmp_ln27 & tmp_39)> <Delay = 0.00>
ST_26 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul61, i32 12, i32 16"   --->   Operation 1280 'partselect' 'tmp_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1513_5 = sext i8 %cell_V_2_load"   --->   Operation 1281 'sext' 'sext_ln1513_5' <Predicate = (!icmp_ln27 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00>
ST_26 : Operation 1282 [1/1] (1.70ns)   --->   "%mul_ln1513_5 = mul i18 %sext_ln1513_5, i18 410"   --->   Operation 1282 'mul' 'mul_ln1513_5' <Predicate = (!icmp_ln27 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln1513_5 = trunc i18 %mul_ln1513_5"   --->   Operation 1283 'trunc' 'trunc_ln1513_5' <Predicate = (!icmp_ln27 & tmp_42 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00>
ST_26 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_5, i32 12, i32 16"   --->   Operation 1284 'partselect' 'tmp_44' <Predicate = (!icmp_ln27 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00>
ST_26 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1513_6 = sext i8 %cell_V_3_load"   --->   Operation 1285 'sext' 'sext_ln1513_6' <Predicate = (!icmp_ln27 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00>
ST_26 : Operation 1286 [1/1] (1.70ns)   --->   "%mul_ln1513_6 = mul i18 %sext_ln1513_6, i18 410"   --->   Operation 1286 'mul' 'mul_ln1513_6' <Predicate = (!icmp_ln27 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln1513_6 = trunc i18 %mul_ln1513_6"   --->   Operation 1287 'trunc' 'trunc_ln1513_6' <Predicate = (!icmp_ln27 & tmp_45 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00>
ST_26 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_6, i32 12, i32 16"   --->   Operation 1288 'partselect' 'tmp_47' <Predicate = (!icmp_ln27 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00>
ST_26 : Operation 1289 [1/1] (0.58ns)   --->   "%icmp_ln1023_16 = icmp_eq  i8 %cell_V_4_load, i8 255"   --->   Operation 1289 'icmp' 'icmp_ln1023_16' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.10>
ST_27 : Operation 1290 [1/1] (0.70ns)   --->   "%neg = sub i6 0, i6 %ret_V_7"   --->   Operation 1290 'sub' 'neg' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1291 [1/1] (0.61ns)   --->   "%abscond = icmp_sgt  i6 %ret_V_7, i6 0"   --->   Operation 1291 'icmp' 'abscond' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node dvac_V)   --->   "%empty_103 = select i1 %abscond, i6 %ret_V_7, i6 %neg"   --->   Operation 1292 'select' 'empty_103' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node dvac_V)   --->   "%sext_ln1496_1 = sext i6 %empty_103"   --->   Operation 1293 'sext' 'sext_ln1496_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_27 : Operation 1294 [1/1] (0.70ns)   --->   "%neg74 = sub i6 0, i6 %ret_V_8"   --->   Operation 1294 'sub' 'neg74' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1295 [1/1] (0.61ns)   --->   "%abscond75 = icmp_sgt  i6 %ret_V_8, i6 0"   --->   Operation 1295 'icmp' 'abscond75' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node dvac_V)   --->   "%empty_104 = select i1 %abscond75, i6 %ret_V_8, i6 %neg74"   --->   Operation 1296 'select' 'empty_104' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node dvac_V)   --->   "%sext_ln214 = sext i6 %empty_104"   --->   Operation 1297 'sext' 'sext_ln214' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.00>
ST_27 : Operation 1298 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvac_V = add i7 %sext_ln214, i7 %sext_ln1496_1"   --->   Operation 1298 'add' 'dvac_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1299 [1/1] (0.30ns)   --->   "%dvac_V_4 = select i1 %icmp_ln1023_9, i7 0, i7 %dvac_V"   --->   Operation 1299 'select' 'dvac_V_4' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1300 [4/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1300 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1301 [4/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1301 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1302 [4/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1302 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1303 [5/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1303 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1304 [1/1] (0.79ns)   --->   "%neg_mul62 = sub i17 0, i17 %empty_116"   --->   Operation 1304 'sub' 'neg_mul62' <Predicate = (!icmp_ln27 & tmp_39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node neg_ti67)   --->   "%tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %neg_mul62, i32 12, i32 16"   --->   Operation 1305 'partselect' 'tmp_40' <Predicate = (!icmp_ln27 & tmp_39)> <Delay = 0.00>
ST_27 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node neg_ti67)   --->   "%empty_117 = select i1 %tmp_39, i5 %tmp_40, i5 %tmp_41"   --->   Operation 1306 'select' 'empty_117' <Predicate = (!icmp_ln27 & tmp_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1307 [1/1] (0.70ns) (out node of the LUT)   --->   "%neg_ti67 = sub i5 0, i5 %empty_117"   --->   Operation 1307 'sub' 'neg_ti67' <Predicate = (!icmp_ln27 & tmp_39)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1308 [1/1] (0.27ns)   --->   "%ia_V = select i1 %tmp_39, i5 %neg_ti67, i5 %tmp_41"   --->   Operation 1308 'select' 'ia_V' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1309 [1/1] (0.79ns)   --->   "%sub_ln1513_10 = sub i17 0, i17 %trunc_ln1513_5"   --->   Operation 1309 'sub' 'sub_ln1513_10' <Predicate = (!icmp_ln27 & tmp_42 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_11)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_10, i32 12, i32 16"   --->   Operation 1310 'partselect' 'tmp_43' <Predicate = (!icmp_ln27 & tmp_42 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00>
ST_27 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_11)   --->   "%select_ln1513_10 = select i1 %tmp_42, i5 %tmp_43, i5 %tmp_44"   --->   Operation 1311 'select' 'select_ln1513_10' <Predicate = (!icmp_ln27 & tmp_42 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1312 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_11 = sub i5 0, i5 %select_ln1513_10"   --->   Operation 1312 'sub' 'sub_ln1513_11' <Predicate = (!icmp_ln27 & tmp_42 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1313 [1/1] (0.79ns)   --->   "%sub_ln1513_12 = sub i17 0, i17 %trunc_ln1513_6"   --->   Operation 1313 'sub' 'sub_ln1513_12' <Predicate = (!icmp_ln27 & tmp_45 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_13)   --->   "%tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_12, i32 12, i32 16"   --->   Operation 1314 'partselect' 'tmp_46' <Predicate = (!icmp_ln27 & tmp_45 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00>
ST_27 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_13)   --->   "%select_ln1513_12 = select i1 %tmp_45, i5 %tmp_46, i5 %tmp_47"   --->   Operation 1315 'select' 'select_ln1513_12' <Predicate = (!icmp_ln27 & tmp_45 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1316 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_13 = sub i5 0, i5 %select_ln1513_12"   --->   Operation 1316 'sub' 'sub_ln1513_13' <Predicate = (!icmp_ln27 & tmp_45 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln1513_7 = sext i8 %cell_V_4_load"   --->   Operation 1317 'sext' 'sext_ln1513_7' <Predicate = (!icmp_ln27 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00>
ST_27 : Operation 1318 [1/1] (1.70ns)   --->   "%mul_ln1513_7 = mul i18 %sext_ln1513_7, i18 410"   --->   Operation 1318 'mul' 'mul_ln1513_7' <Predicate = (!icmp_ln27 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln1513_7 = trunc i18 %mul_ln1513_7"   --->   Operation 1319 'trunc' 'trunc_ln1513_7' <Predicate = (!icmp_ln27 & tmp_48 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00>
ST_27 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_7, i32 12, i32 16"   --->   Operation 1320 'partselect' 'tmp_50' <Predicate = (!icmp_ln27 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00>
ST_27 : Operation 1321 [1/1] (0.58ns)   --->   "%icmp_ln1023_17 = icmp_eq  i8 %cell_V_5_load, i8 255"   --->   Operation 1321 'icmp' 'icmp_ln1023_17' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1322 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvac_V_4, i7 %dvac_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1322 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 28 <SV = 27> <Delay = 2.20>
ST_28 : Operation 1323 [1/1] (0.58ns)   --->   "%icmp_ln1023_10 = icmp_eq  i8 %st3_input_cvb_V, i8 255"   --->   Operation 1323 'icmp' 'icmp_ln1023_10' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1324 [3/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1324 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1325 [1/1] (0.58ns)   --->   "%icmp_ln1023_11 = icmp_eq  i8 %st3_input_cvb_V_4, i8 255"   --->   Operation 1325 'icmp' 'icmp_ln1023_11' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1326 [3/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1326 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1327 [3/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1327 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1328 [4/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1328 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%ia_V_2_cast = sext i5 %ia_V_2"   --->   Operation 1329 'sext' 'ia_V_2_cast' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00>
ST_28 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%select_ln1513_11 = select i1 %tmp_42, i5 %sub_ln1513_11, i5 %tmp_44"   --->   Operation 1330 'select' 'select_ln1513_11' <Predicate = (!icmp_ln27 & !icmp_ln1019_8 & !icmp_ln1023_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%i2 = select i1 %icmp_ln1019_8, i5 %ia_V, i5 %select_ln1513_11"   --->   Operation 1331 'select' 'i2' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%sext_ln1496_17 = sext i5 %i2"   --->   Operation 1332 'sext' 'sext_ln1496_17' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00>
ST_28 : Operation 1333 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_25 = sub i6 %ia_V_2_cast, i6 %sext_ln1496_17"   --->   Operation 1333 'sub' 'ret_V_25' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1334 [1/1] (0.70ns)   --->   "%neg83 = sub i6 0, i6 %ret_V_25"   --->   Operation 1334 'sub' 'neg83' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1335 [1/1] (0.61ns)   --->   "%abscond84 = icmp_sgt  i6 %ret_V_25, i6 0"   --->   Operation 1335 'icmp' 'abscond84' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node dvas_V)   --->   "%empty_118 = select i1 %abscond84, i6 %ret_V_25, i6 %neg83"   --->   Operation 1336 'select' 'empty_118' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node dvas_V)   --->   "%sext_ln1496_18 = sext i6 %empty_118"   --->   Operation 1337 'sext' 'sext_ln1496_18' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00>
ST_28 : Operation 1338 [1/1] (0.70ns)   --->   "%neg86 = sub i6 0, i6 %ret_V_26"   --->   Operation 1338 'sub' 'neg86' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1339 [1/1] (0.61ns)   --->   "%abscond87 = icmp_sgt  i6 %ret_V_26, i6 0"   --->   Operation 1339 'icmp' 'abscond87' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node dvas_V)   --->   "%empty_119 = select i1 %abscond87, i6 %ret_V_26, i6 %neg86"   --->   Operation 1340 'select' 'empty_119' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node dvas_V)   --->   "%sext_ln214_5 = sext i6 %empty_119"   --->   Operation 1341 'sext' 'sext_ln214_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.00>
ST_28 : Operation 1342 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvas_V = add i7 %sext_ln214_5, i7 %sext_ln1496_18"   --->   Operation 1342 'add' 'dvas_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node ret_V_30)   --->   "%select_ln1513_13 = select i1 %tmp_45, i5 %sub_ln1513_13, i5 %tmp_47"   --->   Operation 1343 'select' 'select_ln1513_13' <Predicate = (!icmp_ln27 & !icmp_ln1019_9 & !icmp_ln1023_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node ret_V_30)   --->   "%i2_1 = select i1 %icmp_ln1019_9, i5 %ia_V_2, i5 %select_ln1513_13"   --->   Operation 1344 'select' 'i2_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln1496_20 = sext i5 %ia_V"   --->   Operation 1345 'sext' 'sext_ln1496_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node ret_V_30)   --->   "%sext_ln1496_21 = sext i5 %i2_1"   --->   Operation 1346 'sext' 'sext_ln1496_21' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00>
ST_28 : Operation 1347 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_30 = sub i6 %sext_ln1496_20, i6 %sext_ln1496_21"   --->   Operation 1347 'sub' 'ret_V_30' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1348 [1/1] (0.70ns)   --->   "%neg89 = sub i6 0, i6 %ret_V_30"   --->   Operation 1348 'sub' 'neg89' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1349 [1/1] (0.61ns)   --->   "%abscond90 = icmp_sgt  i6 %ret_V_30, i6 0"   --->   Operation 1349 'icmp' 'abscond90' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V)   --->   "%empty_120 = select i1 %abscond90, i6 %ret_V_30, i6 %neg89"   --->   Operation 1350 'select' 'empty_120' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V)   --->   "%sext_ln1496_22 = sext i6 %empty_120"   --->   Operation 1351 'sext' 'sext_ln1496_22' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00>
ST_28 : Operation 1352 [1/1] (0.70ns)   --->   "%neg92 = sub i6 0, i6 %ret_V_31"   --->   Operation 1352 'sub' 'neg92' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1353 [1/1] (0.61ns)   --->   "%abscond93 = icmp_sgt  i6 %ret_V_31, i6 0"   --->   Operation 1353 'icmp' 'abscond93' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V)   --->   "%empty_121 = select i1 %abscond93, i6 %ret_V_31, i6 %neg92"   --->   Operation 1354 'select' 'empty_121' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V)   --->   "%sext_ln214_6 = sext i6 %empty_121"   --->   Operation 1355 'sext' 'sext_ln214_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.00>
ST_28 : Operation 1356 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbs_V = add i7 %sext_ln214_6, i7 %sext_ln1496_22"   --->   Operation 1356 'add' 'dvbs_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1357 [1/1] (0.79ns)   --->   "%sub_ln1513_14 = sub i17 0, i17 %trunc_ln1513_7"   --->   Operation 1357 'sub' 'sub_ln1513_14' <Predicate = (!icmp_ln27 & tmp_48 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_15)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_14, i32 12, i32 16"   --->   Operation 1358 'partselect' 'tmp_49' <Predicate = (!icmp_ln27 & tmp_48 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00>
ST_28 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_15)   --->   "%select_ln1513_14 = select i1 %tmp_48, i5 %tmp_49, i5 %tmp_50"   --->   Operation 1359 'select' 'select_ln1513_14' <Predicate = (!icmp_ln27 & tmp_48 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1360 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_15 = sub i5 0, i5 %select_ln1513_14"   --->   Operation 1360 'sub' 'sub_ln1513_15' <Predicate = (!icmp_ln27 & tmp_48 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node ret_V_34)   --->   "%select_ln1513_15 = select i1 %tmp_48, i5 %sub_ln1513_15, i5 %tmp_50"   --->   Operation 1361 'select' 'select_ln1513_15' <Predicate = (!icmp_ln27 & !icmp_ln1019_10 & !icmp_ln1023_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node ret_V_34)   --->   "%i2_2 = select i1 %icmp_ln1019_10, i5 %ia_V_2, i5 %select_ln1513_15"   --->   Operation 1362 'select' 'i2_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node ret_V_34)   --->   "%sext_ln1496_25 = sext i5 %i2_2"   --->   Operation 1363 'sext' 'sext_ln1496_25' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00>
ST_28 : Operation 1364 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_34 = sub i6 %sext_ln1496_20, i6 %sext_ln1496_25"   --->   Operation 1364 'sub' 'ret_V_34' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln1513_8 = sext i8 %cell_V_5_load"   --->   Operation 1365 'sext' 'sext_ln1513_8' <Predicate = (!icmp_ln27 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00>
ST_28 : Operation 1366 [1/1] (1.70ns)   --->   "%mul_ln1513_8 = mul i18 %sext_ln1513_8, i18 410"   --->   Operation 1366 'mul' 'mul_ln1513_8' <Predicate = (!icmp_ln27 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln1513_8 = trunc i18 %mul_ln1513_8"   --->   Operation 1367 'trunc' 'trunc_ln1513_8' <Predicate = (!icmp_ln27 & tmp_51 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00>
ST_28 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_8, i32 12, i32 16"   --->   Operation 1368 'partselect' 'tmp_53' <Predicate = (!icmp_ln27 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00>
ST_28 : Operation 1369 [1/1] (0.58ns)   --->   "%icmp_ln1023_18 = icmp_eq  i8 %cell_V_6_load, i8 255"   --->   Operation 1369 'icmp' 'icmp_ln1023_18' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.20>
ST_29 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1513_1 = sext i8 %st3_input_cvb_V"   --->   Operation 1370 'sext' 'sext_ln1513_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_29 : Operation 1371 [1/1] (1.70ns)   --->   "%mul_ln1513_1 = mul i18 %sext_ln1513_1, i18 410"   --->   Operation 1371 'mul' 'mul_ln1513_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln1513_1 = trunc i18 %mul_ln1513_1"   --->   Operation 1372 'trunc' 'trunc_ln1513_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_29 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cvb_V, i32 7"   --->   Operation 1373 'bitselect' 'tmp_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_29 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_1, i32 12, i32 16"   --->   Operation 1374 'partselect' 'tmp_11' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_29 : Operation 1375 [2/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1375 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1513_2 = sext i8 %st3_input_cvb_V_4"   --->   Operation 1376 'sext' 'sext_ln1513_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_29 : Operation 1377 [1/1] (1.70ns)   --->   "%mul_ln1513_2 = mul i18 %sext_ln1513_2, i18 410"   --->   Operation 1377 'mul' 'mul_ln1513_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln1513_2 = trunc i18 %mul_ln1513_2"   --->   Operation 1378 'trunc' 'trunc_ln1513_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_29 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cvb_V_4, i32 7"   --->   Operation 1379 'bitselect' 'tmp_12' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_29 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_2, i32 12, i32 16"   --->   Operation 1380 'partselect' 'tmp_14' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_29 : Operation 1381 [2/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1381 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1382 [1/1] (0.58ns)   --->   "%icmp_ln1023_12 = icmp_eq  i8 %st3_input_cvb_V_5, i8 255"   --->   Operation 1382 'icmp' 'icmp_ln1023_12' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1383 [2/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1383 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1384 [1/1] (0.58ns)   --->   "%icmp_ln1023_13 = icmp_eq  i8 %st3_input_cvb_V_6, i8 255"   --->   Operation 1384 'icmp' 'icmp_ln1023_13' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1385 [3/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1385 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1386 [1/1] (0.30ns)   --->   "%dvas_V_4 = select i1 %icmp_ln1023_14, i7 0, i7 %dvas_V"   --->   Operation 1386 'select' 'dvas_V_4' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1387 [1/1] (0.30ns)   --->   "%dvbs_V_1 = select i1 %icmp_ln1023_15, i7 0, i7 %dvbs_V"   --->   Operation 1387 'select' 'dvbs_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1388 [1/1] (0.70ns)   --->   "%neg113 = sub i6 0, i6 %ret_V_34"   --->   Operation 1388 'sub' 'neg113' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1389 [1/1] (0.61ns)   --->   "%abscond114 = icmp_sgt  i6 %ret_V_34, i6 0"   --->   Operation 1389 'icmp' 'abscond114' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_2)   --->   "%empty_122 = select i1 %abscond114, i6 %ret_V_34, i6 %neg113"   --->   Operation 1390 'select' 'empty_122' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_2)   --->   "%sext_ln1496_26 = sext i6 %empty_122"   --->   Operation 1391 'sext' 'sext_ln1496_26' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00>
ST_29 : Operation 1392 [1/1] (0.70ns)   --->   "%neg116 = sub i6 0, i6 %ret_V_35"   --->   Operation 1392 'sub' 'neg116' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1393 [1/1] (0.61ns)   --->   "%abscond117 = icmp_sgt  i6 %ret_V_35, i6 0"   --->   Operation 1393 'icmp' 'abscond117' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_2)   --->   "%empty_123 = select i1 %abscond117, i6 %ret_V_35, i6 %neg116"   --->   Operation 1394 'select' 'empty_123' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_2)   --->   "%sext_ln214_7 = sext i6 %empty_123"   --->   Operation 1395 'sext' 'sext_ln214_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.00>
ST_29 : Operation 1396 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbs_V_2 = add i7 %sext_ln214_7, i7 %sext_ln1496_26"   --->   Operation 1396 'add' 'dvbs_V_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1397 [1/1] (0.30ns)   --->   "%dvbs_V_3 = select i1 %icmp_ln1023_16, i7 0, i7 %dvbs_V_2"   --->   Operation 1397 'select' 'dvbs_V_3' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1398 [1/1] (0.79ns)   --->   "%sub_ln1513_16 = sub i17 0, i17 %trunc_ln1513_8"   --->   Operation 1398 'sub' 'sub_ln1513_16' <Predicate = (!icmp_ln27 & tmp_51 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_17)   --->   "%tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_16, i32 12, i32 16"   --->   Operation 1399 'partselect' 'tmp_52' <Predicate = (!icmp_ln27 & tmp_51 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00>
ST_29 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_17)   --->   "%select_ln1513_16 = select i1 %tmp_51, i5 %tmp_52, i5 %tmp_53"   --->   Operation 1400 'select' 'select_ln1513_16' <Predicate = (!icmp_ln27 & tmp_51 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1401 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_17 = sub i5 0, i5 %select_ln1513_16"   --->   Operation 1401 'sub' 'sub_ln1513_17' <Predicate = (!icmp_ln27 & tmp_51 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%select_ln1513_17 = select i1 %tmp_51, i5 %sub_ln1513_17, i5 %tmp_53"   --->   Operation 1402 'select' 'select_ln1513_17' <Predicate = (!icmp_ln27 & !icmp_ln1019_11 & !icmp_ln1023_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%i2_3 = select i1 %icmp_ln1019_11, i5 %ia_V_2, i5 %select_ln1513_17"   --->   Operation 1403 'select' 'i2_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%sext_ln1496_28 = sext i5 %i2_3"   --->   Operation 1404 'sext' 'sext_ln1496_28' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00>
ST_29 : Operation 1405 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_38 = sub i6 %sext_ln1496_20, i6 %sext_ln1496_28"   --->   Operation 1405 'sub' 'ret_V_38' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1513_9 = sext i8 %cell_V_6_load"   --->   Operation 1406 'sext' 'sext_ln1513_9' <Predicate = (!icmp_ln27 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00>
ST_29 : Operation 1407 [1/1] (1.70ns)   --->   "%mul_ln1513_9 = mul i18 %sext_ln1513_9, i18 410"   --->   Operation 1407 'mul' 'mul_ln1513_9' <Predicate = (!icmp_ln27 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln1513_9 = trunc i18 %mul_ln1513_9"   --->   Operation 1408 'trunc' 'trunc_ln1513_9' <Predicate = (!icmp_ln27 & tmp_54 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00>
ST_29 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_9, i32 12, i32 16"   --->   Operation 1409 'partselect' 'tmp_56' <Predicate = (!icmp_ln27 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00>
ST_29 : Operation 1410 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbs_V_3, i7 %st5_input_dvbs_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1410 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_29 : Operation 1411 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbs_V_1, i7 %st5_input_dvbs_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1411 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_29 : Operation 1412 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvas_V_4, i7 %dvas_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1412 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 30 <SV = 29> <Delay = 2.20>
ST_30 : Operation 1413 [1/1] (0.79ns)   --->   "%sub_ln1513_2 = sub i17 0, i17 %trunc_ln1513_1"   --->   Operation 1413 'sub' 'sub_ln1513_2' <Predicate = (!icmp_ln27 & tmp_9 & !icmp_ln1023_10)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_3)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_2, i32 12, i32 16"   --->   Operation 1414 'partselect' 'tmp_10' <Predicate = (!icmp_ln27 & tmp_9 & !icmp_ln1023_10)> <Delay = 0.00>
ST_30 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_3)   --->   "%select_ln1513_2 = select i1 %tmp_9, i5 %tmp_10, i5 %tmp_11"   --->   Operation 1415 'select' 'select_ln1513_2' <Predicate = (!icmp_ln27 & tmp_9 & !icmp_ln1023_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1416 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_3 = sub i5 0, i5 %select_ln1513_2"   --->   Operation 1416 'sub' 'sub_ln1513_3' <Predicate = (!icmp_ln27 & tmp_9 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1417 [1/12] (1.40ns)   --->   "%ret_V_47 = srem i8 %st3_input_cvb_V, i8 10"   --->   Operation 1417 'srem' 'ret_V_47' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1496_3 = sext i5 %empty_105"   --->   Operation 1418 'sext' 'sext_ln1496_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%select_ln1513_3 = select i1 %tmp_9, i5 %sub_ln1513_3, i5 %tmp_11"   --->   Operation 1419 'select' 'select_ln1513_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln1496_4 = sext i5 %select_ln1513_3"   --->   Operation 1420 'sext' 'sext_ln1496_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_30 : Operation 1421 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_11 = sub i6 %sext_ln1496_3, i6 %sext_ln1496_4"   --->   Operation 1421 'sub' 'ret_V_11' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln1496_1 = trunc i5 %ret_V_46"   --->   Operation 1422 'trunc' 'trunc_ln1496_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1496_6 = sext i5 %trunc_ln1496_1"   --->   Operation 1423 'sext' 'sext_ln1496_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln1496_2 = trunc i5 %ret_V_47"   --->   Operation 1424 'trunc' 'trunc_ln1496_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_30 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1496_7 = sext i5 %trunc_ln1496_2"   --->   Operation 1425 'sext' 'sext_ln1496_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_30 : Operation 1426 [1/1] (0.70ns)   --->   "%ret_V_12 = sub i6 %sext_ln1496_6, i6 %sext_ln1496_7"   --->   Operation 1426 'sub' 'ret_V_12' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1427 [1/1] (0.79ns)   --->   "%sub_ln1513_4 = sub i17 0, i17 %trunc_ln1513_2"   --->   Operation 1427 'sub' 'sub_ln1513_4' <Predicate = (!icmp_ln27 & tmp_12 & !icmp_ln1023_11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_5)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_4, i32 12, i32 16"   --->   Operation 1428 'partselect' 'tmp_13' <Predicate = (!icmp_ln27 & tmp_12 & !icmp_ln1023_11)> <Delay = 0.00>
ST_30 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_5)   --->   "%select_ln1513_4 = select i1 %tmp_12, i5 %tmp_13, i5 %tmp_14"   --->   Operation 1429 'select' 'select_ln1513_4' <Predicate = (!icmp_ln27 & tmp_12 & !icmp_ln1023_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1430 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_5 = sub i5 0, i5 %select_ln1513_4"   --->   Operation 1430 'sub' 'sub_ln1513_5' <Predicate = (!icmp_ln27 & tmp_12 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1431 [1/12] (1.40ns)   --->   "%ret_V_48 = srem i8 %st3_input_cvb_V_4, i8 10"   --->   Operation 1431 'srem' 'ret_V_48' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%select_ln1513_5 = select i1 %tmp_12, i5 %sub_ln1513_5, i5 %tmp_14"   --->   Operation 1432 'select' 'select_ln1513_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%sext_ln1496_8 = sext i5 %select_ln1513_5"   --->   Operation 1433 'sext' 'sext_ln1496_8' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_30 : Operation 1434 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_14 = sub i6 %sext_ln1496_3, i6 %sext_ln1496_8"   --->   Operation 1434 'sub' 'ret_V_14' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln1496_3 = trunc i5 %ret_V_48"   --->   Operation 1435 'trunc' 'trunc_ln1496_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_30 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln1496_10 = sext i5 %trunc_ln1496_3"   --->   Operation 1436 'sext' 'sext_ln1496_10' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_30 : Operation 1437 [1/1] (0.70ns)   --->   "%ret_V_15 = sub i6 %sext_ln1496_6, i6 %sext_ln1496_10"   --->   Operation 1437 'sub' 'ret_V_15' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1513_3 = sext i8 %st3_input_cvb_V_5"   --->   Operation 1438 'sext' 'sext_ln1513_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_30 : Operation 1439 [1/1] (1.70ns)   --->   "%mul_ln1513_3 = mul i18 %sext_ln1513_3, i18 410"   --->   Operation 1439 'mul' 'mul_ln1513_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln1513_3 = trunc i18 %mul_ln1513_3"   --->   Operation 1440 'trunc' 'trunc_ln1513_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_30 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cvb_V_5, i32 7"   --->   Operation 1441 'bitselect' 'tmp_30' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_30 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_3, i32 12, i32 16"   --->   Operation 1442 'partselect' 'tmp_32' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_30 : Operation 1443 [1/12] (1.40ns)   --->   "%ret_V_49 = srem i8 %st3_input_cvb_V_5, i8 10"   --->   Operation 1443 'srem' 'ret_V_49' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln1513_4 = sext i8 %st3_input_cvb_V_6"   --->   Operation 1444 'sext' 'sext_ln1513_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_30 : Operation 1445 [1/1] (1.70ns)   --->   "%mul_ln1513_4 = mul i18 %sext_ln1513_4, i18 410"   --->   Operation 1445 'mul' 'mul_ln1513_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln1513_4 = trunc i18 %mul_ln1513_4"   --->   Operation 1446 'trunc' 'trunc_ln1513_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_30 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %st3_input_cvb_V_6, i32 7"   --->   Operation 1447 'bitselect' 'tmp_33' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_30 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln1513_4, i32 12, i32 16"   --->   Operation 1448 'partselect' 'tmp_35' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_30 : Operation 1449 [2/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1449 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1450 [1/1] (0.70ns)   --->   "%neg119 = sub i6 0, i6 %ret_V_38"   --->   Operation 1450 'sub' 'neg119' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1451 [1/1] (0.61ns)   --->   "%abscond120 = icmp_sgt  i6 %ret_V_38, i6 0"   --->   Operation 1451 'icmp' 'abscond120' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_4)   --->   "%empty_124 = select i1 %abscond120, i6 %ret_V_38, i6 %neg119"   --->   Operation 1452 'select' 'empty_124' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_4)   --->   "%sext_ln1496_29 = sext i6 %empty_124"   --->   Operation 1453 'sext' 'sext_ln1496_29' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00>
ST_30 : Operation 1454 [1/1] (0.70ns)   --->   "%neg122 = sub i6 0, i6 %ret_V_39"   --->   Operation 1454 'sub' 'neg122' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1455 [1/1] (0.61ns)   --->   "%abscond123 = icmp_sgt  i6 %ret_V_39, i6 0"   --->   Operation 1455 'icmp' 'abscond123' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_4)   --->   "%empty_125 = select i1 %abscond123, i6 %ret_V_39, i6 %neg122"   --->   Operation 1456 'select' 'empty_125' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_4)   --->   "%sext_ln214_8 = sext i6 %empty_125"   --->   Operation 1457 'sext' 'sext_ln214_8' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.00>
ST_30 : Operation 1458 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbs_V_4 = add i7 %sext_ln214_8, i7 %sext_ln1496_29"   --->   Operation 1458 'add' 'dvbs_V_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1459 [1/1] (0.30ns)   --->   "%dvbs_V_5 = select i1 %icmp_ln1023_17, i7 0, i7 %dvbs_V_4"   --->   Operation 1459 'select' 'dvbs_V_5' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1460 [1/1] (0.79ns)   --->   "%sub_ln1513_18 = sub i17 0, i17 %trunc_ln1513_9"   --->   Operation 1460 'sub' 'sub_ln1513_18' <Predicate = (!icmp_ln27 & tmp_54 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_19)   --->   "%tmp_55 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_18, i32 12, i32 16"   --->   Operation 1461 'partselect' 'tmp_55' <Predicate = (!icmp_ln27 & tmp_54 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00>
ST_30 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_19)   --->   "%select_ln1513_18 = select i1 %tmp_54, i5 %tmp_55, i5 %tmp_56"   --->   Operation 1462 'select' 'select_ln1513_18' <Predicate = (!icmp_ln27 & tmp_54 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1463 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_19 = sub i5 0, i5 %select_ln1513_18"   --->   Operation 1463 'sub' 'sub_ln1513_19' <Predicate = (!icmp_ln27 & tmp_54 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%select_ln1513_19 = select i1 %tmp_54, i5 %sub_ln1513_19, i5 %tmp_56"   --->   Operation 1464 'select' 'select_ln1513_19' <Predicate = (!icmp_ln27 & !icmp_ln1019_12 & !icmp_ln1023_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%i2_4 = select i1 %icmp_ln1019_12, i5 %ia_V_2, i5 %select_ln1513_19"   --->   Operation 1465 'select' 'i2_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%sext_ln1496_31 = sext i5 %i2_4"   --->   Operation 1466 'sext' 'sext_ln1496_31' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00>
ST_30 : Operation 1467 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_42 = sub i6 %sext_ln1496_20, i6 %sext_ln1496_31"   --->   Operation 1467 'sub' 'ret_V_42' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1468 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbs_V_5, i7 %st5_input_dvbs_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1468 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 31 <SV = 30> <Delay = 2.20>
ST_31 : Operation 1469 [1/1] (0.70ns)   --->   "%neg77 = sub i6 0, i6 %ret_V_11"   --->   Operation 1469 'sub' 'neg77' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1470 [1/1] (0.61ns)   --->   "%abscond78 = icmp_sgt  i6 %ret_V_11, i6 0"   --->   Operation 1470 'icmp' 'abscond78' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V)   --->   "%empty_106 = select i1 %abscond78, i6 %ret_V_11, i6 %neg77"   --->   Operation 1471 'select' 'empty_106' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V)   --->   "%sext_ln1496_5 = sext i6 %empty_106"   --->   Operation 1472 'sext' 'sext_ln1496_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_31 : Operation 1473 [1/1] (0.70ns)   --->   "%neg80 = sub i6 0, i6 %ret_V_12"   --->   Operation 1473 'sub' 'neg80' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1474 [1/1] (0.61ns)   --->   "%abscond81 = icmp_sgt  i6 %ret_V_12, i6 0"   --->   Operation 1474 'icmp' 'abscond81' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V)   --->   "%empty_107 = select i1 %abscond81, i6 %ret_V_12, i6 %neg80"   --->   Operation 1475 'select' 'empty_107' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V)   --->   "%sext_ln214_1 = sext i6 %empty_107"   --->   Operation 1476 'sext' 'sext_ln214_1' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.00>
ST_31 : Operation 1477 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbc_V = add i7 %sext_ln214_1, i7 %sext_ln1496_5"   --->   Operation 1477 'add' 'dvbc_V' <Predicate = (!icmp_ln27 & !icmp_ln1023_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1478 [1/1] (0.30ns)   --->   "%dvbc_V_1 = select i1 %icmp_ln1023_10, i7 0, i7 %dvbc_V"   --->   Operation 1478 'select' 'dvbc_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1479 [1/1] (0.70ns)   --->   "%neg95 = sub i6 0, i6 %ret_V_14"   --->   Operation 1479 'sub' 'neg95' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1480 [1/1] (0.61ns)   --->   "%abscond96 = icmp_sgt  i6 %ret_V_14, i6 0"   --->   Operation 1480 'icmp' 'abscond96' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_2)   --->   "%empty_108 = select i1 %abscond96, i6 %ret_V_14, i6 %neg95"   --->   Operation 1481 'select' 'empty_108' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_2)   --->   "%sext_ln1496_9 = sext i6 %empty_108"   --->   Operation 1482 'sext' 'sext_ln1496_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_31 : Operation 1483 [1/1] (0.70ns)   --->   "%neg98 = sub i6 0, i6 %ret_V_15"   --->   Operation 1483 'sub' 'neg98' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1484 [1/1] (0.61ns)   --->   "%abscond99 = icmp_sgt  i6 %ret_V_15, i6 0"   --->   Operation 1484 'icmp' 'abscond99' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_2)   --->   "%empty_109 = select i1 %abscond99, i6 %ret_V_15, i6 %neg98"   --->   Operation 1485 'select' 'empty_109' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_2)   --->   "%sext_ln214_2 = sext i6 %empty_109"   --->   Operation 1486 'sext' 'sext_ln214_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.00>
ST_31 : Operation 1487 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbc_V_2 = add i7 %sext_ln214_2, i7 %sext_ln1496_9"   --->   Operation 1487 'add' 'dvbc_V_2' <Predicate = (!icmp_ln27 & !icmp_ln1023_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1488 [1/1] (0.30ns)   --->   "%dvbc_V_3 = select i1 %icmp_ln1023_11, i7 0, i7 %dvbc_V_2"   --->   Operation 1488 'select' 'dvbc_V_3' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1489 [1/1] (0.79ns)   --->   "%sub_ln1513_6 = sub i17 0, i17 %trunc_ln1513_3"   --->   Operation 1489 'sub' 'sub_ln1513_6' <Predicate = (!icmp_ln27 & tmp_30 & !icmp_ln1023_12)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_7)   --->   "%tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_6, i32 12, i32 16"   --->   Operation 1490 'partselect' 'tmp_31' <Predicate = (!icmp_ln27 & tmp_30 & !icmp_ln1023_12)> <Delay = 0.00>
ST_31 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_7)   --->   "%select_ln1513_6 = select i1 %tmp_30, i5 %tmp_31, i5 %tmp_32"   --->   Operation 1491 'select' 'select_ln1513_6' <Predicate = (!icmp_ln27 & tmp_30 & !icmp_ln1023_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1492 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_7 = sub i5 0, i5 %select_ln1513_6"   --->   Operation 1492 'sub' 'sub_ln1513_7' <Predicate = (!icmp_ln27 & tmp_30 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%select_ln1513_7 = select i1 %tmp_30, i5 %sub_ln1513_7, i5 %tmp_32"   --->   Operation 1493 'select' 'select_ln1513_7' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%sext_ln1496_11 = sext i5 %select_ln1513_7"   --->   Operation 1494 'sext' 'sext_ln1496_11' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_31 : Operation 1495 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_17 = sub i6 %sext_ln1496_3, i6 %sext_ln1496_11"   --->   Operation 1495 'sub' 'ret_V_17' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln1496_4 = trunc i5 %ret_V_49"   --->   Operation 1496 'trunc' 'trunc_ln1496_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_31 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1496_13 = sext i5 %trunc_ln1496_4"   --->   Operation 1497 'sext' 'sext_ln1496_13' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_31 : Operation 1498 [1/1] (0.70ns)   --->   "%ret_V_18 = sub i6 %sext_ln1496_6, i6 %sext_ln1496_13"   --->   Operation 1498 'sub' 'ret_V_18' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1499 [1/1] (0.79ns)   --->   "%sub_ln1513_8 = sub i17 0, i17 %trunc_ln1513_4"   --->   Operation 1499 'sub' 'sub_ln1513_8' <Predicate = (!icmp_ln27 & tmp_33 & !icmp_ln1023_13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_9)   --->   "%tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln1513_8, i32 12, i32 16"   --->   Operation 1500 'partselect' 'tmp_34' <Predicate = (!icmp_ln27 & tmp_33 & !icmp_ln1023_13)> <Delay = 0.00>
ST_31 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1513_9)   --->   "%select_ln1513_8 = select i1 %tmp_33, i5 %tmp_34, i5 %tmp_35"   --->   Operation 1501 'select' 'select_ln1513_8' <Predicate = (!icmp_ln27 & tmp_33 & !icmp_ln1023_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1502 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1513_9 = sub i5 0, i5 %select_ln1513_8"   --->   Operation 1502 'sub' 'sub_ln1513_9' <Predicate = (!icmp_ln27 & tmp_33 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1503 [1/12] (1.40ns)   --->   "%ret_V_50 = srem i8 %st3_input_cvb_V_6, i8 10"   --->   Operation 1503 'srem' 'ret_V_50' <Predicate = (!icmp_ln27)> <Delay = 1.40> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%select_ln1513_9 = select i1 %tmp_33, i5 %sub_ln1513_9, i5 %tmp_35"   --->   Operation 1504 'select' 'select_ln1513_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%sext_ln1496_14 = sext i5 %select_ln1513_9"   --->   Operation 1505 'sext' 'sext_ln1496_14' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_31 : Operation 1506 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_20 = sub i6 %sext_ln1496_3, i6 %sext_ln1496_14"   --->   Operation 1506 'sub' 'ret_V_20' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln1496_5 = trunc i5 %ret_V_50"   --->   Operation 1507 'trunc' 'trunc_ln1496_5' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_31 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1496_16 = sext i5 %trunc_ln1496_5"   --->   Operation 1508 'sext' 'sext_ln1496_16' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_31 : Operation 1509 [1/1] (0.70ns)   --->   "%ret_V_21 = sub i6 %sext_ln1496_6, i6 %sext_ln1496_16"   --->   Operation 1509 'sub' 'ret_V_21' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1510 [1/1] (0.70ns)   --->   "%neg125 = sub i6 0, i6 %ret_V_42"   --->   Operation 1510 'sub' 'neg125' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1511 [1/1] (0.61ns)   --->   "%abscond126 = icmp_sgt  i6 %ret_V_42, i6 0"   --->   Operation 1511 'icmp' 'abscond126' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_6)   --->   "%empty_126 = select i1 %abscond126, i6 %ret_V_42, i6 %neg125"   --->   Operation 1512 'select' 'empty_126' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_6)   --->   "%sext_ln1496_32 = sext i6 %empty_126"   --->   Operation 1513 'sext' 'sext_ln1496_32' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00>
ST_31 : Operation 1514 [1/1] (0.70ns)   --->   "%neg128 = sub i6 0, i6 %ret_V_43"   --->   Operation 1514 'sub' 'neg128' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1515 [1/1] (0.61ns)   --->   "%abscond129 = icmp_sgt  i6 %ret_V_43, i6 0"   --->   Operation 1515 'icmp' 'abscond129' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_6)   --->   "%empty_127 = select i1 %abscond129, i6 %ret_V_43, i6 %neg128"   --->   Operation 1516 'select' 'empty_127' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node dvbs_V_6)   --->   "%sext_ln214_9 = sext i6 %empty_127"   --->   Operation 1517 'sext' 'sext_ln214_9' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.00>
ST_31 : Operation 1518 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbs_V_6 = add i7 %sext_ln214_9, i7 %sext_ln1496_32"   --->   Operation 1518 'add' 'dvbs_V_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1519 [1/1] (0.30ns)   --->   "%dvbs_V_7 = select i1 %icmp_ln1023_18, i7 0, i7 %dvbs_V_6"   --->   Operation 1519 'select' 'dvbs_V_7' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1520 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbs_V_7, i7 %st5_input_dvbs_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1520 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_31 : Operation 1521 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbc_V_3, i7 %st4_input_dvbc_V_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1521 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_31 : Operation 1522 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbc_V_1, i7 %st4_input_dvbc_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1522 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 32 <SV = 31> <Delay = 2.10>
ST_32 : Operation 1523 [1/1] (0.70ns)   --->   "%neg101 = sub i6 0, i6 %ret_V_17"   --->   Operation 1523 'sub' 'neg101' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1524 [1/1] (0.61ns)   --->   "%abscond102 = icmp_sgt  i6 %ret_V_17, i6 0"   --->   Operation 1524 'icmp' 'abscond102' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_4)   --->   "%empty_110 = select i1 %abscond102, i6 %ret_V_17, i6 %neg101"   --->   Operation 1525 'select' 'empty_110' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_4)   --->   "%sext_ln1496_12 = sext i6 %empty_110"   --->   Operation 1526 'sext' 'sext_ln1496_12' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_32 : Operation 1527 [1/1] (0.70ns)   --->   "%neg104 = sub i6 0, i6 %ret_V_18"   --->   Operation 1527 'sub' 'neg104' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1528 [1/1] (0.61ns)   --->   "%abscond105 = icmp_sgt  i6 %ret_V_18, i6 0"   --->   Operation 1528 'icmp' 'abscond105' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_4)   --->   "%empty_111 = select i1 %abscond105, i6 %ret_V_18, i6 %neg104"   --->   Operation 1529 'select' 'empty_111' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_4)   --->   "%sext_ln214_3 = sext i6 %empty_111"   --->   Operation 1530 'sext' 'sext_ln214_3' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.00>
ST_32 : Operation 1531 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbc_V_4 = add i7 %sext_ln214_3, i7 %sext_ln1496_12"   --->   Operation 1531 'add' 'dvbc_V_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1532 [1/1] (0.30ns)   --->   "%dvbc_V_5 = select i1 %icmp_ln1023_12, i7 0, i7 %dvbc_V_4"   --->   Operation 1532 'select' 'dvbc_V_5' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1533 [1/1] (0.70ns)   --->   "%neg107 = sub i6 0, i6 %ret_V_20"   --->   Operation 1533 'sub' 'neg107' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1534 [1/1] (0.61ns)   --->   "%abscond108 = icmp_sgt  i6 %ret_V_20, i6 0"   --->   Operation 1534 'icmp' 'abscond108' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_6)   --->   "%empty_112 = select i1 %abscond108, i6 %ret_V_20, i6 %neg107"   --->   Operation 1535 'select' 'empty_112' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_6)   --->   "%sext_ln1496_15 = sext i6 %empty_112"   --->   Operation 1536 'sext' 'sext_ln1496_15' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_32 : Operation 1537 [1/1] (0.70ns)   --->   "%neg110 = sub i6 0, i6 %ret_V_21"   --->   Operation 1537 'sub' 'neg110' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1538 [1/1] (0.61ns)   --->   "%abscond111 = icmp_sgt  i6 %ret_V_21, i6 0"   --->   Operation 1538 'icmp' 'abscond111' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_6)   --->   "%empty_113 = select i1 %abscond111, i6 %ret_V_21, i6 %neg110"   --->   Operation 1539 'select' 'empty_113' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node dvbc_V_6)   --->   "%sext_ln214_4 = sext i6 %empty_113"   --->   Operation 1540 'sext' 'sext_ln214_4' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.00>
ST_32 : Operation 1541 [1/1] (0.70ns) (out node of the LUT)   --->   "%dvbc_V_6 = add i7 %sext_ln214_4, i7 %sext_ln1496_15"   --->   Operation 1541 'add' 'dvbc_V_6' <Predicate = (!icmp_ln27 & !icmp_ln1023_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1542 [1/1] (0.30ns)   --->   "%dvbc_V_7 = select i1 %icmp_ln1023_13, i7 0, i7 %dvbc_V_6"   --->   Operation 1542 'select' 'dvbc_V_7' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1543 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbc_V_7, i7 %st4_input_dvbc_V_3" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1543 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_32 : Operation 1544 [1/1] (0.38ns)   --->   "%store_ln27 = store i7 %dvbc_V_5, i7 %st4_input_dvbc_V_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1544 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_32 : Operation 1545 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27]   --->   Operation 1545 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.844ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	'alloca' operation ('lhs') [75]  (0 ns)
	'load' operation ('lhs_load') on local variable 'lhs' [347]  (0 ns)
	'add' operation ('ret.V') [349]  (0.705 ns)
	'srem' operation ('srem_ln1514_2') [350]  (1.16 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'load' operation ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [272]  (0 ns)
	'icmp' operation ('addr_cmp') [274]  (1.06 ns)
	'select' operation ('reuse_select') [275]  (0.278 ns)
	'xor' operation ('xor_ln41', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41) [303]  (0.122 ns)
	'store' operation ('store_ln41', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41) of variable 'xor_ln41', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41 on array 'st0_m_th_valid' [304]  (0.639 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln100', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100) [429]  (1.7 ns)
	'shl' operation ('shl_ln100', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100) [437]  (0.723 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('st0_m_cell_b_V_load') on array 'st0_m_cell_b_V' [289]  (0.667 ns)
	'add' operation ('add_ln840') [291]  (0.705 ns)
	'select' operation ('select_ln21', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:21) [292]  (0.303 ns)
	'store' operation ('store_ln23', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:23) of variable 'select_ln21', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:21 on array 'st0_m_cell_b_V' [293]  (0.667 ns)

 <State 5>: 1.4ns
The critical path consists of the following:
	'urem' operation ('urem_ln95', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95) [585]  (1.4 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'mul' operation ('mul_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [451]  (1.7 ns)
	'shl' operation ('shl_ln91_1', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [462]  (0.627 ns)

 <State 7>: 1.4ns
The critical path consists of the following:
	'urem' operation ('urem_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [454]  (1.4 ns)

 <State 8>: 1.4ns
The critical path consists of the following:
	'urem' operation ('urem_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [454]  (1.4 ns)

 <State 9>: 1.7ns
The critical path consists of the following:
	'load' operation ('st1_node_a_V_load_1', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:69) on local variable 'st1_node_a.V' [473]  (0 ns)
	'shl' operation ('idx.V', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:69) [502]  (0 ns)
	'mul' operation ('mul_ln70', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70) [504]  (1.7 ns)

 <State 10>: 2.11ns
The critical path consists of the following:
	'load' operation ('st2_input_va_V_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:115) on local variable 'st2_input.va.V' [637]  (0 ns)
	'add' operation ('idx.V', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:115) [664]  (0.705 ns)
	'urem' operation ('urem_ln117', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117) [669]  (1.4 ns)

 <State 11>: 2.11ns
The critical path consists of the following:
	'load' operation ('st2_input_vb_V_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125) on local variable 'st2_input.vb.V' [638]  (0 ns)
	'add' operation ('idx.V', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125) [678]  (0.705 ns)
	'urem' operation ('urem_ln126', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [683]  (1.4 ns)

 <State 12>: 2.11ns
The critical path consists of the following:
	'load' operation ('st2_input_vb_V_3_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125) on local variable 'st2_input.vb.V' [641]  (0 ns)
	'add' operation ('idx.V', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:125) [720]  (0.705 ns)
	'urem' operation ('urem_ln126_3', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [725]  (1.4 ns)

 <State 13>: 1.85ns
The critical path consists of the following:
	'srem' operation ('st1.m_fifo_a.m_front.V') [381]  (1.16 ns)
	'select' operation ('st1.m_fifo_a.m_front.V') [385]  (0.303 ns)
	'store' operation ('store_ln23', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23) of variable 'st1.m_fifo_a.m_front.V' on local variable 'lhs' [388]  (0.387 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'urem' operation ('urem_ln95', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95) [585]  (1.4 ns)
	'getelementptr' operation ('n2c_addr_1', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95) [587]  (0 ns)
	'store' operation ('store_ln95', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95) of constant <constant:_ssdm_op_Write.bram.i800> on array 'n2c' [595]  (0.746 ns)

 <State 15>: 1.4ns
The critical path consists of the following:
	'urem' operation ('urem_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [454]  (1.4 ns)

 <State 16>: 1.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln115', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115) [480]  (1.7 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'urem' operation ('urem_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [454]  (1.4 ns)
	'getelementptr' operation ('c2n_addr', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) [456]  (0 ns)
	'store' operation ('store_ln91', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91) of constant <constant:_ssdm_op_Write.bram.i800> on array 'c2n' [464]  (0.746 ns)

 <State 18>: 1.4ns
The critical path consists of the following:
	'urem' operation ('urem_ln70', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70) [507]  (1.4 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	'load' operation ('c2n_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115) on array 'c2n' [486]  (0.746 ns)
	'lshr' operation ('lshr_ln115', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:115) [488]  (1.44 ns)

 <State 20>: 2ns
The critical path consists of the following:
	'urem' operation ('urem_ln70', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70) [507]  (1.4 ns)
	'getelementptr' operation ('n_addr', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70) [509]  (0 ns)
	'load' operation ('n_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:70) on array 'n' [510]  (0.6 ns)

 <State 21>: 2.15ns
The critical path consists of the following:
	'urem' operation ('urem_ln117', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117) [669]  (1.4 ns)
	'getelementptr' operation ('n2c_addr_2', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117) [671]  (0 ns)
	'load' operation ('n2c_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:117) on array 'n2c' [672]  (0.746 ns)

 <State 22>: 2.15ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [683]  (1.4 ns)
	'getelementptr' operation ('n2c_addr_3', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [685]  (0 ns)
	'load' operation ('n2c_load_1', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) on array 'n2c' [686]  (0.746 ns)

 <State 23>: 2.15ns
The critical path consists of the following:
	'urem' operation ('urem_ln126_3', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [725]  (1.4 ns)
	'getelementptr' operation ('n2c_addr_6', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [727]  (0 ns)
	'load' operation ('n2c_load_4', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) on array 'n2c' [728]  (0.746 ns)

 <State 24>: 1.83ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln126_1', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [702]  (0 ns)
	'select' operation ('cvb.V') [704]  (1.44 ns)
	'store' operation ('store_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'cvb.V' on local variable 'cell.V' [1091]  (0.387 ns)

 <State 25>: 1.83ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln126_3', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:126) [730]  (0 ns)
	'select' operation ('cvb.V') [732]  (1.44 ns)
	'store' operation ('store_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'cvb.V' on local variable 'cell.V' [1089]  (0.387 ns)

 <State 26>: 2.21ns
The critical path consists of the following:
	'sub' operation ('neg_mul126') [736]  (0.791 ns)
	'select' operation ('empty_98') [740]  (0 ns)
	'sub' operation ('neg_ti131') [741]  (0.707 ns)
	'select' operation ('empty_99') [743]  (0 ns)
	'sub' operation ('ret.V') [770]  (0.707 ns)

 <State 27>: 2.11ns
The critical path consists of the following:
	'sub' operation ('neg') [771]  (0.706 ns)
	'select' operation ('empty_103') [773]  (0 ns)
	'add' operation ('dvac.V') [782]  (0.706 ns)
	'select' operation ('dvac.V') [783]  (0.308 ns)
	'store' operation ('store_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'dvac.V' on local variable 'dvac.V' [1120]  (0.387 ns)

 <State 28>: 2.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln1513_14') [991]  (0.791 ns)
	'select' operation ('select_ln1513_14') [995]  (0 ns)
	'sub' operation ('sub_ln1513_15') [996]  (0.707 ns)
	'select' operation ('select_ln1513_15') [997]  (0 ns)
	'select' operation ('i2') [1000]  (0 ns)
	'sub' operation ('ret.V') [1003]  (0.707 ns)

 <State 29>: 2.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln1513_16') [1021]  (0.791 ns)
	'select' operation ('select_ln1513_16') [1025]  (0 ns)
	'sub' operation ('sub_ln1513_17') [1026]  (0.707 ns)
	'select' operation ('select_ln1513_17') [1027]  (0 ns)
	'select' operation ('i2') [1030]  (0 ns)
	'sub' operation ('ret.V') [1033]  (0.707 ns)

 <State 30>: 2.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln1513_2') [788]  (0.791 ns)
	'select' operation ('select_ln1513_2') [792]  (0 ns)
	'sub' operation ('sub_ln1513_3') [793]  (0.707 ns)
	'select' operation ('select_ln1513_3') [797]  (0 ns)
	'sub' operation ('ret.V') [799]  (0.707 ns)

 <State 31>: 2.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln1513_6') [846]  (0.791 ns)
	'select' operation ('select_ln1513_6') [850]  (0 ns)
	'sub' operation ('sub_ln1513_7') [851]  (0.707 ns)
	'select' operation ('select_ln1513_7') [853]  (0 ns)
	'sub' operation ('ret.V') [855]  (0.707 ns)

 <State 32>: 2.11ns
The critical path consists of the following:
	'sub' operation ('neg107') [883]  (0.706 ns)
	'select' operation ('empty_112') [885]  (0 ns)
	'add' operation ('dvbc.V') [894]  (0.706 ns)
	'select' operation ('dvbc.V') [895]  (0.308 ns)
	'store' operation ('store_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'dvbc.V' on local variable 'st4_input.dvbc.V' [1116]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
