<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p529" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_529{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_529{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_529{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_529{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_529{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_529{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t7_529{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t8_529{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t9_529{left:70px;bottom:1010px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#ta_529{left:70px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_529{left:70px;bottom:976px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tc_529{left:70px;bottom:953px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#td_529{left:70px;bottom:936px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#te_529{left:70px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_529{left:70px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_529{left:70px;bottom:886px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_529{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ti_529{left:70px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_529{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tk_529{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_529{left:70px;bottom:796px;letter-spacing:-0.14px;}
#tm_529{left:70px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tn_529{left:70px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#to_529{left:70px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_529{left:70px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_529{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tr_529{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#ts_529{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_529{left:70px;bottom:649px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tu_529{left:70px;bottom:623px;}
#tv_529{left:96px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_529{left:70px;bottom:600px;}
#tx_529{left:96px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ty_529{left:70px;bottom:577px;}
#tz_529{left:96px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_529{left:70px;bottom:554px;}
#t11_529{left:96px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t12_529{left:70px;bottom:499px;letter-spacing:0.13px;}
#t13_529{left:152px;bottom:499px;letter-spacing:0.15px;}
#t14_529{left:70px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_529{left:70px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.04px;}
#t16_529{left:70px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_529{left:70px;bottom:405px;}
#t18_529{left:96px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t19_529{left:70px;bottom:382px;}
#t1a_529{left:96px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_529{left:96px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1c_529{left:70px;bottom:341px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1d_529{left:70px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.22px;}
#t1e_529{left:70px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1f_529{left:162px;bottom:301px;}
#t1g_529{left:170px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1h_529{left:70px;bottom:281px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_529{left:70px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1j_529{left:70px;bottom:242px;letter-spacing:-0.14px;}
#t1k_529{left:70px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t1l_529{left:70px;bottom:203px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1m_529{left:70px;bottom:177px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1n_529{left:70px;bottom:157px;letter-spacing:-0.17px;}

.s1_529{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_529{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_529{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_529{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_529{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_529{font-size:14px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts529" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg529Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg529" style="-webkit-user-select: none;"><object width="935" height="1210" data="529/529.svg" type="image/svg+xml" id="pdf529" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_529" class="t s1_529">Vol. 3B </span><span id="t2_529" class="t s1_529">15-33 </span>
<span id="t3_529" class="t s2_529">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_529" class="t s3_529">15.6.7 </span><span id="t5_529" class="t s3_529">Hardware Feedback Interface and Intel® Thread Director Structure Dynamic Update </span>
<span id="t6_529" class="t s4_529">The HFI/Intel Thread Director structure can be updated dynamically during run time. Changes to the structure may </span>
<span id="t7_529" class="t s4_529">occur to one or more of its cells. Such changes may occur for one or more logical processors. The hardware sets a </span>
<span id="t8_529" class="t s4_529">non-zero value in the “capability change” field of the HFI/Intel Thread Director structure as an indication for the OS </span>
<span id="t9_529" class="t s4_529">to read that capability for all logical processors. A thermal interrupt is delivered to indicate to the OS that the struc- </span>
<span id="ta_529" class="t s4_529">ture has just changed. Section 15.6.6 contains more details on this notification mechanism. The hardware clears </span>
<span id="tb_529" class="t s4_529">all “capability change” fields after the OS resets IA32_PACKAGE_THERM_STATUS[bit 26]. </span>
<span id="tc_529" class="t s4_529">Zeroing a performance or energy efficiency cell hints to the OS that it is beneficial not to schedule software threads </span>
<span id="td_529" class="t s4_529">of that class on the associated logical processor for performance or energy efficiency reasons, respectively. If SMT </span>
<span id="te_529" class="t s4_529">is supported, it may be the case that the hardware zeroes one of the core's logical processors only. Zeroing the </span>
<span id="tf_529" class="t s4_529">performance and energy efficiency cells of all classes for a logical processor implies that the hardware provides a </span>
<span id="tg_529" class="t s4_529">hint to the OS to completely avoid scheduling work on that logical processor. </span>
<span id="th_529" class="t s4_529">Zeroing a performance and energy efficiency cell hint of a logical processor across all classes along with Capability </span>
<span id="ti_529" class="t s4_529">Flag bit 1 set to 1 across all capabilities and classes, indicates to the OS to force idle logical processor(s), and if </span>
<span id="tj_529" class="t s4_529">affinitized activity occurs on those logical processor(s), the OS should inject idle periods such that overall utilization </span>
<span id="tk_529" class="t s4_529">of those idled cores has a minimal-to-no impact to power. Capability Flag bit 1 will be set to 1 while this hint </span>
<span id="tl_529" class="t s4_529">persists. </span>
<span id="tm_529" class="t s4_529">When EE=255 is set on one or more logical processors, it represents a request that the OS attempt to consolidate </span>
<span id="tn_529" class="t s4_529">work to those logical processors with EE=255. These requests are made when the SOC has knowledge that consol- </span>
<span id="to_529" class="t s4_529">idating the work to a subset of cores will result in significantly better platform energy efficiency. Examples of </span>
<span id="tp_529" class="t s4_529">consolidating work would include, but not limited to, delaying less important work as needed to provide compute </span>
<span id="tq_529" class="t s4_529">bandwidth for more important work, and routing interrupts to the logical processors with EE=255. When the cumu- </span>
<span id="tr_529" class="t s4_529">lative workload requires performance greater than that which is available on the subset of cores with EE=255, it is </span>
<span id="ts_529" class="t s4_529">expected that the OS will scale the work out to additional logical processors. </span>
<span id="tt_529" class="t s4_529">A few example reasons for runtime changes in the HGS/Intel Thread Director Table: </span>
<span id="tu_529" class="t s5_529">• </span><span id="tv_529" class="t s4_529">Over clocking run time update that changes the capability values. </span>
<span id="tw_529" class="t s5_529">• </span><span id="tx_529" class="t s4_529">Change in run time physical constraints. </span>
<span id="ty_529" class="t s5_529">• </span><span id="tz_529" class="t s4_529">Run time performance or energy efficiency optimization. </span>
<span id="t10_529" class="t s5_529">• </span><span id="t11_529" class="t s4_529">Change in core frequency, voltage, or power budget. </span>
<span id="t12_529" class="t s3_529">15.6.8 </span><span id="t13_529" class="t s3_529">Logical Processor Scope Intel® Thread Director Configuration </span>
<span id="t14_529" class="t s4_529">The operating system enables Intel Thread Director at the logical processor scope using a logical processor scope </span>
<span id="t15_529" class="t s4_529">MSR named IA32_HW_FEEDBACK_THREAD_CONFIG (address 17D4H). </span>
<span id="t16_529" class="t s4_529">The MSR is read/write and is structured as follows: </span>
<span id="t17_529" class="t s5_529">• </span><span id="t18_529" class="t s4_529">Bits 63:1 – Reserved. </span>
<span id="t19_529" class="t s5_529">• </span><span id="t1a_529" class="t s4_529">Bit 0 – Enables Intel Thread Director. When set to 1, logical processor scope Intel Thread Director is enabled. </span>
<span id="t1b_529" class="t s4_529">Default is 0 (disabled). </span>
<span id="t1c_529" class="t s4_529">Bit 0 of the logical processor scope configuration MSR can be cleared or set regardless of the state of the </span>
<span id="t1d_529" class="t s4_529">HFI/Intel Thread Director package configuration MSR state. Even when bit 0 of all logical processor configuration </span>
<span id="t1e_529" class="t s4_529">MSRs is clear</span><span id="t1f_529" class="t s6_529">, </span><span id="t1g_529" class="t s4_529">the processor can still update the Intel Thread Director structure if it is still enabled in the </span>
<span id="t1h_529" class="t s4_529">IA32_HW_FEEDBACK_CONFIG package scope MSR. When the operating system clears </span>
<span id="t1i_529" class="t s4_529">IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0], hardware clears the history accumulated on that logical processor </span>
<span id="t1j_529" class="t s4_529">which otherwise drives assigning the Class ID to the software thread that executes on that logical processor. As </span>
<span id="t1k_529" class="t s4_529">long as IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] is set, the Class ID is available for the operating system to </span>
<span id="t1l_529" class="t s4_529">read, independent of the state of the package scope IA32_HW_FEEDBACK_CONFIG[1:0] bits. </span>
<span id="t1m_529" class="t s4_529">See Section 15.6.9 for details on scenarios where IA32_HW_FEEDBACK_CONFIG bits are implicitly reset by the </span>
<span id="t1n_529" class="t s4_529">hardware. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
