static inline void F_1 ( void )\r\n{\r\nunsigned long V_1 = 0 ;\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nV_4 [ V_2 ] . V_5 = V_1 ;\r\nV_4 [ V_2 ] . V_6 = V_7 ;\r\nV_1 += V_8 ;\r\n}\r\n}\r\nstatic int T_1 F_2 ( void )\r\n{\r\nV_4 = ( V_9 * ) F_3 ( V_10 | V_11 ,\r\nF_4 ( V_12 ) ) ;\r\nF_5 ( ! V_4 ) ;\r\nF_6 ( ( unsigned long ) V_4 , V_12 ) ;\r\nV_4 = ( V_9 * ) F_7 ( V_4 ) ;\r\nF_1 () ;\r\nF_8 ( V_13 , F_9 ( V_4 ) ) ;\r\nF_8 ( V_14 , V_12 ) ;\r\nF_8 ( V_15 , 0 ) ;\r\nF_10 ( V_16 L_1 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long F_11 ( unsigned long V_1 , unsigned long V_17 )\r\n{\r\nint V_18 , V_19 , V_20 , V_5 , V_2 ;\r\nunsigned long V_21 , V_22 ;\r\nif ( V_1 > 0x1fffffff ) {\r\nif ( V_23 )\r\nF_10 ( L_2 ,\r\nV_1 ) ;\r\nreturn V_24 ;\r\n}\r\nif ( V_17 > 0x400000 || V_17 == 0 ) {\r\nif ( V_23 )\r\nF_10 ( L_3 , V_17 ) ;\r\nreturn V_24 ;\r\n}\r\nF_12 ( & V_25 , V_22 ) ;\r\nV_20 = F_13 ( V_1 + V_17 ) - F_13 ( V_1 ) + 1 ;\r\nV_18 = 0 ;\r\nwhile ( 1 ) {\r\nwhile ( V_4 [ V_18 ] . V_6 != V_7 &&\r\nV_18 < V_3 ) V_18 ++ ;\r\nif ( V_18 + V_20 > V_3 ) {\r\nF_14 ( & V_25 , V_22 ) ;\r\nreturn V_24 ;\r\n}\r\nV_19 = V_18 + 1 ;\r\nwhile ( V_4 [ V_19 ] . V_6 == V_7\r\n&& V_19 - V_18 < V_20 )\r\nV_19 ++ ;\r\nif ( V_19 - V_18 == V_20 )\r\nbreak;\r\nV_18 = V_19 + 1 ;\r\n}\r\nV_21 = ( V_18 << 12 ) + ( V_1 & ( V_8 - 1 ) ) ;\r\nV_5 = V_1 & ~ ( V_8 - 1 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_19 ; V_2 ++ ) {\r\nV_4 [ V_2 ] . V_5 = V_5 ;\r\nV_4 [ V_2 ] . V_6 = V_21 ;\r\nV_5 += V_8 ;\r\n}\r\nF_8 ( V_15 , 0 ) ;\r\nif ( V_23 > 1 )\r\nF_10 ( L_4 ,\r\nV_20 , V_21 ) ;\r\nif ( V_23 > 2 ) {\r\nF_10 ( L_5 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_19 ; V_2 ++ )\r\nF_10 ( L_6 , V_2 << 12 ) ;\r\nF_10 ( L_7 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_19 ; V_2 ++ )\r\nF_10 ( L_6 , V_4 [ V_2 ] . V_5 ) ;\r\nF_10 ( L_8 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_19 ; V_2 ++ )\r\nF_10 ( L_6 , V_4 [ V_2 ] . V_6 ) ;\r\nF_10 ( L_9 ) ;\r\n}\r\nF_14 ( & V_25 , V_22 ) ;\r\nreturn V_21 ;\r\n}\r\nint F_15 ( unsigned long V_21 )\r\n{\r\nint V_2 ;\r\nV_2 = V_21 >> 12 ;\r\nif ( V_4 [ V_2 ] . V_6 != V_21 ) {\r\nF_10\r\n( L_10 ,\r\nV_21 ) ;\r\nreturn - 1 ;\r\n}\r\nwhile ( V_2 < V_3 && V_4 [ V_2 ] . V_6 == V_21 ) {\r\nV_4 [ V_2 ] . V_6 = V_7 ;\r\nV_2 ++ ;\r\n}\r\nif ( V_23 > 1 )\r\nF_10 ( L_11 ,\r\nV_2 - ( V_21 >> 12 ) , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nint F_16 ( unsigned long V_21 , unsigned long V_1 , unsigned long V_17 )\r\n{\r\nint V_18 , V_20 ;\r\nif ( V_21 > 0xffffff ) {\r\nif ( V_23 )\r\nF_10\r\n( L_12 ,\r\nV_21 ) ;\r\nreturn - V_26 ;\r\n}\r\nif ( V_1 > 0x1fffffff ) {\r\nif ( V_23 )\r\nF_10\r\n( L_13 ,\r\nV_1 ) ;\r\nreturn - V_26 ;\r\n}\r\nV_20 = ( ( ( V_1 & ( V_8 - 1 ) ) + V_17 ) >> 12 ) + 1 ;\r\nV_18 = V_21 >> 12 ;\r\nif ( V_23 )\r\nF_10 ( L_14 , V_18 , V_20 ) ;\r\nif ( V_18 + V_20 > V_3 ) {\r\nif ( V_23 )\r\nF_10 ( L_3 , V_17 ) ;\r\nreturn - V_26 ;\r\n}\r\nV_1 &= ~ ( V_8 - 1 ) ;\r\nwhile ( V_20 > 0 && V_18 < V_3 ) {\r\nif ( V_4 [ V_18 ] . V_6 != V_21 ) {\r\nif ( V_23 )\r\nF_10 ( L_15 ) ;\r\nreturn - V_27 ;\r\n}\r\nV_4 [ V_18 ] . V_5 = V_1 ;\r\nV_1 += V_8 ;\r\nV_18 ++ ;\r\nV_20 -- ;\r\n}\r\nF_8 ( V_15 , 0 ) ;\r\nif ( V_23 > 2 ) {\r\nint V_2 ;\r\nV_20 = ( ( ( V_1 & ( V_8 - 1 ) ) + V_17 ) >> 12 ) + 1 ;\r\nV_18 = V_21 >> 12 ;\r\nF_10 ( L_5 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_18 + V_20 ; V_2 ++ )\r\nF_10 ( L_6 , V_2 << 12 ) ;\r\nF_10 ( L_7 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_18 + V_20 ; V_2 ++ )\r\nF_10 ( L_6 , V_4 [ V_2 ] . V_5 ) ;\r\nF_10 ( L_8 ) ;\r\nfor ( V_2 = V_18 ; V_2 < V_18 + V_20 ; V_2 ++ )\r\nF_10 ( L_6 , V_4 [ V_2 ] . V_6 ) ;\r\nF_10 ( L_9 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nunsigned long F_17 ( unsigned long V_1 )\r\n{\r\nint V_2 ;\r\nint V_5 ;\r\nV_5 = V_1 & ~ ( V_8 - 1 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nif ( V_4 [ V_2 ] . V_5 == V_5 )\r\nbreak;\r\n}\r\nif ( V_2 == V_3 )\r\nreturn ~ 0UL ;\r\nreturn ( V_2 << 12 ) + ( V_1 & ( V_8 - 1 ) ) ;\r\n}\r\nunsigned long F_18 ( unsigned long V_21 )\r\n{\r\nreturn V_4 [ V_21 >> 12 ] . V_5 + ( V_21 & ( V_8 - 1 ) ) ;\r\n}\r\nvoid F_19 ( void )\r\n{\r\nint V_2 ;\r\nF_10 ( L_16 ,\r\nF_20 ( V_28 ) ) ;\r\nF_10 ( L_17 ,\r\nF_20 ( V_13 ) ) ;\r\nF_10 ( L_18 ,\r\nF_20 ( V_14 ) ) ;\r\nF_10 ( L_19 ,\r\nF_20 ( V_29 ) ) ;\r\nF_10 ( L_20 ,\r\nF_20 ( V_30 ) ) ;\r\nF_10 ( L_21 ,\r\nF_20 ( V_31 ) ) ;\r\nF_10 ( L_22 ,\r\nF_20 ( V_32 ) ) ;\r\nF_10 ( L_23 ,\r\nF_20 ( V_33 ) ) ;\r\nF_10 ( L_24 ) ;\r\nfor ( V_2 = 0 ; V_2 < 8 ; V_2 ++ )\r\nF_10 ( L_25 ,\r\n( unsigned ) F_20 ( V_34 +\r\n( V_2 << 5 ) ) ) ;\r\nF_10 ( L_9 ) ;\r\nF_10 ( L_26 ) ;\r\nfor ( V_2 = 0 ; V_2 < 8 ; V_2 ++ )\r\nF_10 ( L_25 ,\r\n( unsigned ) F_20 ( V_35 +\r\n( V_2 << 5 ) ) ) ;\r\nF_10 ( L_9 ) ;\r\n}\r\nvoid F_21 ( int V_36 )\r\n{\r\nint V_37 ;\r\nif ( V_23 )\r\nF_10 ( L_27 , V_36 ) ;\r\nV_37 = F_20 ( V_35 + ( V_36 << 5 ) ) ;\r\nif ( V_37 & 0x400 )\r\nF_10 ( L_28 , V_36 ) ;\r\nif ( V_37 & 0x200 )\r\nF_10 ( L_29 , V_36 ) ;\r\nF_8 ( V_35 + ( V_36 << 5 ) ,\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) | V_38\r\n| V_39 | V_40 ) ;\r\nF_8 ( V_35 + ( V_36 << 5 ) ,\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) |\r\nV_41 ) ;\r\n}\r\nvoid F_22 ( int V_36 )\r\n{\r\nif ( V_23 ) {\r\nint V_37 =\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) ;\r\nF_10 ( L_30 , V_36 ) ;\r\nF_10 ( L_31\r\nL_32 ,\r\nV_36 , V_37 ,\r\n( ( V_37 & 0x600 ) ? L_33 : L_34 ) ,\r\n( unsigned ) F_20 ( V_34 +\r\n( V_36 << 5 ) ) ,\r\n( unsigned ) F_20 ( V_42 +\r\n( V_36 << 5 ) ) ,\r\n( unsigned ) F_20 ( V_43 +\r\n( V_36 << 5 ) ) ) ;\r\n}\r\nF_8 ( V_35 + ( V_36 << 5 ) ,\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) &\r\n~ V_41 ) ;\r\n* ( ( volatile unsigned int * ) V_44 ) ;\r\n}\r\nvoid F_23 ( int V_36 , int V_45 )\r\n{\r\nif ( V_23 )\r\nF_10 ( L_35 , V_36 ,\r\nV_45 ) ;\r\nswitch ( V_36 ) {\r\ncase V_46 :\r\nF_8 ( V_34 + ( V_36 << 5 ) ,\r\nV_47 |\r\nV_48 |\r\nV_49 ) ;\r\nbreak;\r\ncase V_50 :\r\nF_8 ( V_34 + ( V_36 << 5 ) ,\r\nV_47 |\r\nV_51 |\r\nV_52 ) ;\r\nbreak;\r\ncase V_53 :\r\ncase V_54 :\r\nF_10 ( L_36 ) ;\r\nbreak;\r\ndefault:\r\nF_10\r\n( L_37 ,\r\nV_36 ) ;\r\n}\r\nswitch ( V_45 ) {\r\ncase V_55 :\r\nF_8 ( V_35 + ( V_36 << 5 ) ,\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) &\r\n~ V_56 ) ;\r\nbreak;\r\ncase V_57 :\r\nF_8 ( V_35 + ( V_36 << 5 ) ,\r\nF_20 ( V_35 +\r\n( V_36 << 5 ) ) |\r\nV_56 ) ;\r\nbreak;\r\ndefault:\r\nF_10\r\n( L_38 ,\r\nV_45 ) ;\r\n}\r\n}\r\nvoid F_24 ( int V_36 , long V_58 )\r\n{\r\nif ( V_23 )\r\nF_10 ( L_39 , V_36 ,\r\nV_58 ) ;\r\nF_8 ( V_42 + ( V_36 << 5 ) , V_58 ) ;\r\n}\r\nvoid F_25 ( int V_36 , int V_59 )\r\n{\r\nif ( V_23 )\r\nF_10 ( L_40 , V_36 ,\r\n( unsigned ) V_59 ) ;\r\nF_8 ( V_43 + ( V_36 << 5 ) , V_59 ) ;\r\n}\r\nint F_26 ( int V_36 )\r\n{\r\nint V_60 ;\r\nV_60 = F_20 ( V_43 + ( V_36 << 5 ) ) ;\r\nif ( V_23 )\r\nF_10 ( L_41 ,\r\nV_36 , V_60 ) ;\r\nreturn V_60 ;\r\n}\r\nint F_27 ( int V_36 )\r\n{\r\nint V_61 ;\r\nV_61 = F_20 ( V_35 + ( V_36 << 5 ) ) ;\r\nif ( V_23 )\r\nF_10 ( L_42 , V_36 ,\r\nV_61 ) ;\r\nreturn V_61 ;\r\n}
