<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Edidi Sai Anant - ECE Engineer & VLSI Designer">
    <title>Edidi Sai Anant | ECE Engineer</title>
    <link rel="stylesheet" href="css/main.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=JetBrains+Mono:wght@300;400;500;600&family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <!-- Circuit Loader -->
    <div id="loader" class="loader">
        <div class="circuit-trace-loader">
            <svg viewBox="0 0 200 200" class="trace-svg">
                <path class="trace-path" d="M20,100 L60,100 L60,60 L140,60 L140,140 L180,140" 
                      stroke="#00ff88" stroke-width="3" fill="none" 
                      stroke-dasharray="400" stroke-dashoffset="400"/>
                <circle class="trace-node" cx="60" cy="100" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="60" cy="60" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="140" cy="60" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="140" cy="140" r="4" fill="#00ff88"/>
            </svg>
        </div>
        <div class="loader-text">Initializing Circuits...</div>
    </div>

    <!-- Snap Navigation -->
    <nav class="snap-nav" id="snapNav">
        <div class="nav-dots">
            <span class="nav-dot active" data-section="0"></span>
            <span class="nav-dot" data-section="1"></span>
            <span class="nav-dot" data-section="2"></span>
            <span class="nav-dot" data-section="3"></span>
            <span class="nav-dot" data-section="4"></span>
            <span class="nav-dot" data-section="5"></span>
        </div>
    </nav>

    <!-- Main Container -->
    <main class="snap-container" id="snapContainer">
        <!-- Hero Section -->
        <section class="snap-section hero-section" data-section="0">
            <div class="hero-bg">
                <canvas id="particleCanvas"></canvas>
            </div>
            <div class="hero-content">
                <div class="hero-text">
                    <h1 class="hero-title">
                        <span class="title-main">Edidi Sai Anant</span>
                        <span class="title-sub">ECE Engineer & VLSI Designer</span>
                    </h1>
                    <p class="hero-description">
                        Electrical Engineering Master's candidate with expertise in semiconductor processes, IC design, and embedded systems. Passionate about pushing the boundaries of digital innovation.
                    </p>
                    <div class="hero-actions">
                        <a href="#contact" class="btn-primary">
                            <span>Get In Touch</span>
                            <i class="fas fa-arrow-right"></i>
                        </a>
                        <a href="./Edidi_Sai_Anant_Resume.pdf" class="btn-secondary" target="_blank">
                            <i class="fas fa-download"></i>
                            <span>Resume</span>
                        </a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="circuit-board">
                        <div class="cpu-chip">
                            <div class="chip-core"></div>
                            <div class="chip-pins"></div>
                        </div>
                        <div class="circuit-traces">
                            <div class="trace trace-1"></div>
                            <div class="trace trace-2"></div>
                            <div class="trace trace-3"></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section class="snap-section about-section" data-section="1">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p>I'm an Electrical Engineering Master's candidate at the National University of Singapore, with expertise in semiconductor processes and IC design. My journey spans digital circuit design to embedded systems, driven by innovation in the semiconductor industry.</p>
                        
                        <div class="stats-grid">
                            <div class="stat-card">
                                <div class="stat-number" data-target="2">0</div>
                                <div class="stat-label">Years Experience</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="2">0</div>
                                <div class="stat-label">Publications</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="8">0</div>
                                <div class="stat-label">Major Projects</div>
                            </div>
                        </div>
                    </div>
                    
                    <!-- Skills Flipping Cards -->
                    <div class="skills-grid">
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-microchip"></i>
                                    <h3>Hardware Design</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Hardware Design</h3>
                                    <div class="skill-tags">
                                        <span>Verilog</span>
                                        <span>SystemVerilog</span>
                                        <span>VLSI Design</span>
                                        <span>RTL Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-tools"></i>
                                    <h3>EDA Tools</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>EDA Tools</h3>
                                    <div class="skill-tags">
                                        <span>Cadence Virtuoso</span>
                                        <span>Xilinx Vivado</span>
                                        <span>QuestaSim</span>
                                        <span>Xilinx Vitis</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-code"></i>
                                    <h3>Programming</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Programming</h3>
                                    <div class="skill-tags">
                                        <span>C++</span>
                                        <span>Python</span>
                                        <span>Assembly</span>
                                        <span>LaTeX</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-memory"></i>
                                    <h3>Embedded Systems</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Embedded Systems</h3>
                                    <div class="skill-tags">
                                        <span>Arduino</span>
                                        <span>Raspberry Pi</span>
                                        <span>ARM Architecture</span>
                                        <span>NodeMCU</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Education Section -->
        <section class="snap-section education-section" data-section="2">
            <div class="section-container">
                <h2 class="section-title">Education</h2>
                <div class="timeline">
                    <div class="timeline-item">
                        <div class="timeline-year">2023-2025</div>
                        <div class="timeline-content">
                            <h3>Master of Science, Electrical Engineering</h3>
                            <h4>National University of Singapore</h4>
                            <p>Graduate Assistant for EE2028 and CG3207 courses</p>
                            <div class="course-chips">
                                <span>VLSI Digital Circuit Design</span>
                                <span>Memory Technologies</span>
                                <span>Embedded Hardware Systems</span>
                            </div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">2019-2023</div>
                        <div class="timeline-content">
                            <h3>Bachelor of Technology, ECE</h3>
                            <h4>SRM Institute of Science and Technology</h4>
                            <div class="course-chips">
                                <span>Digital Electronics</span>
                                <span>Semiconductor Device Modelling</span>
                                <span>VLSI Design</span>
                                <span>ARM-Based Embedded Systems</span>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section class="snap-section experience-section" data-section="3">
            <div class="section-container">
                <h2 class="section-title">Experience</h2>
                <div class="experience-grid">
                    <!-- Experience Flipping Cards -->
                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">NUS</div>
                                <h3>Graduate Assistant</h3>
                                <h4>National University of Singapore</h4>
                                <span class="duration">Aug 2024 - Present</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Responsibilities</h3>
                                <ul>
                                    <li>Overseeing laboratory sessions for EE2028 and CG3207 courses</li>
                                    <li>Providing guidance on microcontroller programming</li>
                                    <li>Collaborating with faculty to enhance lab materials</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>C Programming</span>
                                    <span>ARM Architecture</span>
                                    <span>Microcontrollers</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">MS</div>
                                <h3>Project Intern</h3>
                                <h4>Maven Silicon</h4>
                                <span class="duration">Dec 2022 - Jan 2023</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Achievements</h3>
                                <ul>
                                    <li>Designed AHB to APB bridge for seamless communication</li>
                                    <li>Advanced proficiency in RTL design using Verilog</li>
                                    <li>Synthesized modules into unified system architecture</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>Verilog HDL</span>
                                    <span>RTL Design</span>
                                    <span>AHB/APB Protocols</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">SS</div>
                                <h3>Intern</h3>
                                <h4>Sandeepani School of Embedded Systems</h4>
                                <span class="duration">Jun 2022 - Jul 2022</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Achievements</h3>
                                <ul>
                                    <li>Developed and verified UART protocol using Verilog</li>
                                    <li>Executed functional verification of digital circuits</li>
                                    <li>Performed coverage analysis using QuestaSim</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>SystemVerilog</span>
                                    <span>QuestaSim</span>
                                    <span>UVM</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section class="snap-section projects-section" data-section="4">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <!-- Project Flipping Cards -->
                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-network-wired"></i>
                                </div>
                                <h3>VLSI Interconnect Modelling</h3>
                                <div class="project-preview">
                                    <span>Cadence Virtuoso</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>VLSI Interconnect Modelling</h3>
                                <p>Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm technology, focusing on energy-delay tradeoffs to improve system efficiency and signal integrity.</p>
                                <div class="project-tech">
                                    <span>Cadence Virtuoso</span>
                                    <span>RC Modelling</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-microchip"></i>
                                </div>
                                <h3>Standard Cell IP Development</h3>
                                <div class="project-preview">
                                    <span>40nm Technology</span>
                                    <span>DRC/LVS</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>Standard Cell IP Development</h3>
                                <p>Created ring oscillator Standard Cell IP in 40nm technology with hierarchical design, focusing on area minimization and PVT optimization while ensuring integrity through DRC and LVS standards.</p>
                                <div class="project-tech">
                                    <span>Cadence Virtuoso</span>
                                    <span>Standard Cells</span>
                                    <span>40nm Technology</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-rocket"></i>
                                </div>
                                <h3>FPGA Hardware Accelerator</h3>
                                <div class="project-preview">
                                    <span>Xilinx Zynq-7000</span>
                                    <span>Neural Networks</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>FPGA Hardware Accelerator</h3>
                                <p>Developed hardware accelerator on Xilinx Zynq-7000 FPGA for MLP neural networks, utilizing pipelining and loop unrolling for significant performance gains in inference speed.</p>
                                <div class="project-tech">
                                    <span>Xilinx Zynq-7000</span>
                                    <span>HLS</span>
                                    <span>Verilog</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-memory"></i>
                                </div>
                                <h3>In-Memory Compute Circuit</h3>
                                <div class="project-preview">
                                    <span>NeuroSim</span>
                                    <span>Neural Networks</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>In-Memory Compute Circuit</h3>
                                <p>Designed compute circuit using NeuroSim and MuMax3 for neural network acceleration, focusing on quantization techniques to boost accuracy and computational efficiency.</p>
                                <div class="project-tech">
                                    <span>NeuroSim</span>
                                    <span>PyTorch</span>
                                    <span>Quantization</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section class="snap-section contact-section" data-section="5">
            <div class="section-container">
                <h2 class="section-title">Get In Touch</h2>
                <div class="contact-content">
                    <div class="contact-info">
                        <p>I'm currently seeking opportunities in the semiconductor industry. Let's discuss how we can collaborate on innovative projects.</p>
                        <div class="contact-links">
                            <a href="mailto:esanant@u.nus.edu" class="contact-link">
                                <i class="fas fa-envelope"></i>
                                <span>esanant@u.nus.edu</span>
                            </a>
                            <a href="https://www.linkedin.com/in/sai-anant/" class="contact-link" target="_blank">
                                <i class="fab fa-linkedin"></i>
                                <span>LinkedIn Profile</span>
                            </a>
                            <a href="https://github.com/ESAnant" class="contact-link" target="_blank">
                                <i class="fab fa-github"></i>
                                <span>GitHub Profile</span>
                            </a>
                        </div>
                        
                        <!-- Publications -->
                        <div class="publications">
                            <h3>Recent Publications</h3>
                            <div class="pub-item">
                                <span class="pub-year">2023</span>
                                <div class="pub-details">
                                    <h4>Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge</h4>
                                    <p>IEEE Conference Publication</p>
                                </div>
                            </div>
                            <div class="pub-item">
                                <span class="pub-year">2022</span>
                                <div class="pub-details">
                                    <h4>A Survey on Affordable Internet of Things (IoT) Enabled Healthcare Systems</h4>
                                    <p>Grenze International Journal of Engineering and Technology</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>

    <script src="js/main.js"></script>
</body>
</html>
