// Seed: 4173240634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wor id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout supply1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5  = -1 == -1'b0;
  assign id_12 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_8,
    input wor id_1,
    output wire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    inout uwire id_6
);
  always @(posedge {id_8, -1} or id_6) release id_2;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
