<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DataPath1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Memory.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Memory_Data_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_Memory_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_Memory_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Memory_Memory_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_Memory_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_tb_00_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PC_Register.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_Register_PC_Register_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Register_PC_Register_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_Register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decode4b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decode4b16.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_COREGEN_MISC" xil_pn:name="ipcore_dir/memoryFile.mif" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memoryFile_tb_01_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoryFile_tb_01_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux16b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regFile16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="regFile16b16.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile16b16_regFile16b16_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFile16b16_regFile16b16_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regFile16b16_regFile16b16_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445712381" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445712381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447176994" xil_pn:in_ck="8839487402146719963" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447176994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Register_Test_1.v"/>
      <outfile xil_pn:name="Memory_Test_1.v"/>
      <outfile xil_pn:name="PC_Register_Test_1.v"/>
      <outfile xil_pn:name="PC_Register_Test_2.v"/>
      <outfile xil_pn:name="regFileTest_00.v"/>
    </transform>
    <transform xil_pn:end_ts="1447176847" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6703173333800615939" xil_pn:start_ts="1447176847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447176849" xil_pn:in_ck="2912164718034846783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2271895301667687745" xil_pn:start_ts="1447176847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory.vf"/>
      <outfile xil_pn:name="decode4b16.vf"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1447176849" xil_pn:in_ck="7724689991126317215" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7538581997374269048" xil_pn:start_ts="1447176849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Memory_File.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory_File.v"/>
      <outfile xil_pn:name="ipcore_dir/memoryFile.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memoryFile.v"/>
    </transform>
    <transform xil_pn:end_ts="1447176994" xil_pn:in_ck="-7750224404741556339" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447176994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Register_Test_1.v"/>
      <outfile xil_pn:name="Memory.vf"/>
      <outfile xil_pn:name="Memory_Test_1.v"/>
      <outfile xil_pn:name="PC_Register.vf"/>
      <outfile xil_pn:name="PC_Register_Test_1.v"/>
      <outfile xil_pn:name="PC_Register_Test_2.v"/>
      <outfile xil_pn:name="decode4b16.vf"/>
      <outfile xil_pn:name="ipcore_dir/Memory_File.v"/>
      <outfile xil_pn:name="ipcore_dir/memoryFile.v"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
      <outfile xil_pn:name="regFileTest_00.v"/>
    </transform>
    <transform xil_pn:end_ts="1447176995" xil_pn:in_ck="-7750224404741556339" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4222706241071280254" xil_pn:start_ts="1447176994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regFile16b16_regFile16b16_sch_tb_beh.prj"/>
      <outfile xil_pn:name="regFile16b16_regFile16b16_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447176995" xil_pn:in_ck="9050332821798738050" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4678059064714466309" xil_pn:start_ts="1447176995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regFile16b16_regFile16b16_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
