GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\clkDivider.sv'
Analyzing Verilog file 'D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\common_pkg.v'
WARN  (EX2582) : Parameter 'PARAM_DATA_WIDTH' declared inside package 'common_pkg' shall be treated as localparam("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\common_pkg.v":10)
Analyzing Verilog file 'D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\ledCounter.sv'
Analyzing Verilog file 'D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\top.sv'
Analyzing Verilog file 'D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv'
Compiling module 'tb_clkDivider'("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":8)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":35)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":39)
WARN  (EX3858) : System task 'stop' is ignored for synthesis("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":40)
WARN  (EX3780) : Using initial value of 'rst' since it is never assigned("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":41)
Compiling module 'clkDivider(DIVISOR=10)'("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\clkDivider.sv":7)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\src\clkDivider.sv":28)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":29)
NOTE  (EX0101) : Current top module is "tb_clkDivider"
WARN  (EX0203) : Top module "tb_clkDivider" has no ports("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":8)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "clkDivider" instantiated to "uut" is swept in optimizing("D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\tb\clkDivider_tb.sv":25)
[95%] Generate netlist file "D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\impl\gwsynthesis\clkDivider.vg" completed
[100%] Generate report file "D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\clkDivider\impl\gwsynthesis\clkDivider_syn.rpt.html" completed
GowinSynthesis finish
