Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Thu Oct  3 15:34:51 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_c} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 70.1559%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
select_i1/Q                             |          No required time
select_i0/Q                             |          No required time
select_i2/Q                             |          No required time
select_i3/Q                             |          No required time
osc_i1/PADDO                            |          No required time
osc_i2/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
MOD3/counter_220_234__i1/SR             |           No arrival time
{MOD3/counter_220_234__i4/SR   MOD3/counter_220_234__i5/SR}                           
                                        |           No arrival time
{MOD3/counter_220_234__i2/SR   MOD3/counter_220_234__i3/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
reset                                   |                     input
clk                                     |                    output
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_c"
=======================
create_clock -name {clk_c} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_c               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_c                             |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          22.709 ns |         44.035 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/i151/D                              |   18.958 ns 
MOD1/right_i0_i2/SP                      |   32.031 ns 
MOD1/right_i0_i0/D                       |   32.044 ns 
MOD1/right_i0_i1/D                       |   32.665 ns 
{MOD1/right_i0_i1/SP   MOD1/right_i0_i0/SP}              
                                         |   33.062 ns 
{MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}|   33.142 ns 
{MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}|   33.142 ns 
osc_i1/DO0                               |   33.402 ns 
MOD1/right_i0_i3/SP                      |   33.578 ns 
MOD1/right_i0_i3/D                       |   33.591 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i3/Q  (SLICE_R19C4C)
Path End         : MOD1/i151/D  (SLICE_R17C7A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 17
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.957 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i3/CK   MOD1/state_FSM_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i3/CK->MOD1/state_FSM_i3/Q
                                          SLICE_R19C4C       CLK_TO_Q0_DELAY     1.388                  6.887  4       
MOD1/state[18]                                               NET DELAY           2.141                  9.028  4       
MOD1/i118_4_lut/B->MOD1/i118_4_lut/Z      SLICE_R18C5A       A0_TO_F0_DELAY      0.449                  9.477  4       
MOD1/n232                                                    NET DELAY           2.485                 11.962  4       
MOD1/i122_rep_121_3_lut/A->MOD1/i122_rep_121_3_lut/Z
                                          SLICE_R19C6A       B0_TO_F0_DELAY      0.449                 12.411  2       
MOD1/n1217                                                   NET DELAY           3.146                 15.557  2       
MOD1/i125_4_lut/B->MOD1/i125_4_lut/Z      SLICE_R18C5B       A1_TO_F1_DELAY      0.476                 16.033  1       
MOD1/n239                                                    NET DELAY           0.304                 16.337  1       
MOD1/i127_4_lut/A->MOD1/i127_4_lut/Z      SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 16.813  1       
MOD1/n241                                                    NET DELAY           0.304                 17.117  1       
MOD1/i129_4_lut/A->MOD1/i129_4_lut/Z      SLICE_R18C5C       C1_TO_F1_DELAY      0.476                 17.593  1       
MOD1/n243                                                    NET DELAY           0.304                 17.897  1       
MOD1/i131_4_lut/A->MOD1/i131_4_lut/Z      SLICE_R18C5D       C0_TO_F0_DELAY      0.476                 18.373  1       
MOD1/n245                                                    NET DELAY           0.304                 18.677  1       
MOD1/i133_4_lut/A->MOD1/i133_4_lut/Z      SLICE_R18C5D       C1_TO_F1_DELAY      0.476                 19.153  1       
MOD1/n247                                                    NET DELAY           0.304                 19.457  1       
MOD1/i135_4_lut/A->MOD1/i135_4_lut/Z      SLICE_R18C6A       C0_TO_F0_DELAY      0.476                 19.933  1       
MOD1/n249                                                    NET DELAY           0.304                 20.237  1       
MOD1/i137_4_lut/A->MOD1/i137_4_lut/Z      SLICE_R18C6A       C1_TO_F1_DELAY      0.476                 20.713  1       
MOD1/n251                                                    NET DELAY           0.304                 21.017  1       
MOD1/i139_4_lut/A->MOD1/i139_4_lut/Z      SLICE_R18C6B       C0_TO_F0_DELAY      0.476                 21.493  1       
MOD1/n253                                                    NET DELAY           0.304                 21.797  1       
MOD1/i141_4_lut/A->MOD1/i141_4_lut/Z      SLICE_R18C6B       C1_TO_F1_DELAY      0.476                 22.273  1       
MOD1/n255                                                    NET DELAY           0.304                 22.577  1       
MOD1/i143_4_lut/A->MOD1/i143_4_lut/Z      SLICE_R18C6C       C0_TO_F0_DELAY      0.476                 23.053  1       
MOD1/n257                                                    NET DELAY           0.304                 23.357  1       
MOD1/i145_4_lut/A->MOD1/i145_4_lut/Z      SLICE_R18C6C       C1_TO_F1_DELAY      0.476                 23.833  1       
MOD1/n259                                                    NET DELAY           0.304                 24.137  1       
MOD1/i147_4_lut/A->MOD1/i147_4_lut/Z      SLICE_R18C6D       C0_TO_F0_DELAY      0.476                 24.613  1       
MOD1/n261                                                    NET DELAY           0.304                 24.917  1       
MOD1/i149_4_lut/A->MOD1/i149_4_lut/Z      SLICE_R18C6D       C1_TO_F1_DELAY      0.449                 25.366  1       
MOD1/n263_kb_in                                              NET DELAY           2.168                 27.534  1       
MOD1/i375_2_lut/B->MOD1/i375_2_lut/Z      SLICE_R17C7A       D1_TO_F1_DELAY      0.476                 28.010  1       
MOD1/n554                                                    NET DELAY           0.000                 28.010  1       
MOD1/i151/D                                                  ENDPOINT            0.000                 28.010  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
MOD1/i151/CK                                                 CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.009)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.957  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i11/Q  (SLICE_R19C5B)
Path End         : MOD1/right_i0_i2/SP  (SLICE_R17C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i11/CK->MOD1/state_FSM_i11/Q
                                          SLICE_R19C5B       CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/state[5]                                                NET DELAY           3.252                 10.139  15      
MOD1/reduce_nor_49_i2_2_lut_4_lut/C->MOD1/reduce_nor_49_i2_2_lut_4_lut/Z
                                          SLICE_R17C4D       A1_TO_F1_DELAY      0.449                 10.588  3       
MOD1/n3                                                      NET DELAY           4.349                 14.937  3       
MOD1/right_i0_i2/SP                                          ENDPOINT            0.000                 14.937  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
MOD1/right_i0_i2/CK                                          CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.936)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.030  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i6/Q  (SLICE_R19C4B)
Path End         : MOD1/right_i0_i0/D  (SLICE_R16C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.043 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i6/CK->MOD1/state_FSM_i6/Q
                                          SLICE_R19C4B       CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/state[6]                                                NET DELAY           3.252                 10.139  13      
MOD1/i345_4_lut/C->MOD1/i345_4_lut/Z      SLICE_R16C5A       A0_TO_F0_DELAY      0.476                 10.615  1       
MOD1/n524                                                    NET DELAY           0.304                 10.919  1       
MOD1/i330_4_lut/A->MOD1/i330_4_lut/Z      SLICE_R16C5A       C1_TO_F1_DELAY      0.449                 11.368  1       
MOD1/n509                                                    NET DELAY           3.080                 14.448  1       
MOD1/i328_3_lut/A->MOD1/i328_3_lut/Z      SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 14.924  1       
MOD1/n507                                                    NET DELAY           0.000                 14.924  1       
MOD1/right_i0_i0/D                                           ENDPOINT            0.000                 14.924  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
{MOD1/right_i0_i1/CK   MOD1/right_i0_i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.923)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.043  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i11/Q  (SLICE_R19C5B)
Path End         : MOD1/right_i0_i1/D  (SLICE_R16C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 73.7% (route), 26.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.664 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i11/CK->MOD1/state_FSM_i11/Q
                                          SLICE_R19C5B       CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/state[5]                                                NET DELAY           3.728                 10.615  15      
MOD1/i343_4_lut/C->MOD1/i343_4_lut/Z      SLICE_R16C4B       B1_TO_F1_DELAY      0.449                 11.064  1       
MOD1/n522                                                    NET DELAY           2.763                 13.827  1       
MOD1/i341_3_lut/A->MOD1/i341_3_lut/Z      SLICE_R16C3A       D0_TO_F0_DELAY      0.476                 14.303  1       
MOD1/n520                                                    NET DELAY           0.000                 14.303  1       
MOD1/right_i0_i1/D                                           ENDPOINT            0.000                 14.303  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
{MOD1/right_i0_i1/CK   MOD1/right_i0_i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.302)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.664  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i16/Q  (SLICE_R19C5B)
Path End         : {MOD1/right_i0_i1/SP   MOD1/right_i0_i0/SP}  (SLICE_R16C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.061 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i16/CK->MOD1/state_FSM_i16/Q
                                          SLICE_R19C5B       CLK_TO_Q0_DELAY     1.388                  6.887  12      
MOD1/state[4]                                                NET DELAY           3.252                 10.139  12      
MOD1/i2_3_lut_4_lut_adj_10/B->MOD1/i2_3_lut_4_lut_adj_10/Z
                                          SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  2       
MOD1/n548                                                    NET DELAY           3.318                 13.906  2       
{MOD1/right_i0_i1/SP   MOD1/right_i0_i0/SP}
                                                             ENDPOINT            0.000                 13.906  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
{MOD1/right_i0_i1/CK   MOD1/right_i0_i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.905)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.061  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i11/Q  (SLICE_R19C5B)
Path End         : {MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}  (SLICE_R15C4D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.141 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i11/CK->MOD1/state_FSM_i11/Q
                                          SLICE_R19C5B       CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/state[5]                                                NET DELAY           3.252                 10.139  15      
MOD1/reduce_nor_49_i2_2_lut_4_lut/C->MOD1/reduce_nor_49_i2_2_lut_4_lut/Z
                                          SLICE_R17C4D       A1_TO_F1_DELAY      0.449                 10.588  3       
MOD1/n3                                                      NET DELAY           3.238                 13.826  3       
{MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}
                                                             ENDPOINT            0.000                 13.826  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.825)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.141  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i11/Q  (SLICE_R19C5B)
Path End         : {MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}  (SLICE_R15C4B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.141 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i11/CK->MOD1/state_FSM_i11/Q
                                          SLICE_R19C5B       CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/state[5]                                                NET DELAY           3.252                 10.139  15      
MOD1/reduce_nor_49_i2_2_lut_4_lut/C->MOD1/reduce_nor_49_i2_2_lut_4_lut/Z
                                          SLICE_R17C4D       A1_TO_F1_DELAY      0.449                 10.588  3       
MOD1/n3                                                      NET DELAY           3.238                 13.826  3       
{MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}
                                                             ENDPOINT            0.000                 13.826  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.825)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.141  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/counter_220_234__i5/Q  (SLICE_R15C11C)
Path End         : osc_i1/DO0  (IOLOGIC_IOL_L17A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.401 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD3/counter_220_234__i4/CK   MOD3/counter_220_234__i5/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/counter_220_234__i5/CK->MOD3/counter_220_234__i5/Q
                                          SLICE_R15C11C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
MOD3/counter[4]                                              NET DELAY           4.058                 10.945  7       
i184_1_lut/A->i184_1_lut/Z                SLICE_R17C2D       D0_TO_F0_DELAY      0.449                 11.394  1       
osc_c_0_N_63[0]                                              NET DELAY           2.168                 13.562  1       
osc_i1/DO0                                                   ENDPOINT            0.000                 13.562  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
osc_i1/OUTCLK                                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(13.561)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.401  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i16/Q  (SLICE_R19C5B)
Path End         : MOD1/right_i0_i3/SP  (SLICE_R16C5D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.577 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i16/CK->MOD1/state_FSM_i16/Q
                                          SLICE_R19C5B       CLK_TO_Q0_DELAY     1.388                  6.887  12      
MOD1/state[4]                                                NET DELAY           3.252                 10.139  12      
MOD1/i2_3_lut_4_lut_adj_10/B->MOD1/i2_3_lut_4_lut_adj_10/Z
                                          SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  2       
MOD1/n548                                                    NET DELAY           2.802                 13.390  2       
MOD1/right_i0_i3/SP                                          ENDPOINT            0.000                 13.390  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
MOD1/right_i0_i3/CK                                          CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.389)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.577  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R19C4B)
Path End         : MOD1/right_i0_i3/D  (SLICE_R16C5D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.590 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
MOD1/clk_c                                                   NET DELAY           5.499                  5.499  25      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                NET DELAY           2.353                  9.240  9       
MOD1/i429_3_lut/B->MOD1/i429_3_lut/Z      SLICE_R16C4D       D0_TO_F0_DELAY      0.476                  9.716  2       
MOD1/n314[3]                                                 NET DELAY           0.304                 10.020  2       
MOD1/i331_3_lut/A->MOD1/i331_3_lut/Z      SLICE_R16C4D       C1_TO_F1_DELAY      0.449                 10.469  1       
MOD1/n510                                                    NET DELAY           2.432                 12.901  1       
MOD1/i374_3_lut_4_lut/D->MOD1/i374_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.476                 13.377  1       
MOD1/n516                                                    NET DELAY           0.000                 13.377  1       
MOD1/right_i0_i3/D                                           ENDPOINT            0.000                 13.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  25      
MOD1/clk_c                                                   NET DELAY           5.499                 47.165  25      
MOD1/right_i0_i3/CK                                          CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.376)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.590  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_FSM_i1/D                      |    1.743 ns 
MOD1/state_FSM_i7/D                      |    1.743 ns 
MOD1/state_FSM_i9/D                      |    1.743 ns 
MOD1/state_FSM_i4/D                      |    1.743 ns 
MOD1/state_FSM_i12/D                     |    1.743 ns 
MOD1/state_FSM_i15/D                     |    1.743 ns 
MOD1/state_FSM_i10/D                     |    1.743 ns 
MOD1/state_FSM_i17/D                     |    1.743 ns 
select_i1/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i4/Q  (SLICE_R18C4A)
Path End         : MOD1/state_FSM_i1/D  (SLICE_R19C4B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i9/CK   MOD1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i4/CK->MOD1/state_FSM_i4/Q
                                          SLICE_R18C4A       CLK_TO_Q1_DELAY  0.779                  3.863  7       
MOD1/state[3]                                                NET DELAY        0.712                  4.575  7       
MOD1.i108_2_lut_3_lut/D->MOD1.i108_2_lut_3_lut/Z
                                          SLICE_R19C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n222                                                    NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i1/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i8/Q  (SLICE_R19C4A)
Path End         : MOD1/state_FSM_i7/D  (SLICE_R19C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i8/CK   MOD1/state_FSM_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i8/CK->MOD1/state_FSM_i8/Q
                                          SLICE_R19C4A       CLK_TO_Q0_DELAY  0.779                  3.863  7       
MOD1/state[16]                                               NET DELAY        0.712                  4.575  7       
MOD1.SLICE_23/D1->MOD1.SLICE_23/F1        SLICE_R19C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[16].sig_002.FeedThruLUT                           NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i7/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i8/CK   MOD1/state_FSM_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i5/Q  (SLICE_R18C4B)
Path End         : MOD1/state_FSM_i9/D  (SLICE_R18C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i0/CK   MOD1/state_FSM_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i5/CK->MOD1/state_FSM_i5/Q
                                          SLICE_R18C4B       CLK_TO_Q1_DELAY  0.779                  3.863  8       
MOD1/state[10]                                               NET DELAY        0.712                  4.575  8       
MOD1/reduce_or_95_i1_3_lut_4_lut/C->MOD1/reduce_or_95_i1_3_lut_4_lut/Z
                                          SLICE_R18C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n210                                                    NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i9/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i9/CK   MOD1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i0/Q  (SLICE_R18C4B)
Path End         : MOD1/state_FSM_i4/D  (SLICE_R18C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i0/CK   MOD1/state_FSM_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i0/CK->MOD1/state_FSM_i0/Q
                                          SLICE_R18C4B       CLK_TO_Q0_DELAY  0.779                  3.863  5       
MOD1/state[11]                                               NET DELAY        0.712                  4.575  5       
MOD1/reduce_or_104_i1_3_lut_4_lut/C->MOD1/reduce_or_104_i1_3_lut_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n219                                                    NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i4/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i9/CK   MOD1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i13/Q  (SLICE_R19C5D)
Path End         : MOD1/state_FSM_i12/D  (SLICE_R19C5D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i13/CK   MOD1/state_FSM_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i13/CK->MOD1/state_FSM_i13/Q
                                          SLICE_R19C5D       CLK_TO_Q0_DELAY  0.779                  3.863  7       
MOD1/state[14]                                               NET DELAY        0.712                  4.575  7       
MOD1.SLICE_16/D1->MOD1.SLICE_16/F1        SLICE_R19C5D       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[14].sig_001.FeedThruLUT                           NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i12/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i13/CK   MOD1/state_FSM_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i15/Q  (SLICE_R17C5C)
Path End         : MOD1/state_FSM_i15/D  (SLICE_R17C5C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i15/CK->MOD1/state_FSM_i15/Q
                                          SLICE_R17C5C       CLK_TO_Q0_DELAY  0.779                  3.863  8       
MOD1/state[8]                                                NET DELAY        0.712                  4.575  8       
MOD1/i323_3_lut_4_lut/D->MOD1/i323_3_lut_4_lut/Z
                                          SLICE_R17C5C       D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n502                                                    NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i15/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C5C)
Path End         : MOD1/state_FSM_i10/D  (SLICE_R17C5C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C5C       CLK_TO_Q1_DELAY  0.779                  3.863  8       
MOD1/state[9]                                                NET DELAY        0.712                  4.575  8       
MOD1/i321_3_lut_4_lut/D->MOD1/i321_3_lut_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n500                                                    NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i10/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i18/Q  (SLICE_R19C5C)
Path End         : MOD1/state_FSM_i17/D  (SLICE_R19C5C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i18/CK->MOD1/state_FSM_i18/Q
                                          SLICE_R19C5C       CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[12]                                               NET DELAY        0.712                  4.575  4       
MOD1.SLICE_11/D1->MOD1.SLICE_11/F1        SLICE_R19C5C       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[12].sig_000.FeedThruLUT                           NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i17/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i1/Q  (SLICE_R15C4D)
Path End         : select_i1/D  (SLICE_R15C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i1/CK->MOD1/left_i0_i1/Q     SLICE_R15C4D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/left[1]                                                 NET DELAY        0.712                  4.575  1       
mux_6_i2_3_lut/B->mux_6_i2_3_lut/Z        SLICE_R15C3D       D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_6[1]                                             NET DELAY        0.000                  4.827  1       
select_i1/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{select_i1/CK   select_i0/CK}                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i0/Q  (SLICE_R15C4D)
Path End         : select_i0/D  (SLICE_R15C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i0/CK->MOD1/left_i0_i0/Q     SLICE_R15C4D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[0]                                                 NET DELAY        0.712                  4.575  1       
mux_6_i1_3_lut/B->mux_6_i1_3_lut/Z        SLICE_R15C3D       D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[0]                                             NET DELAY        0.000                  4.827  1       
select_i0/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
MOD1/clk_c                                                   NET DELAY        3.084                  3.084  26      
{select_i1/CK   select_i0/CK}                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



