Instruction[16] Enable[1] ALU_Opcode[4] Rm[3] Rn[3] Rd[3] Imm5[5] Imm32_Enable[1] Carry[1] Flags_Update_Mask[4]

# -----------------------------
# Enable = 0 (tout Ã  0)
xxxxxxxxxxxxxxxx 0 0000 000 000 000 00000 0 0 0000

# -----------------------------
# LSL (immediate)
0000000000000000 1 0010 xxx xxx xxx xxxxx 0 x 1110

# LSR (immediate)
0000100000000000 1 0011 xxx xxx xxx xxxxx 0 x 1110

# ASR (immediate)
0001000000000000 1 0100 xxx xxx xxx xxxxx 0 x 1110

# -----------------------------
# ADD (register)
0001100000000000 1 0101 xxx xxx xxx xxxxx 0 x 1111

# ADD (immediate 3 bits)
0001110000000000 1 0101 xxx xxx xxx xxxxx 1 x 1111

# -----------------------------
# SUB (register)
0001101000000000 1 0110 xxx xxx xxx xxxxx 0 x 1111

# SUB (immediate 3 bits)
0001111000000000 1 0110 xxx xxx xxx xxxxx 1 x 1111

# -----------------------------
# MOV (immediate 8 bits)
0010000000000000 1 1001 xxx xxx xxx xxxxx 1 x 1100

# -----------------------------
# CMP (immediate 8 bits)
0010100000000000 1 1010 xxx xxx xxx xxxxx 1 x 1111