Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/scheduler.v" into library work
Parsing module <scheduler>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_collector.v" into library work
Parsing module <sample_collector>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" into library work
Parsing module <sample_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ebi.v" into library work
Parsing module <ebi>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 207: Port dac_fifo_dout is not connected to this instance

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=53,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 119: Assignment to xbar_predivided ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 120: Assignment to ad_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 121: Assignment to da_clk ignored, since the identifier is never used

Elaborating module <ebi>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 172: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 219: Assignment to wr_transaction_done ignored, since the identifier is never used

Elaborating module <command_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" Line 39: Empty module <command_fifo> remains a black box.

Elaborating module <scheduler>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 300: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <sample_collector>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 215: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 219: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 233: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <sample_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" Line 39: Empty module <sample_fifo> remains a black box.
WARNING:HDLCompiler:189 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 330: Size mismatch in connection of port <addr>. Formal port size is 16-bit while actual signal size is 19-bit.
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 207: Input port dac_fifo_dout[15] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 304: Input port data_rd is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
WARNING:Xst:2898 - Port 'dac_fifo_dout', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_empty', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[0].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[1].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[2].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[3].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[4].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[5].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[6].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[7].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[8].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[9].pc', is tied to GND.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 115: Output port <CLK_OUT_5> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 115: Output port <CLK_OUT_10> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 115: Output port <CLK_OUT_30> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 190: Output port <wr_ack> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 207: Output port <dac_fifo_rd_en> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 207: Output port <cmd_bus_rd> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[0].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[1].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[2].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[3].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[4].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[5].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[6].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[7].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[8].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 304: Output port <data_out> of the instance <pinControl[9].pc> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 110.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 68
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <ebi>.
    Related source file is "/home/lykkebo/mecobo/fpga/ebi.v".
    Found 16-bit register for signal <status_register>.
    Found 16-bit register for signal <status_register_old>.
    Found 16-bit register for signal <fifo_captured_data>.
    Found 96-bit register for signal <n0104[95:0]>.
    Found 1-bit register for signal <irq>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 32-bit register for signal <clock_reg>.
    Found 1-bit register for signal <time_running>.
    Found 5-bit register for signal <state>.
    Found 20-bit subtractor for signal <GND_22_o_GND_22_o_sub_29_OUT> created at line 148.
    Found 32-bit adder for signal <clock_reg[31]_GND_22_o_add_66_OUT> created at line 235.
    Found 32-bit comparator lessequal for signal <n0034> created at line 148
    Found 16-bit comparator not equal for signal <n0050> created at line 163
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <ebi> synthesized.

Synthesizing Unit <scheduler>.
    Related source file is "/home/lykkebo/mecobo/fpga/scheduler.v".
WARNING:Xst:647 - Input <dac_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cmd_bus_addr<18:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dac_fifo_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state>.
    Found 80-bit register for signal <command>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0100                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit comparator lessequal for signal <n0009> created at line 92
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <scheduler> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 0
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_267>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_9_o_dff_15_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_26_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_26_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_75_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 1
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_307>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_10_o_dff_15_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_60_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_60_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_141_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 2
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_347>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_11_o_dff_15_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_94_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_94_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_174_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 3
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_387>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_12_o_dff_15_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_128_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_128_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_207_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 4
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_427>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_13_o_dff_15_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_162_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_162_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_240_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 5
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_467>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_14_o_dff_15_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_196_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_196_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_273_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 6
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_507>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_15_o_dff_15_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_230_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_230_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_306_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 7
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_547>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_16_o_dff_15_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_264_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_264_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_339_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_587>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_17_o_dff_15_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_298_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_298_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_372_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 9
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_627>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_18_o_dff_15_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_332_o_sub_92_OUT> created at line 296.
    Found 16-bit adder for signal <sample_cnt[15]_GND_332_o_add_94_OUT> created at line 300.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_99_OUT> created at line 318.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 95
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 95
    Found 1-bit tristate buffer for signal <pin> created at line 125
    Found 32-bit comparator greater for signal <n0102> created at line 212
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_405_o> created at line 252
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <sample_collector>.
    Related source file is "/home/lykkebo/mecobo/fpga/sample_collector.v".
        POSITION = 242
        MAX_COLLECTION_UNITS = 16
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
WARNING:Xst:647 - Input <cmd_data_in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <wr_ack> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <overflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <valid> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <underflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
    Found 128-bit register for signal <n0105[127:0]>.
    Found 512-bit register for signal <n0110[511:0]>.
    Found 16-bit register for signal <command>.
    Found 4-bit register for signal <num_units>.
    Found 4-bit register for signal <current_id_idx>.
    Found 5-bit register for signal <state>.
    Found 5-bit subtractor for signal <GND_366_o_GND_366_o_sub_78_OUT> created at line 230.
    Found 4-bit adder for signal <num_units[3]_GND_366_o_add_48_OUT> created at line 215.
    Found 4-bit adder for signal <current_id_idx[3]_GND_366_o_add_79_OUT> created at line 233.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_last_fetched[15][31]_wide_mux_7_OUT> created at line 153.
    Found 8-bit 16-to-1 multiplexer for signal <channel_select> created at line 180.
    Found 32-bit comparator not equal for signal <n0010> created at line 153
    Found 32-bit comparator equal for signal <GND_366_o_GND_366_o_equal_79_o> created at line 230
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 669 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <sample_collector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 16-bit adder                                          : 10
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 11
 32-bit subtractor                                     : 10
 4-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Registers                                            : 179
 1-bit register                                        : 84
 128-bit register                                      : 1
 16-bit register                                       : 15
 27-bit register                                       : 1
 32-bit register                                       : 71
 4-bit register                                        : 2
 5-bit register                                        : 2
 512-bit register                                      : 1
 80-bit register                                       : 1
 96-bit register                                       : 1
# Comparators                                          : 25
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 20
 32-bit comparator lessequal                           : 2
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 110
 1-bit 2-to-1 multiplexer                              : 54
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 8
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 26
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 346
 1-bit tristate buffer                                 : 346
# FSMs                                                 : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_register_0> in Unit <ebi_if> is equivalent to the following 7 FFs/Latches, which will be removed : <status_register_1> <status_register_2> <status_register_3> <status_register_4> <status_register_5> <status_register_6> <status_register_7> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[0].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[0].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[1].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[1].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[2].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[2].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[3].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[3].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[4].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[4].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[5].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[5].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[6].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[6].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[7].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[7].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[8].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[8].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[9].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[9].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_7> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_6> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_5> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_4> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_3> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_2> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_1> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ebi>.
The following registers are absorbed into counter <clock_reg>: 1 register on signal <clock_reg>.
Unit <ebi> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <sample_collector>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <sample_collector> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_5_0> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_1> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_2> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_3> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_4> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_5> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_6> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_7> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_8> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_9> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_10> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_11> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_12> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_13> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_14> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_15> of sequential type is unconnected in block <ebi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Counters                                             : 24
 16-bit up counter                                     : 10
 27-bit up counter                                     : 1
 32-bit down counter                                   : 10
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 10
 32-bit up accumulator                                 : 10
# Registers                                            : 2574
 Flip-Flops                                            : 2574
# Comparators                                          : 25
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 20
 32-bit comparator lessequal                           : 2
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 820
 1-bit 16-to-1 multiplexer                             : 40
 1-bit 2-to-1 multiplexer                              : 774
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sched/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0100  | 0100
 0000  | 0000
 0001  | 0001
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[0].pc/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[1].pc/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[2].pc/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[3].pc/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[4].pc/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[5].pc/FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[6].pc/FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[7].pc/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[8].pc/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[9].pc/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2040 - Unit mecobo: 32 multi-source signals are replaced by logic (pull-up yes): sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.

Optimizing unit <mecobo> ...

Optimizing unit <ebi> ...

Optimizing unit <scheduler> ...

Optimizing unit <sample_collector> ...
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_238> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_236> <sample_collector0/last_fetched_15_234> <sample_collector0/last_fetched_15_229> <sample_collector0/last_fetched_15_228> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_239> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_237> <sample_collector0/last_fetched_15_235> <sample_collector0/last_fetched_15_233> <sample_collector0/last_fetched_15_232> <sample_collector0/last_fetched_15_231> <sample_collector0/last_fetched_15_230> <sample_collector0/last_fetched_15_227> <sample_collector0/last_fetched_15_226> <sample_collector0/last_fetched_15_225> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_302> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_300> <sample_collector0/last_fetched_15_298> <sample_collector0/last_fetched_15_293> <sample_collector0/last_fetched_15_292> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_303> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_301> <sample_collector0/last_fetched_15_299> <sample_collector0/last_fetched_15_297> <sample_collector0/last_fetched_15_296> <sample_collector0/last_fetched_15_295> <sample_collector0/last_fetched_15_294> <sample_collector0/last_fetched_15_291> <sample_collector0/last_fetched_15_290> <sample_collector0/last_fetched_15_289> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_270> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_268> <sample_collector0/last_fetched_15_266> <sample_collector0/last_fetched_15_261> <sample_collector0/last_fetched_15_260> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_271> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_269> <sample_collector0/last_fetched_15_267> <sample_collector0/last_fetched_15_265> <sample_collector0/last_fetched_15_264> <sample_collector0/last_fetched_15_263> <sample_collector0/last_fetched_15_262> <sample_collector0/last_fetched_15_259> <sample_collector0/last_fetched_15_258> <sample_collector0/last_fetched_15_257> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_334> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_332> <sample_collector0/last_fetched_15_330> <sample_collector0/last_fetched_15_325> <sample_collector0/last_fetched_15_324> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_335> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_333> <sample_collector0/last_fetched_15_331> <sample_collector0/last_fetched_15_329> <sample_collector0/last_fetched_15_328> <sample_collector0/last_fetched_15_327> <sample_collector0/last_fetched_15_326> <sample_collector0/last_fetched_15_323> <sample_collector0/last_fetched_15_322> <sample_collector0/last_fetched_15_321> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_366> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_364> <sample_collector0/last_fetched_15_362> <sample_collector0/last_fetched_15_357> <sample_collector0/last_fetched_15_356> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_367> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_365> <sample_collector0/last_fetched_15_363> <sample_collector0/last_fetched_15_361> <sample_collector0/last_fetched_15_360> <sample_collector0/last_fetched_15_359> <sample_collector0/last_fetched_15_358> <sample_collector0/last_fetched_15_355> <sample_collector0/last_fetched_15_354> <sample_collector0/last_fetched_15_353> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_430> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_428> <sample_collector0/last_fetched_15_426> <sample_collector0/last_fetched_15_421> <sample_collector0/last_fetched_15_420> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_431> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_429> <sample_collector0/last_fetched_15_427> <sample_collector0/last_fetched_15_425> <sample_collector0/last_fetched_15_424> <sample_collector0/last_fetched_15_423> <sample_collector0/last_fetched_15_422> <sample_collector0/last_fetched_15_419> <sample_collector0/last_fetched_15_418> <sample_collector0/last_fetched_15_417> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_398> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_396> <sample_collector0/last_fetched_15_394> <sample_collector0/last_fetched_15_389> <sample_collector0/last_fetched_15_388> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_399> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_397> <sample_collector0/last_fetched_15_395> <sample_collector0/last_fetched_15_393> <sample_collector0/last_fetched_15_392> <sample_collector0/last_fetched_15_391> <sample_collector0/last_fetched_15_390> <sample_collector0/last_fetched_15_387> <sample_collector0/last_fetched_15_386> <sample_collector0/last_fetched_15_385> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_462> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_460> <sample_collector0/last_fetched_15_458> <sample_collector0/last_fetched_15_453> <sample_collector0/last_fetched_15_452> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_463> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_461> <sample_collector0/last_fetched_15_459> <sample_collector0/last_fetched_15_457> <sample_collector0/last_fetched_15_456> <sample_collector0/last_fetched_15_455> <sample_collector0/last_fetched_15_454> <sample_collector0/last_fetched_15_451> <sample_collector0/last_fetched_15_450> <sample_collector0/last_fetched_15_449> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_494> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_492> <sample_collector0/last_fetched_15_490> <sample_collector0/last_fetched_15_485> <sample_collector0/last_fetched_15_484> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_495> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_493> <sample_collector0/last_fetched_15_491> <sample_collector0/last_fetched_15_489> <sample_collector0/last_fetched_15_488> <sample_collector0/last_fetched_15_487> <sample_collector0/last_fetched_15_486> <sample_collector0/last_fetched_15_483> <sample_collector0/last_fetched_15_482> <sample_collector0/last_fetched_15_481> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_14> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_12> <sample_collector0/last_fetched_15_10> <sample_collector0/last_fetched_15_5> <sample_collector0/last_fetched_15_4> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_15> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_13> <sample_collector0/last_fetched_15_11> <sample_collector0/last_fetched_15_9> <sample_collector0/last_fetched_15_8> <sample_collector0/last_fetched_15_7> <sample_collector0/last_fetched_15_6> <sample_collector0/last_fetched_15_3> <sample_collector0/last_fetched_15_2> <sample_collector0/last_fetched_15_1> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_46> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_44> <sample_collector0/last_fetched_15_42> <sample_collector0/last_fetched_15_37> <sample_collector0/last_fetched_15_36> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_47> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_45> <sample_collector0/last_fetched_15_43> <sample_collector0/last_fetched_15_41> <sample_collector0/last_fetched_15_40> <sample_collector0/last_fetched_15_39> <sample_collector0/last_fetched_15_38> <sample_collector0/last_fetched_15_35> <sample_collector0/last_fetched_15_34> <sample_collector0/last_fetched_15_33> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_78> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_76> <sample_collector0/last_fetched_15_74> <sample_collector0/last_fetched_15_69> <sample_collector0/last_fetched_15_68> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_79> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_77> <sample_collector0/last_fetched_15_75> <sample_collector0/last_fetched_15_73> <sample_collector0/last_fetched_15_72> <sample_collector0/last_fetched_15_71> <sample_collector0/last_fetched_15_70> <sample_collector0/last_fetched_15_67> <sample_collector0/last_fetched_15_66> <sample_collector0/last_fetched_15_65> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_110> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_108> <sample_collector0/last_fetched_15_106> <sample_collector0/last_fetched_15_101> <sample_collector0/last_fetched_15_100> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_111> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_109> <sample_collector0/last_fetched_15_107> <sample_collector0/last_fetched_15_105> <sample_collector0/last_fetched_15_104> <sample_collector0/last_fetched_15_103> <sample_collector0/last_fetched_15_102> <sample_collector0/last_fetched_15_99> <sample_collector0/last_fetched_15_98> <sample_collector0/last_fetched_15_97> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_142> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_140> <sample_collector0/last_fetched_15_138> <sample_collector0/last_fetched_15_133> <sample_collector0/last_fetched_15_132> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_143> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_141> <sample_collector0/last_fetched_15_139> <sample_collector0/last_fetched_15_137> <sample_collector0/last_fetched_15_136> <sample_collector0/last_fetched_15_135> <sample_collector0/last_fetched_15_134> <sample_collector0/last_fetched_15_131> <sample_collector0/last_fetched_15_130> <sample_collector0/last_fetched_15_129> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_206> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_204> <sample_collector0/last_fetched_15_202> <sample_collector0/last_fetched_15_197> <sample_collector0/last_fetched_15_196> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_207> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_205> <sample_collector0/last_fetched_15_203> <sample_collector0/last_fetched_15_201> <sample_collector0/last_fetched_15_200> <sample_collector0/last_fetched_15_199> <sample_collector0/last_fetched_15_198> <sample_collector0/last_fetched_15_195> <sample_collector0/last_fetched_15_194> <sample_collector0/last_fetched_15_193> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_174> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_172> <sample_collector0/last_fetched_15_170> <sample_collector0/last_fetched_15_165> <sample_collector0/last_fetched_15_164> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_175> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_173> <sample_collector0/last_fetched_15_171> <sample_collector0/last_fetched_15_169> <sample_collector0/last_fetched_15_168> <sample_collector0/last_fetched_15_167> <sample_collector0/last_fetched_15_166> <sample_collector0/last_fetched_15_163> <sample_collector0/last_fetched_15_162> <sample_collector0/last_fetched_15_161> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 19.
FlipFlop pinControl[2].pc/reset_clk_DFF_347 has been replicated 2 time(s)
FlipFlop pinControl[4].pc/reset_clk_DFF_427 has been replicated 2 time(s)
FlipFlop pinControl[5].pc/reset_clk_DFF_467 has been replicated 2 time(s)
FlipFlop pinControl[7].pc/reset_clk_DFF_547 has been replicated 2 time(s)
FlipFlop pinControl[8].pc/reset_clk_DFF_587 has been replicated 2 time(s)
FlipFlop pinControl[9].pc/reset_clk_DFF_627 has been replicated 2 time(s)
FlipFlop sample_collector0/current_id_idx_1 has been replicated 6 time(s)
FlipFlop sched/command_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3109
 Flip-Flops                                            : 3109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6246
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 209
#      LUT2                        : 710
#      LUT3                        : 361
#      LUT4                        : 1712
#      LUT5                        : 309
#      LUT6                        : 770
#      MUXCY                       : 1106
#      MUXF7                       : 90
#      MUXF8                       : 36
#      VCC                         : 1
#      XORCY                       : 879
# FlipFlops/Latches                : 3109
#      FD                          : 277
#      FDC                         : 2
#      FDE                         : 1146
#      FDP                         : 1
#      FDR                         : 687
#      FDRE                        : 856
#      FDS                         : 129
#      FDSE                        : 11
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 55
#      IBUF                        : 23
#      IBUFG                       : 1
#      IOBUF                       : 26
#      OBUF                        : 5
# Others                           : 3
#      command_fifo                : 1
#      PLL_ADV                     : 1
#      sample_fifo                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3109  out of  54576     5%  
 Number of Slice LUTs:                 4133  out of  27288    15%  
    Number used as Logic:              4133  out of  27288    15%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4380
   Number with an unused Flip Flop:    1271  out of   4380    29%  
   Number with an unused LUT:           247  out of   4380     5%  
   Number of fully used LUT-FF pairs:  2862  out of   4380    65%  
   Number of unique control sets:        53

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  55  out of    218    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 3109  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.097ns (Maximum Frequency: 140.913MHz)
   Minimum input arrival time before clock: 8.046ns
   Maximum output required time after clock: 7.337ns
   Maximum combinational path delay: 5.878ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 7.097ns (frequency: 140.913MHz)
  Total number of paths / destination ports: 807494 / 5748
-------------------------------------------------------------------------
Delay:               7.097ns (Levels of Logic = 9)
  Source:            pinControl[8].pc/reset_clk_DFF_587_2 (FF)
  Destination:       sample_collector0/last_fetched_15_511 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: pinControl[8].pc/reset_clk_DFF_587_2 to sample_collector0/last_fetched_15_511
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.210  pinControl[8].pc/reset_clk_DFF_587_2 (pinControl[8].pc/reset_clk_DFF_587_2)
     LUT6:I3->O            1   0.205   0.944  sample_data_bus<20>LogicTrst2 (sample_data_bus<20>LogicTrst1)
     LUT6:I0->O           17   0.203   1.256  sample_data_bus<20>LogicTrst4 (sample_data_bus<20>)
     LUT6:I3->O            1   0.205   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_lut<6> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<6> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<7> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<8> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<9> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<9>)
     MUXCY:CI->O         305   0.019   2.072  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<10> (sample_collector0/current_id_idx[3]_sample_data[31]_not_equal_8_o)
     LUT6:I5->O            1   0.205   0.000  sample_collector0/last_fetched_15_511_rstpot (sample_collector0/last_fetched_15_511_rstpot)
     FDR:D                     0.102          sample_collector0/last_fetched_15_511
    ----------------------------------------
    Total                      7.097ns (1.615ns logic, 5.482ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 22355 / 3002
-------------------------------------------------------------------------
Offset:              8.046ns (Levels of Logic = 7)
  Source:            ebi_addr<0> (PAD)
  Destination:       ebi_if/ebi_captured_data_5_95 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: ebi_addr<0> to ebi_if/ebi_captured_data_5_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.028  ebi_addr_0_IBUF (ebi_addr_0_IBUF)
     LUT1:I0->O            1   0.205   0.000  ebi_if/Msub_GND_22_o_GND_22_o_sub_29_OUT_cy<0>_rt (ebi_if/Msub_GND_22_o_GND_22_o_sub_29_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  ebi_if/Msub_GND_22_o_GND_22_o_sub_29_OUT_cy<0> (ebi_if/Msub_GND_22_o_GND_22_o_sub_29_OUT_cy<0>)
     XORCY:CI->O          81   0.180   1.856  ebi_if/Msub_GND_22_o_GND_22_o_sub_29_OUT_xor<1> (ebi_if/GND_22_o_GND_22_o_sub_29_OUT<1>)
     LUT6:I4->O            1   0.203   0.580  ebi_if/GND_22_o_GND_22_o_LessThan_30_o32 (ebi_if/GND_22_o_GND_22_o_LessThan_30_o31)
     LUT6:I5->O           80   0.205   2.090  ebi_if/GND_22_o_GND_22_o_LessThan_30_o34 (ebi_if/GND_22_o_GND_22_o_LessThan_30_o)
     LUT6:I1->O            1   0.203   0.000  ebi_if/mux7911 (ebi_if/ebi_captured_data[0][15]_data_in[15]_mux_36_OUT<9>)
     FDRE:D                    0.102          ebi_if/ebi_captured_data_5_89
    ----------------------------------------
    Total                      8.046ns (2.492ns logic, 5.554ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1706 / 120
-------------------------------------------------------------------------
Offset:              7.337ns (Levels of Logic = 9)
  Source:            pinControl[8].pc/reset_clk_DFF_587_2 (FF)
  Destination:       sample_collector0/sample_fifo_0:wr_en (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: pinControl[8].pc/reset_clk_DFF_587_2 to sample_collector0/sample_fifo_0:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.210  pinControl[8].pc/reset_clk_DFF_587_2 (pinControl[8].pc/reset_clk_DFF_587_2)
     LUT6:I3->O            1   0.205   0.944  sample_data_bus<20>LogicTrst2 (sample_data_bus<20>LogicTrst1)
     LUT6:I0->O           17   0.203   1.256  sample_data_bus<20>LogicTrst4 (sample_data_bus<20>)
     LUT6:I3->O            1   0.205   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_lut<6> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<6> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<7> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<8> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<9> (sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<9>)
     MUXCY:CI->O         305   0.019   2.416  sample_collector0/Mcompar_current_id_idx[3]_sample_data[31]_not_equal_8_o_cy<10> (sample_collector0/current_id_idx[3]_sample_data[31]_not_equal_8_o)
     LUT6:I1->O            0   0.203   0.000  sample_collector0/Mmux_fifo_write_enable11 (sample_collector0/fifo_write_enable)
    sample_fifo:wr_en          0.000          sample_collector0/sample_fifo_0
    ----------------------------------------
    Total                      7.337ns (1.511ns logic, 5.826ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Delay:               5.878ns (Levels of Logic = 3)
  Source:            ebi_cs (PAD)
  Destination:       ebi_data<15> (PAD)

  Data Path: ebi_cs to ebi_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  ebi_cs_IBUF (ebi_cs_IBUF)
     LUT2:I0->O           16   0.203   1.004  chip_select_read_enable_AND_1_o_inv1 (chip_select_read_enable_AND_1_o_inv)
     IOBUF:T->IO               2.571          ebi_data_15_IOBUF (ebi_data<15>)
    ----------------------------------------
    Total                      5.878ns (3.996ns logic, 1.882ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    7.097|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.60 secs
 
--> 


Total memory usage is 413872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  285 (   0 filtered)
Number of infos    :   74 (   0 filtered)

