# TCL File Generated by Component Editor 13.1
# Wed Sep 26 12:36:12 BRT 2018
# DO NOT MODIFY


# 
# lcd2 "lcd2" v1.0
#  2018.09.26.12:36:12
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module lcd2
# 
set_module_property DESCRIPTION ""
set_module_property NAME lcd2
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME lcd2
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FPGA_2_LCD
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file lcd2.v VERILOG PATH ../verilog/lcd2.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter t_40ns STD_LOGIC_VECTOR 1
set_parameter_property t_40ns DEFAULT_VALUE 1
set_parameter_property t_40ns DISPLAY_NAME t_40ns
set_parameter_property t_40ns TYPE STD_LOGIC_VECTOR
set_parameter_property t_40ns UNITS None
set_parameter_property t_40ns ALLOWED_RANGES 0:4194303
set_parameter_property t_40ns HDL_PARAMETER true
add_parameter t_250ns STD_LOGIC_VECTOR 6
set_parameter_property t_250ns DEFAULT_VALUE 6
set_parameter_property t_250ns DISPLAY_NAME t_250ns
set_parameter_property t_250ns TYPE STD_LOGIC_VECTOR
set_parameter_property t_250ns UNITS None
set_parameter_property t_250ns ALLOWED_RANGES 0:4194303
set_parameter_property t_250ns HDL_PARAMETER true
add_parameter t_42us STD_LOGIC_VECTOR 1008
set_parameter_property t_42us DEFAULT_VALUE 1008
set_parameter_property t_42us DISPLAY_NAME t_42us
set_parameter_property t_42us TYPE STD_LOGIC_VECTOR
set_parameter_property t_42us UNITS None
set_parameter_property t_42us ALLOWED_RANGES 0:4194303
set_parameter_property t_42us HDL_PARAMETER true
add_parameter t_100us STD_LOGIC_VECTOR 2400
set_parameter_property t_100us DEFAULT_VALUE 2400
set_parameter_property t_100us DISPLAY_NAME t_100us
set_parameter_property t_100us TYPE STD_LOGIC_VECTOR
set_parameter_property t_100us UNITS None
set_parameter_property t_100us ALLOWED_RANGES 0:4194303
set_parameter_property t_100us HDL_PARAMETER true
add_parameter t_1640us STD_LOGIC_VECTOR 39360
set_parameter_property t_1640us DEFAULT_VALUE 39360
set_parameter_property t_1640us DISPLAY_NAME t_1640us
set_parameter_property t_1640us TYPE STD_LOGIC_VECTOR
set_parameter_property t_1640us UNITS None
set_parameter_property t_1640us ALLOWED_RANGES 0:4194303
set_parameter_property t_1640us HDL_PARAMETER true
add_parameter t_4100us STD_LOGIC_VECTOR 98400
set_parameter_property t_4100us DEFAULT_VALUE 98400
set_parameter_property t_4100us DISPLAY_NAME t_4100us
set_parameter_property t_4100us TYPE STD_LOGIC_VECTOR
set_parameter_property t_4100us UNITS None
set_parameter_property t_4100us ALLOWED_RANGES 0:4194303
set_parameter_property t_4100us HDL_PARAMETER true
add_parameter t_15000us STD_LOGIC_VECTOR 360000
set_parameter_property t_15000us DEFAULT_VALUE 360000
set_parameter_property t_15000us DISPLAY_NAME t_15000us
set_parameter_property t_15000us TYPE STD_LOGIC_VECTOR
set_parameter_property t_15000us UNITS None
set_parameter_property t_15000us ALLOWED_RANGES 0:4194303
set_parameter_property t_15000us HDL_PARAMETER true
add_parameter SETUP STD_LOGIC_VECTOR 56
set_parameter_property SETUP DEFAULT_VALUE 56
set_parameter_property SETUP DISPLAY_NAME SETUP
set_parameter_property SETUP TYPE STD_LOGIC_VECTOR
set_parameter_property SETUP UNITS None
set_parameter_property SETUP ALLOWED_RANGES 0:511
set_parameter_property SETUP HDL_PARAMETER true
add_parameter DISP_ON STD_LOGIC_VECTOR 12
set_parameter_property DISP_ON DEFAULT_VALUE 12
set_parameter_property DISP_ON DISPLAY_NAME DISP_ON
set_parameter_property DISP_ON TYPE STD_LOGIC_VECTOR
set_parameter_property DISP_ON UNITS None
set_parameter_property DISP_ON ALLOWED_RANGES 0:511
set_parameter_property DISP_ON HDL_PARAMETER true
add_parameter ALL_ON STD_LOGIC_VECTOR 15
set_parameter_property ALL_ON DEFAULT_VALUE 15
set_parameter_property ALL_ON DISPLAY_NAME ALL_ON
set_parameter_property ALL_ON TYPE STD_LOGIC_VECTOR
set_parameter_property ALL_ON UNITS None
set_parameter_property ALL_ON ALLOWED_RANGES 0:511
set_parameter_property ALL_ON HDL_PARAMETER true
add_parameter ALL_OFF STD_LOGIC_VECTOR 8
set_parameter_property ALL_OFF DEFAULT_VALUE 8
set_parameter_property ALL_OFF DISPLAY_NAME ALL_OFF
set_parameter_property ALL_OFF TYPE STD_LOGIC_VECTOR
set_parameter_property ALL_OFF UNITS None
set_parameter_property ALL_OFF ALLOWED_RANGES 0:511
set_parameter_property ALL_OFF HDL_PARAMETER true
add_parameter CLEAR STD_LOGIC_VECTOR 1
set_parameter_property CLEAR DEFAULT_VALUE 1
set_parameter_property CLEAR DISPLAY_NAME CLEAR
set_parameter_property CLEAR TYPE STD_LOGIC_VECTOR
set_parameter_property CLEAR UNITS None
set_parameter_property CLEAR ALLOWED_RANGES 0:511
set_parameter_property CLEAR HDL_PARAMETER true
add_parameter ENTRY_N STD_LOGIC_VECTOR 6
set_parameter_property ENTRY_N DEFAULT_VALUE 6
set_parameter_property ENTRY_N DISPLAY_NAME ENTRY_N
set_parameter_property ENTRY_N TYPE STD_LOGIC_VECTOR
set_parameter_property ENTRY_N UNITS None
set_parameter_property ENTRY_N ALLOWED_RANGES 0:511
set_parameter_property ENTRY_N HDL_PARAMETER true
add_parameter HOME STD_LOGIC_VECTOR 2
set_parameter_property HOME DEFAULT_VALUE 2
set_parameter_property HOME DISPLAY_NAME HOME
set_parameter_property HOME TYPE STD_LOGIC_VECTOR
set_parameter_property HOME UNITS None
set_parameter_property HOME ALLOWED_RANGES 0:511
set_parameter_property HOME HDL_PARAMETER true
add_parameter C_SHIFT_L STD_LOGIC_VECTOR 16
set_parameter_property C_SHIFT_L DEFAULT_VALUE 16
set_parameter_property C_SHIFT_L DISPLAY_NAME C_SHIFT_L
set_parameter_property C_SHIFT_L TYPE STD_LOGIC_VECTOR
set_parameter_property C_SHIFT_L UNITS None
set_parameter_property C_SHIFT_L ALLOWED_RANGES 0:511
set_parameter_property C_SHIFT_L HDL_PARAMETER true
add_parameter C_SHIFT_R STD_LOGIC_VECTOR 20
set_parameter_property C_SHIFT_R DEFAULT_VALUE 20
set_parameter_property C_SHIFT_R DISPLAY_NAME C_SHIFT_R
set_parameter_property C_SHIFT_R TYPE STD_LOGIC_VECTOR
set_parameter_property C_SHIFT_R UNITS None
set_parameter_property C_SHIFT_R ALLOWED_RANGES 0:511
set_parameter_property C_SHIFT_R HDL_PARAMETER true
add_parameter D_SHIFT_L STD_LOGIC_VECTOR 24
set_parameter_property D_SHIFT_L DEFAULT_VALUE 24
set_parameter_property D_SHIFT_L DISPLAY_NAME D_SHIFT_L
set_parameter_property D_SHIFT_L TYPE STD_LOGIC_VECTOR
set_parameter_property D_SHIFT_L UNITS None
set_parameter_property D_SHIFT_L ALLOWED_RANGES 0:511
set_parameter_property D_SHIFT_L HDL_PARAMETER true
add_parameter D_SHIFT_R STD_LOGIC_VECTOR 28
set_parameter_property D_SHIFT_R DEFAULT_VALUE 28
set_parameter_property D_SHIFT_R DISPLAY_NAME D_SHIFT_R
set_parameter_property D_SHIFT_R TYPE STD_LOGIC_VECTOR
set_parameter_property D_SHIFT_R UNITS None
set_parameter_property D_SHIFT_R ALLOWED_RANGES 0:511
set_parameter_property D_SHIFT_R HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 LCD_RS writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 LCD_RW writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 LCD_E writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 LCD_DB readdata Output 8
add_interface_port avalon_slave_0 RDY writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 DATA writebyteenable_n Input 8
add_interface_port avalon_slave_0 OPER writebyteenable_n Input 2
add_interface_port avalon_slave_0 ENB writeresponserequest_n Input 1
add_interface_port avalon_slave_0 RST writeresponserequest_n Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0

