{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:20:38 2011 " "Info: Processing started: Mon Oct 31 18:20:38 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c lab_6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c lab_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_6-Operation " "Info: Found design unit 1: lab_6-Operation" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab_6 " "Info: Found entity 1: lab_6" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-Structure " "Info: Found design unit 1: logic-Structure" {  } { { "logic.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/logic.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Structure " "Info: Found design unit 1: adder-Structure" {  } { { "adder.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-Structure " "Info: Found design unit 1: addsub-Structure" {  } { { "addsub.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/addsub.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Info: Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/addsub.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMalu-Behavior " "Info: Found design unit 1: FSMalu-Behavior" {  } { { "fsm.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/fsm.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSMalu " "Info: Found entity 1: FSMalu" {  } { { "fsm.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/fsm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Info: Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/fulladd.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/fulladd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-Behavior " "Info: Found design unit 1: sevensegment-Behavior" {  } { { "seven_segment.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/seven_segment.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Info: Found entity 1: sevensegment" {  } { { "seven_segment.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/seven_segment.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_6 " "Info: Elaborating entity \"lab_6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds2 lab_6.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at lab_6.vhd(11): used implicit default value for signal \"leds2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bcd lab_6.vhd(10) " "Warning (10034): Output port \"bcd\" at lab_6.vhd(10) has no driver" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "bcd\[0\] GND " "Warning (13410): Pin \"bcd\[0\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bcd\[1\] GND " "Warning (13410): Pin \"bcd\[1\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bcd\[2\] GND " "Warning (13410): Pin \"bcd\[2\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bcd\[3\] GND " "Warning (13410): Pin \"bcd\[3\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds1\[7\] GND " "Warning (13410): Pin \"leds1\[7\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds1\[3\] VCC " "Warning (13410): Pin \"leds1\[3\]\" is stuck at VCC" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds1\[2\] VCC " "Warning (13410): Pin \"leds1\[2\]\" is stuck at VCC" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[7\] GND " "Warning (13410): Pin \"leds2\[7\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[6\] GND " "Warning (13410): Pin \"leds2\[6\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[5\] GND " "Warning (13410): Pin \"leds2\[5\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[4\] GND " "Warning (13410): Pin \"leds2\[4\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[3\] GND " "Warning (13410): Pin \"leds2\[3\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[2\] GND " "Warning (13410): Pin \"leds2\[2\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds2\[1\] GND " "Warning (13410): Pin \"leds2\[1\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "trueFalse\[1\] GND " "Warning (13410): Pin \"trueFalse\[1\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "trueFalse\[2\] GND " "Warning (13410): Pin \"trueFalse\[2\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "trueFalse\[3\] GND " "Warning (13410): Pin \"trueFalse\[3\]\" is stuck at GND" {  } { { "lab_6.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 6/lab_6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:20:43 2011 " "Info: Processing ended: Mon Oct 31 18:20:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
