<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>bp_rd</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>data_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_BUSIF">DATA_OUT</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DATA_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="RB_WR" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="RB_WR_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>in_fifo_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>in_fifo_data_valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>in_fifo_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>chip_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>chip_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ila_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ila_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BP</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BlackPearl" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BlackPearl_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EoF_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>EoF_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NRST_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>NRST_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NRST_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>NRST_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_CS_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_CS_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_CS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_CS_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_MOSI_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_MOSI_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_MOSI_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_MOSI_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_MISO_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_MISO_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI_MISO_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI_MISO_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADC_OUT_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ADC_OUT_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADC_OUT_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ADC_OUT_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EoF_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>EoF_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK_P</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_P.ASSOCIATED_BUSIF">BP</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>bp_rd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>352b15e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>bp_rd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>352b15e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>bp_rd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1af4e79c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>bp_rd_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7553e808</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ila_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>chip_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_nrst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_delay</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>NRST_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>NRST_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_CS_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_CS_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MOSI_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MOSI_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MISO_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MISO_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_OUT_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_OUT_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EoF_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EoF_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/ip/ila_bp/ila_bp.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/new/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/new/bp_rd.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_29522e61</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/ip/ila_bp/ila_bp.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/new/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/new/bp_rd.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sources_1/ip/ila_bp/ila_bp.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BP_RD.srcs/sim_1/new/bp_rd_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/bp_rd_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>bp_rd_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bp_rd_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>bp_rd_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-09-09T12:36:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eec003d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ae4672_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37167e1d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dde0f97_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a26cd5_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123a036f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa34e6c_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21df9891_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a31675c_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dc1d0e_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267beeb4_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766b11f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5412e241_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13313e3d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619020a4_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f41582_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b2419a_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e74cdad_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e8d3cf_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8e94ed_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52de99b_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc6221f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269702fc_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34409820_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338a890d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f5e317_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473911cc_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9562e3_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e95b6da_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df9ce1c_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391e2ce8_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cca406_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb7ef9f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f43a185_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ff9484_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a342e7_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cced44_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67830e43_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fea60b9_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b863330_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc9f78b_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ea24cb_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f76497b_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a884d86_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6524f649_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4d387f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7364afaf_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f49a5be_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b550025_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4abb44_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f250af_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702e7b7e_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e3675e_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac0c6a5_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ef15ea_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16487bca_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166729be_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42873854_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6263bd_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e3da2d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3d50ba_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b372efb_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3def2007_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a864bd_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111f059d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744d4edb_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257ae001_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330dfbcd_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e532e01_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89543a1_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43dbb050_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33549059_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a46fea1_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7639b2_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368f2852_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9a6b92_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262f5b0d_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8632e90_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b8aed4_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100b49ab_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d79296_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2c29b6_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740563e7_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a5a1ad_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e8cc49_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f735e9_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8486f0_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0945ac_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c01cb74_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25de0ab2_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1646c5ad_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cee7160_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363fc99f_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2848a436_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24595f43_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@823967c_ARCHIVE_LOCATION">f:/bp_proj/bp_rd</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="674009d7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6aa3cad4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0db4dc6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="041b36c0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
