<profile>

<section name = "Vivado HLS Report for 'fire2_copy'" level="0">
<item name = "Date">Sat Apr 29 16:14:25 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">fire_module</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 2.14, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3027, 3027, 3027, 3027, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Copy_Row_Copy_Col">3025, 3025, 2, 1, 1, 3025, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 19</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 13</column>
<column name="Register">-, -, 19, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_885_p2">+, 0, 0, 12, 12, 1</column>
<column name="exitcond_flatten_fu_879_p2">icmp, 0, 0, 5, 12, 12</column>
<column name="ap_sig_bdd_379">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_392">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="indvar_flatten_reg_868">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_891">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_868">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fire2_copy, return value</column>
<column name="mat_i_0_V_dout">in, 16, ap_fifo, mat_i_0_V, pointer</column>
<column name="mat_i_0_V_empty_n">in, 1, ap_fifo, mat_i_0_V, pointer</column>
<column name="mat_i_0_V_read">out, 1, ap_fifo, mat_i_0_V, pointer</column>
<column name="mat_i_1_V_dout">in, 16, ap_fifo, mat_i_1_V, pointer</column>
<column name="mat_i_1_V_empty_n">in, 1, ap_fifo, mat_i_1_V, pointer</column>
<column name="mat_i_1_V_read">out, 1, ap_fifo, mat_i_1_V, pointer</column>
<column name="mat_i_2_V_dout">in, 16, ap_fifo, mat_i_2_V, pointer</column>
<column name="mat_i_2_V_empty_n">in, 1, ap_fifo, mat_i_2_V, pointer</column>
<column name="mat_i_2_V_read">out, 1, ap_fifo, mat_i_2_V, pointer</column>
<column name="mat_i_3_V_dout">in, 16, ap_fifo, mat_i_3_V, pointer</column>
<column name="mat_i_3_V_empty_n">in, 1, ap_fifo, mat_i_3_V, pointer</column>
<column name="mat_i_3_V_read">out, 1, ap_fifo, mat_i_3_V, pointer</column>
<column name="mat_i_4_V_dout">in, 16, ap_fifo, mat_i_4_V, pointer</column>
<column name="mat_i_4_V_empty_n">in, 1, ap_fifo, mat_i_4_V, pointer</column>
<column name="mat_i_4_V_read">out, 1, ap_fifo, mat_i_4_V, pointer</column>
<column name="mat_i_5_V_dout">in, 16, ap_fifo, mat_i_5_V, pointer</column>
<column name="mat_i_5_V_empty_n">in, 1, ap_fifo, mat_i_5_V, pointer</column>
<column name="mat_i_5_V_read">out, 1, ap_fifo, mat_i_5_V, pointer</column>
<column name="mat_i_6_V_dout">in, 16, ap_fifo, mat_i_6_V, pointer</column>
<column name="mat_i_6_V_empty_n">in, 1, ap_fifo, mat_i_6_V, pointer</column>
<column name="mat_i_6_V_read">out, 1, ap_fifo, mat_i_6_V, pointer</column>
<column name="mat_i_7_V_dout">in, 16, ap_fifo, mat_i_7_V, pointer</column>
<column name="mat_i_7_V_empty_n">in, 1, ap_fifo, mat_i_7_V, pointer</column>
<column name="mat_i_7_V_read">out, 1, ap_fifo, mat_i_7_V, pointer</column>
<column name="mat_i_8_V_dout">in, 16, ap_fifo, mat_i_8_V, pointer</column>
<column name="mat_i_8_V_empty_n">in, 1, ap_fifo, mat_i_8_V, pointer</column>
<column name="mat_i_8_V_read">out, 1, ap_fifo, mat_i_8_V, pointer</column>
<column name="mat_i_9_V_dout">in, 16, ap_fifo, mat_i_9_V, pointer</column>
<column name="mat_i_9_V_empty_n">in, 1, ap_fifo, mat_i_9_V, pointer</column>
<column name="mat_i_9_V_read">out, 1, ap_fifo, mat_i_9_V, pointer</column>
<column name="mat_i_10_V_dout">in, 16, ap_fifo, mat_i_10_V, pointer</column>
<column name="mat_i_10_V_empty_n">in, 1, ap_fifo, mat_i_10_V, pointer</column>
<column name="mat_i_10_V_read">out, 1, ap_fifo, mat_i_10_V, pointer</column>
<column name="mat_i_11_V_dout">in, 16, ap_fifo, mat_i_11_V, pointer</column>
<column name="mat_i_11_V_empty_n">in, 1, ap_fifo, mat_i_11_V, pointer</column>
<column name="mat_i_11_V_read">out, 1, ap_fifo, mat_i_11_V, pointer</column>
<column name="mat_i_12_V_dout">in, 16, ap_fifo, mat_i_12_V, pointer</column>
<column name="mat_i_12_V_empty_n">in, 1, ap_fifo, mat_i_12_V, pointer</column>
<column name="mat_i_12_V_read">out, 1, ap_fifo, mat_i_12_V, pointer</column>
<column name="mat_i_13_V_dout">in, 16, ap_fifo, mat_i_13_V, pointer</column>
<column name="mat_i_13_V_empty_n">in, 1, ap_fifo, mat_i_13_V, pointer</column>
<column name="mat_i_13_V_read">out, 1, ap_fifo, mat_i_13_V, pointer</column>
<column name="mat_i_14_V_dout">in, 16, ap_fifo, mat_i_14_V, pointer</column>
<column name="mat_i_14_V_empty_n">in, 1, ap_fifo, mat_i_14_V, pointer</column>
<column name="mat_i_14_V_read">out, 1, ap_fifo, mat_i_14_V, pointer</column>
<column name="mat_i_15_V_dout">in, 16, ap_fifo, mat_i_15_V, pointer</column>
<column name="mat_i_15_V_empty_n">in, 1, ap_fifo, mat_i_15_V, pointer</column>
<column name="mat_i_15_V_read">out, 1, ap_fifo, mat_i_15_V, pointer</column>
<column name="mat1_o_0_V_din">out, 16, ap_fifo, mat1_o_0_V, pointer</column>
<column name="mat1_o_0_V_full_n">in, 1, ap_fifo, mat1_o_0_V, pointer</column>
<column name="mat1_o_0_V_write">out, 1, ap_fifo, mat1_o_0_V, pointer</column>
<column name="mat1_o_1_V_din">out, 16, ap_fifo, mat1_o_1_V, pointer</column>
<column name="mat1_o_1_V_full_n">in, 1, ap_fifo, mat1_o_1_V, pointer</column>
<column name="mat1_o_1_V_write">out, 1, ap_fifo, mat1_o_1_V, pointer</column>
<column name="mat1_o_2_V_din">out, 16, ap_fifo, mat1_o_2_V, pointer</column>
<column name="mat1_o_2_V_full_n">in, 1, ap_fifo, mat1_o_2_V, pointer</column>
<column name="mat1_o_2_V_write">out, 1, ap_fifo, mat1_o_2_V, pointer</column>
<column name="mat1_o_3_V_din">out, 16, ap_fifo, mat1_o_3_V, pointer</column>
<column name="mat1_o_3_V_full_n">in, 1, ap_fifo, mat1_o_3_V, pointer</column>
<column name="mat1_o_3_V_write">out, 1, ap_fifo, mat1_o_3_V, pointer</column>
<column name="mat1_o_4_V_din">out, 16, ap_fifo, mat1_o_4_V, pointer</column>
<column name="mat1_o_4_V_full_n">in, 1, ap_fifo, mat1_o_4_V, pointer</column>
<column name="mat1_o_4_V_write">out, 1, ap_fifo, mat1_o_4_V, pointer</column>
<column name="mat1_o_5_V_din">out, 16, ap_fifo, mat1_o_5_V, pointer</column>
<column name="mat1_o_5_V_full_n">in, 1, ap_fifo, mat1_o_5_V, pointer</column>
<column name="mat1_o_5_V_write">out, 1, ap_fifo, mat1_o_5_V, pointer</column>
<column name="mat1_o_6_V_din">out, 16, ap_fifo, mat1_o_6_V, pointer</column>
<column name="mat1_o_6_V_full_n">in, 1, ap_fifo, mat1_o_6_V, pointer</column>
<column name="mat1_o_6_V_write">out, 1, ap_fifo, mat1_o_6_V, pointer</column>
<column name="mat1_o_7_V_din">out, 16, ap_fifo, mat1_o_7_V, pointer</column>
<column name="mat1_o_7_V_full_n">in, 1, ap_fifo, mat1_o_7_V, pointer</column>
<column name="mat1_o_7_V_write">out, 1, ap_fifo, mat1_o_7_V, pointer</column>
<column name="mat1_o_8_V_din">out, 16, ap_fifo, mat1_o_8_V, pointer</column>
<column name="mat1_o_8_V_full_n">in, 1, ap_fifo, mat1_o_8_V, pointer</column>
<column name="mat1_o_8_V_write">out, 1, ap_fifo, mat1_o_8_V, pointer</column>
<column name="mat1_o_9_V_din">out, 16, ap_fifo, mat1_o_9_V, pointer</column>
<column name="mat1_o_9_V_full_n">in, 1, ap_fifo, mat1_o_9_V, pointer</column>
<column name="mat1_o_9_V_write">out, 1, ap_fifo, mat1_o_9_V, pointer</column>
<column name="mat1_o_10_V_din">out, 16, ap_fifo, mat1_o_10_V, pointer</column>
<column name="mat1_o_10_V_full_n">in, 1, ap_fifo, mat1_o_10_V, pointer</column>
<column name="mat1_o_10_V_write">out, 1, ap_fifo, mat1_o_10_V, pointer</column>
<column name="mat1_o_11_V_din">out, 16, ap_fifo, mat1_o_11_V, pointer</column>
<column name="mat1_o_11_V_full_n">in, 1, ap_fifo, mat1_o_11_V, pointer</column>
<column name="mat1_o_11_V_write">out, 1, ap_fifo, mat1_o_11_V, pointer</column>
<column name="mat1_o_12_V_din">out, 16, ap_fifo, mat1_o_12_V, pointer</column>
<column name="mat1_o_12_V_full_n">in, 1, ap_fifo, mat1_o_12_V, pointer</column>
<column name="mat1_o_12_V_write">out, 1, ap_fifo, mat1_o_12_V, pointer</column>
<column name="mat1_o_13_V_din">out, 16, ap_fifo, mat1_o_13_V, pointer</column>
<column name="mat1_o_13_V_full_n">in, 1, ap_fifo, mat1_o_13_V, pointer</column>
<column name="mat1_o_13_V_write">out, 1, ap_fifo, mat1_o_13_V, pointer</column>
<column name="mat1_o_14_V_din">out, 16, ap_fifo, mat1_o_14_V, pointer</column>
<column name="mat1_o_14_V_full_n">in, 1, ap_fifo, mat1_o_14_V, pointer</column>
<column name="mat1_o_14_V_write">out, 1, ap_fifo, mat1_o_14_V, pointer</column>
<column name="mat1_o_15_V_din">out, 16, ap_fifo, mat1_o_15_V, pointer</column>
<column name="mat1_o_15_V_full_n">in, 1, ap_fifo, mat1_o_15_V, pointer</column>
<column name="mat1_o_15_V_write">out, 1, ap_fifo, mat1_o_15_V, pointer</column>
<column name="mat2_o_0_V_din">out, 16, ap_fifo, mat2_o_0_V, pointer</column>
<column name="mat2_o_0_V_full_n">in, 1, ap_fifo, mat2_o_0_V, pointer</column>
<column name="mat2_o_0_V_write">out, 1, ap_fifo, mat2_o_0_V, pointer</column>
<column name="mat2_o_1_V_din">out, 16, ap_fifo, mat2_o_1_V, pointer</column>
<column name="mat2_o_1_V_full_n">in, 1, ap_fifo, mat2_o_1_V, pointer</column>
<column name="mat2_o_1_V_write">out, 1, ap_fifo, mat2_o_1_V, pointer</column>
<column name="mat2_o_2_V_din">out, 16, ap_fifo, mat2_o_2_V, pointer</column>
<column name="mat2_o_2_V_full_n">in, 1, ap_fifo, mat2_o_2_V, pointer</column>
<column name="mat2_o_2_V_write">out, 1, ap_fifo, mat2_o_2_V, pointer</column>
<column name="mat2_o_3_V_din">out, 16, ap_fifo, mat2_o_3_V, pointer</column>
<column name="mat2_o_3_V_full_n">in, 1, ap_fifo, mat2_o_3_V, pointer</column>
<column name="mat2_o_3_V_write">out, 1, ap_fifo, mat2_o_3_V, pointer</column>
<column name="mat2_o_4_V_din">out, 16, ap_fifo, mat2_o_4_V, pointer</column>
<column name="mat2_o_4_V_full_n">in, 1, ap_fifo, mat2_o_4_V, pointer</column>
<column name="mat2_o_4_V_write">out, 1, ap_fifo, mat2_o_4_V, pointer</column>
<column name="mat2_o_5_V_din">out, 16, ap_fifo, mat2_o_5_V, pointer</column>
<column name="mat2_o_5_V_full_n">in, 1, ap_fifo, mat2_o_5_V, pointer</column>
<column name="mat2_o_5_V_write">out, 1, ap_fifo, mat2_o_5_V, pointer</column>
<column name="mat2_o_6_V_din">out, 16, ap_fifo, mat2_o_6_V, pointer</column>
<column name="mat2_o_6_V_full_n">in, 1, ap_fifo, mat2_o_6_V, pointer</column>
<column name="mat2_o_6_V_write">out, 1, ap_fifo, mat2_o_6_V, pointer</column>
<column name="mat2_o_7_V_din">out, 16, ap_fifo, mat2_o_7_V, pointer</column>
<column name="mat2_o_7_V_full_n">in, 1, ap_fifo, mat2_o_7_V, pointer</column>
<column name="mat2_o_7_V_write">out, 1, ap_fifo, mat2_o_7_V, pointer</column>
<column name="mat2_o_8_V_din">out, 16, ap_fifo, mat2_o_8_V, pointer</column>
<column name="mat2_o_8_V_full_n">in, 1, ap_fifo, mat2_o_8_V, pointer</column>
<column name="mat2_o_8_V_write">out, 1, ap_fifo, mat2_o_8_V, pointer</column>
<column name="mat2_o_9_V_din">out, 16, ap_fifo, mat2_o_9_V, pointer</column>
<column name="mat2_o_9_V_full_n">in, 1, ap_fifo, mat2_o_9_V, pointer</column>
<column name="mat2_o_9_V_write">out, 1, ap_fifo, mat2_o_9_V, pointer</column>
<column name="mat2_o_10_V_din">out, 16, ap_fifo, mat2_o_10_V, pointer</column>
<column name="mat2_o_10_V_full_n">in, 1, ap_fifo, mat2_o_10_V, pointer</column>
<column name="mat2_o_10_V_write">out, 1, ap_fifo, mat2_o_10_V, pointer</column>
<column name="mat2_o_11_V_din">out, 16, ap_fifo, mat2_o_11_V, pointer</column>
<column name="mat2_o_11_V_full_n">in, 1, ap_fifo, mat2_o_11_V, pointer</column>
<column name="mat2_o_11_V_write">out, 1, ap_fifo, mat2_o_11_V, pointer</column>
<column name="mat2_o_12_V_din">out, 16, ap_fifo, mat2_o_12_V, pointer</column>
<column name="mat2_o_12_V_full_n">in, 1, ap_fifo, mat2_o_12_V, pointer</column>
<column name="mat2_o_12_V_write">out, 1, ap_fifo, mat2_o_12_V, pointer</column>
<column name="mat2_o_13_V_din">out, 16, ap_fifo, mat2_o_13_V, pointer</column>
<column name="mat2_o_13_V_full_n">in, 1, ap_fifo, mat2_o_13_V, pointer</column>
<column name="mat2_o_13_V_write">out, 1, ap_fifo, mat2_o_13_V, pointer</column>
<column name="mat2_o_14_V_din">out, 16, ap_fifo, mat2_o_14_V, pointer</column>
<column name="mat2_o_14_V_full_n">in, 1, ap_fifo, mat2_o_14_V, pointer</column>
<column name="mat2_o_14_V_write">out, 1, ap_fifo, mat2_o_14_V, pointer</column>
<column name="mat2_o_15_V_din">out, 16, ap_fifo, mat2_o_15_V, pointer</column>
<column name="mat2_o_15_V_full_n">in, 1, ap_fifo, mat2_o_15_V, pointer</column>
<column name="mat2_o_15_V_write">out, 1, ap_fifo, mat2_o_15_V, pointer</column>
</table>
</item>
</section>
</profile>
