
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56+197 (git sha1 d4c4b2106, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `-' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_MEM_read'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_reg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_IFU'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_IDU'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_Imm'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25020077_top.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25020077_top.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_top'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_ALU'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_PC'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_DATA_CONTROL'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v
Parsing SystemVerilog input from `/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_PC_next'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/verilog/blackbox.v
Parsing Verilog input from `/home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/verilog/blackbox.v' to AST representation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/verilog/cells_clkgate.v
Parsing Verilog input from `/home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/verilog/cells_clkgate.v' to AST representation.
Generating RTLIL representation for module `\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

13. Executing SYNTH pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.1.1. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top
Used module:     \ysyx_25030077_MEM_read
Used module:     \ysyx_25030077_PC_next
Used module:     \ysyx_25030077_ALU
Used module:     \ysyx_25030077_DATA_CONTROL
Used module:     \ysyx_25030077_reg
Used module:     \ysyx_25030077_Imm
Used module:     \ysyx_25030077_IDU
Used module:     \ysyx_25030077_IFU
Used module:     \ysyx_25030077_PC

13.1.2. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top
Used module:     \ysyx_25030077_MEM_read
Used module:     \ysyx_25030077_PC_next
Used module:     \ysyx_25030077_ALU
Used module:     \ysyx_25030077_DATA_CONTROL
Used module:     \ysyx_25030077_reg
Used module:     \ysyx_25030077_Imm
Used module:     \ysyx_25030077_IDU
Used module:     \ysyx_25030077_IFU
Used module:     \ysyx_25030077_PC
Removing unused module `\OPENROAD_CLKGATE'.
Removed 1 unused modules.
Mapping positional arguments of cell ysyx_25030077_top.i9 (ysyx_25030077_MEM_read).
Mapping positional arguments of cell ysyx_25030077_top.i7 (ysyx_25030077_PC_next).
Mapping positional arguments of cell ysyx_25030077_top.i6 (ysyx_25030077_ALU).
Mapping positional arguments of cell ysyx_25030077_top.i5 (ysyx_25030077_DATA_CONTROL).
Mapping positional arguments of cell ysyx_25030077_top.i4 (ysyx_25030077_reg).
Mapping positional arguments of cell ysyx_25030077_top.i3 (ysyx_25030077_Imm).
Mapping positional arguments of cell ysyx_25030077_top.i2 (ysyx_25030077_IDU).
Mapping positional arguments of cell ysyx_25030077_top.i1 (ysyx_25030077_IFU).
Mapping positional arguments of cell ysyx_25030077_top.i0 (ysyx_25030077_PC).

13.2. Executing PROC pass (convert processes to netlists).

13.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v:13$1498 in module ysyx_25030077_PC.
Marked 64 switch rules as full_case in process $proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640 in module ysyx_25030077_reg.
Removed a total of 0 dead cases.

13.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

13.2.4. Executing PROC_INIT pass (extract init attributes).

13.2.5. Executing PROC_ARST pass (detect async resets in processes).

13.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~97 debug messages>

13.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ysyx_25030077_PC.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v:13$1498'.
     1/1: $0\state[31:0]
Creating decoders for process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
     1/32: $0\regs_31[31:0]
     2/32: $0\regs_30[31:0]
     3/32: $0\regs_29[31:0]
     4/32: $0\regs_28[31:0]
     5/32: $0\regs_27[31:0]
     6/32: $0\regs_26[31:0]
     7/32: $0\regs_25[31:0]
     8/32: $0\regs_24[31:0]
     9/32: $0\regs_23[31:0]
    10/32: $0\regs_22[31:0]
    11/32: $0\regs_21[31:0]
    12/32: $0\regs_20[31:0]
    13/32: $0\regs_19[31:0]
    14/32: $0\regs_18[31:0]
    15/32: $0\regs_17[31:0]
    16/32: $0\regs_16[31:0]
    17/32: $0\regs_15[31:0]
    18/32: $0\regs_14[31:0]
    19/32: $0\regs_13[31:0]
    20/32: $0\regs_12[31:0]
    21/32: $0\regs_11[31:0]
    22/32: $0\regs_10[31:0]
    23/32: $0\regs_9[31:0]
    24/32: $0\regs_8[31:0]
    25/32: $0\regs_7[31:0]
    26/32: $0\regs_6[31:0]
    27/32: $0\regs_5[31:0]
    28/32: $0\regs_4[31:0]
    29/32: $0\regs_3[31:0]
    30/32: $0\regs_2[31:0]
    31/32: $0\regs_1[31:0]
    32/32: $0\regs_0[31:0]

13.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ysyx_25030077_PC.\state' using process `\ysyx_25030077_PC.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v:13$1498'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_0' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_1' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_2' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_3' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_4' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_5' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_6' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_7' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_8' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_9' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_10' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_11' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_12' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_13' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_14' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_15' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_16' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_17' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_18' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_19' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_20' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_21' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_22' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_23' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_24' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_25' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_26' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_27' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_28' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_29' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_30' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\ysyx_25030077_reg.\regs_31' using process `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
  created $dff cell `$procdff$1840' with positive edge clock.

13.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ysyx_25030077_PC.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v:13$1498'.
Removing empty process `ysyx_25030077_PC.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC.v:13$1498'.
Found and cleaned up 96 empty switches in `\ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
Removing empty process `ysyx_25030077_reg.$proc$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:107$640'.
Cleaned up 97 empty switches.

13.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_PC_next.
<suppressed ~2 debug messages>
Optimizing module ysyx_25030077_DATA_CONTROL.
Optimizing module ysyx_25030077_PC.
Optimizing module ysyx_25030077_ALU.
Optimizing module ysyx_25030077_top.
Optimizing module ysyx_25030077_Imm.
Optimizing module ysyx_25030077_IDU.
Optimizing module ysyx_25030077_IFU.
Optimizing module ysyx_25030077_reg.
<suppressed ~34 debug messages>
Optimizing module ysyx_25030077_MEM_read.

13.3. Executing FLATTEN pass (flatten design).
Deleting now unused module ysyx_25030077_PC_next.
Deleting now unused module ysyx_25030077_DATA_CONTROL.
Deleting now unused module ysyx_25030077_PC.
Deleting now unused module ysyx_25030077_ALU.
Deleting now unused module ysyx_25030077_Imm.
Deleting now unused module ysyx_25030077_IDU.
Deleting now unused module ysyx_25030077_IFU.
Deleting now unused module ysyx_25030077_reg.
Deleting now unused module ysyx_25030077_MEM_read.
<suppressed ~9 debug messages>

13.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 3 unused cells and 1065 unused wires.
<suppressed ~8 debug messages>

13.6. Executing CHECK pass (checking for obvious problems).
Checking module ysyx_25030077_top...
Found and reported 0 problems.

13.7. Executing OPT pass (performing simple optimizations).

13.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\i4.$procmux$1801.
Removed 1 multiplexer ports.
<suppressed ~1016 debug messages>

13.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

13.7.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

13.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.7.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1012 debug messages>

13.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.7.13. Executing OPT_DFF pass (perform DFF optimizations).

13.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.7.16. Finished OPT passes. (There is nothing left to do.)

13.8. Executing FSM pass (extract and optimize FSM).

13.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ysyx_25030077_top.i4.regs_0 as FSM state register:
    Users of register don't seem to benefit from recoding.

13.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.9. Executing OPT pass (performing simple optimizations).

13.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1012 debug messages>

13.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\i4.$procdff$1840 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1555_Y, Q = \i4.regs_31, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1850 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_31).
Adding SRST signal on $flatten\i4.$procdff$1839 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1563_Y, Q = \i4.regs_30, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1852 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_30).
Adding SRST signal on $flatten\i4.$procdff$1838 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1571_Y, Q = \i4.regs_29, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1854 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_29).
Adding SRST signal on $flatten\i4.$procdff$1837 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1579_Y, Q = \i4.regs_28, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1856 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_28).
Adding SRST signal on $flatten\i4.$procdff$1836 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1587_Y, Q = \i4.regs_27, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1858 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_27).
Adding SRST signal on $flatten\i4.$procdff$1835 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1595_Y, Q = \i4.regs_26, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1860 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_26).
Adding SRST signal on $flatten\i4.$procdff$1834 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1603_Y, Q = \i4.regs_25, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1862 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_25).
Adding SRST signal on $flatten\i4.$procdff$1833 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1611_Y, Q = \i4.regs_24, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1864 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_24).
Adding SRST signal on $flatten\i4.$procdff$1832 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1619_Y, Q = \i4.regs_23, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1866 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_23).
Adding SRST signal on $flatten\i4.$procdff$1831 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1627_Y, Q = \i4.regs_22, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1868 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_22).
Adding SRST signal on $flatten\i4.$procdff$1830 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1635_Y, Q = \i4.regs_21, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1870 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_21).
Adding SRST signal on $flatten\i4.$procdff$1829 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1643_Y, Q = \i4.regs_20, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1872 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_20).
Adding SRST signal on $flatten\i4.$procdff$1828 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1651_Y, Q = \i4.regs_19, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1874 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_19).
Adding SRST signal on $flatten\i4.$procdff$1827 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1659_Y, Q = \i4.regs_18, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1876 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_18).
Adding SRST signal on $flatten\i4.$procdff$1826 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1667_Y, Q = \i4.regs_17, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1878 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_17).
Adding SRST signal on $flatten\i4.$procdff$1825 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1675_Y, Q = \i4.regs_16, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1880 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_16).
Adding SRST signal on $flatten\i4.$procdff$1824 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1683_Y, Q = \i4.regs_15, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1882 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_15).
Adding SRST signal on $flatten\i4.$procdff$1823 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1691_Y, Q = \i4.regs_14, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1884 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_14).
Adding SRST signal on $flatten\i4.$procdff$1822 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1699_Y, Q = \i4.regs_13, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1886 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_13).
Adding SRST signal on $flatten\i4.$procdff$1821 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1707_Y, Q = \i4.regs_12, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1888 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_12).
Adding SRST signal on $flatten\i4.$procdff$1820 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1715_Y, Q = \i4.regs_11, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1890 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_11).
Adding SRST signal on $flatten\i4.$procdff$1819 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1723_Y, Q = \i4.regs_10, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1892 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_10).
Adding SRST signal on $flatten\i4.$procdff$1818 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1731_Y, Q = \i4.regs_9, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1894 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_9).
Adding SRST signal on $flatten\i4.$procdff$1817 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1739_Y, Q = \i4.regs_8, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1896 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_8).
Adding SRST signal on $flatten\i4.$procdff$1816 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1747_Y, Q = \i4.regs_7, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1898 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_7).
Adding SRST signal on $flatten\i4.$procdff$1815 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1755_Y, Q = \i4.regs_6, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1900 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_6).
Adding SRST signal on $flatten\i4.$procdff$1814 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1763_Y, Q = \i4.regs_5, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1902 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_5).
Adding SRST signal on $flatten\i4.$procdff$1813 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1771_Y, Q = \i4.regs_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1904 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_4).
Adding SRST signal on $flatten\i4.$procdff$1812 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1779_Y, Q = \i4.regs_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1906 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_3).
Adding SRST signal on $flatten\i4.$procdff$1811 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1787_Y, Q = \i4.regs_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1908 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_2).
Adding SRST signal on $flatten\i4.$procdff$1810 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1795_Y, Q = \i4.regs_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1910 ($sdff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1553_Y, Q = \i4.regs_1).
Adding SRST signal on $flatten\i4.$procdff$1809 ($dff) from module ysyx_25030077_top (D = $flatten\i4.$procmux$1803_Y, Q = \i4.regs_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1912 ($sdff) from module ysyx_25030077_top (D = 0, Q = \i4.regs_0).
Adding SRST signal on $flatten\i0.$procdff$1808 ($dff) from module ysyx_25030077_top (D = \i0.io_next_pc, Q = \i0.state, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1914 ($sdff) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27, Q = \i0.state).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1913 ($sdffe) from module ysyx_25030077_top.

13.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 66 unused cells and 68 unused wires.
<suppressed ~70 debug messages>

13.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.9.9. Rerunning OPT passes. (Maybe there is more to do..)

13.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~852 debug messages>

13.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.9.13. Executing OPT_DFF pass (perform DFF optimizations).

13.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.9.16. Finished OPT passes. (There is nothing left to do.)

13.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:131$925 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:130$923 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:129$921 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:128$919 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:127$917 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:126$915 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:125$913 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:124$911 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:123$909 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:122$907 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:121$905 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:120$903 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:119$901 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:118$899 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:117$897 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:116$895 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:115$893 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:114$891 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:113$889 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:112$887 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:111$885 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:110$883 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:109$881 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:108$879 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:107$877 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:106$875 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:105$873 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:104$871 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:103$869 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:102$867 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:101$865 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:100$863 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:99$861 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:98$859 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:97$857 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:96$855 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:95$853 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:94$851 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:93$849 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:92$847 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:91$845 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:90$843 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:89$841 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:88$839 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:87$837 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:86$835 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:85$833 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:84$831 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:83$829 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:82$827 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:81$825 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:80$823 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:79$821 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:78$819 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:77$817 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:76$815 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:75$813 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:74$811 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:73$809 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:72$807 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:71$805 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:70$803 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:69$801 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:68$799 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:67$797 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:66$795 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:65$793 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:64$791 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:63$789 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:62$787 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:61$785 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:60$783 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:59$781 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:58$779 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:57$777 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:56$775 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:55$773 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:54$771 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:53$769 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:52$767 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:51$765 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:50$763 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:49$761 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:48$759 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:47$757 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:46$755 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:45$753 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:44$751 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:43$749 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:42$747 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:41$745 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:40$743 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:39$741 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:38$739 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:37$737 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:36$735 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:35$733 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:34$731 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:33$729 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:32$727 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:31$725 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:30$723 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:29$721 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:28$719 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:27$717 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:26$715 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:25$713 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:24$711 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:23$709 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:22$707 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:21$705 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:20$703 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:19$701 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:18$699 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:17$697 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:16$695 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:15$693 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:14$691 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:13$689 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:12$687 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:11$685 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:10$683 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:9$681 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:8$679 ($eq).
Removed top 6 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:7$677 ($eq).
Removed top 6 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:6$675 ($eq).
Removed top 31 bits (of 32) from mux cell ysyx_25030077_top.$flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:5$674 ($mux).
Removed top 7 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i1.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:5$673 ($eq).
Removed top 2 bits (of 4) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:233$1394 ($mux).
Removed top 1 bits (of 3) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:207$1368 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:206$1367 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:205$1366 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:204$1365 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:203$1364 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:202$1363 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:201$1362 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:200$1361 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:199$1360 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:198$1359 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:197$1358 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:196$1357 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:195$1356 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:194$1355 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:193$1354 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:192$1353 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:191$1352 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:190$1351 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:189$1350 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:188$1349 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:187$1348 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:186$1347 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:185$1346 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:184$1345 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:183$1344 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:182$1343 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:181$1342 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:180$1341 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:179$1340 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:178$1339 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:177$1338 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:176$1337 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:175$1336 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:174$1335 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:173$1334 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:172$1333 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:171$1332 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:170$1331 ($mux).
Removed top 1 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:169$1330 ($mux).
Removed top 3 bits (of 5) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:168$1329 ($mux).
Removed top 2 bits (of 3) from mux cell ysyx_25030077_top.$flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:64$1225 ($mux).
Removed top 2 bits (of 32) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:63$1224 ($eq).
Removed top 25 bits (of 32) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:62$1223 ($eq).
Removed top 11 bits (of 32) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:61$1222 ($eq).
Removed top 1 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:60$1221 ($eq).
Removed top 2 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:59$1220 ($eq).
Removed top 1 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:58$1219 ($eq).
Removed top 1 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:57$1218 ($eq).
Removed top 8 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:56$1217 ($eq).
Removed top 8 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:55$1216 ($eq).
Removed top 9 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:54$1215 ($eq).
Removed top 2 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:52$1213 ($eq).
Removed top 1 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:51$1212 ($eq).
Removed top 8 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:50$1211 ($eq).
Removed top 2 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:48$1209 ($eq).
Removed top 4 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:47$1208 ($eq).
Removed top 1 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:42$1203 ($eq).
Removed top 3 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:41$1202 ($eq).
Removed top 2 bits (of 7) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:39$1200 ($eq).
Removed top 1 bits (of 7) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:38$1199 ($eq).
Removed top 1 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:37$1198 ($eq).
Removed top 7 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:36$1197 ($eq).
Removed top 7 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:35$1196 ($eq).
Removed top 7 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:34$1195 ($eq).
Removed top 11 bits (of 17) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:33$1194 ($eq).
Removed top 2 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:31$1193 ($eq).
Removed top 3 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:30$1192 ($eq).
Removed top 6 bits (of 16) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:29$1191 ($eq).
Removed top 1 bits (of 16) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:28$1190 ($eq).
Removed top 8 bits (of 16) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:27$1189 ($eq).
Removed top 6 bits (of 16) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:26$1188 ($eq).
Removed top 1 bits (of 16) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:25$1187 ($eq).
Removed top 5 bits (of 10) from port B of cell ysyx_25030077_top.$flatten\i2.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:20$1183 ($eq).
Removed top 20 bits (of 32) from mux cell ysyx_25030077_top.$flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:18$1448 ($mux).
Removed top 1 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i3.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:14$1444 ($eq).
Removed top 1 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i3.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:13$1443 ($eq).
Removed top 2 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i3.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:12$1442 ($eq).
Removed top 2 bits (of 3) from port B of cell ysyx_25030077_top.$auto$opt_dff.cc:248:make_patterns_logic$1917 ($ne).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:245$656 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:236$655 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:227$654 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:218$653 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:209$652 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:200$651 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:191$650 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:182$649 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:173$648 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:164$647 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:155$646 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:146$645 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:137$644 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:128$643 ($eq).
Removed top 4 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:119$642 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:89$604 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:88$602 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:87$600 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:86$598 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:85$596 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:84$594 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:83$592 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:82$590 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:81$588 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:80$586 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:79$584 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:78$582 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:77$580 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:76$578 ($eq).
Removed top 4 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:75$576 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:59$544 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:58$542 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:57$540 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:56$538 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:55$536 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:54$534 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:53$532 ($eq).
Removed top 1 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:52$530 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:51$528 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:50$526 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:49$524 ($eq).
Removed top 2 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:48$522 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:47$520 ($eq).
Removed top 3 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:46$518 ($eq).
Removed top 4 bits (of 5) from port A of cell ysyx_25030077_top.$flatten\i4.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_reg.v:45$516 ($eq).
Removed top 1 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i5.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:13$1501 ($eq).
Removed top 1 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i5.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:12$1500 ($eq).
Removed top 2 bits (of 3) from port B of cell ysyx_25030077_top.$flatten\i5.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:11$1499 ($eq).
Removed top 62 bits (of 63) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:50$1483 ($or).
Removed top 31 bits (of 63) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:50$1483 ($or).
Removed top 31 bits (of 63) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:50$1483 ($or).
Removed top 31 bits (of 63) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:48$1482 ($or).
Removed top 31 bits (of 63) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:48$1482 ($or).
Removed top 31 bits (of 63) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:48$1482 ($or).
Removed top 30 bits (of 63) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:46$1481 ($or).
Removed top 31 bits (of 63) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:46$1481 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:46$1481 ($or).
Removed top 31 bits (of 63) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:46$1481 ($or).
Removed top 1 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:44$1480 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:44$1480 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:44$1480 ($or).
Removed top 1 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:42$1479 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:42$1479 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:42$1479 ($or).
Removed top 1 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:40$1478 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:40$1478 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:40$1478 ($or).
Removed top 1 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:38$1477 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:38$1477 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:38$1477 ($or).
Removed top 32 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:36$1476 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:36$1476 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:36$1476 ($or).
Removed top 1 bits (of 33) from port Y of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:34$1475 ($or).
Removed top 1 bits (of 33) from port A of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:34$1475 ($or).
Removed top 1 bits (of 33) from port B of cell ysyx_25030077_top.$flatten\i6.$or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:34$1475 ($or).
Removed top 31 bits (of 63) from mux cell ysyx_25030077_top.$flatten\i6.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:31$1472 ($mux).
Removed top 1 bits (of 33) from mux cell ysyx_25030077_top.$flatten\i6.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:25$1466 ($mux).
Removed top 1 bits (of 33) from mux cell ysyx_25030077_top.$flatten\i6.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:24$1465 ($mux).
Removed top 31 bits (of 63) from port A of cell ysyx_25030077_top.$flatten\i6.$shl$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:23$1464 ($shl).
Removed top 31 bits (of 63) from port Y of cell ysyx_25030077_top.$flatten\i6.$shl$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:23$1464 ($shl).
Removed top 15 bits (of 16) from port A of cell ysyx_25030077_top.$flatten\i6.$shl$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:12$1454 ($shl).
Removed top 3 bits (of 16) from port Y of cell ysyx_25030077_top.$flatten\i6.$shl$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:12$1454 ($shl).
Removed top 1 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:24$1512 ($eq).
Removed top 1 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:23$1511 ($eq).
Removed top 1 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:22$1510 ($eq).
Removed top 1 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:21$1509 ($eq).
Removed top 2 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:20$1508 ($eq).
Removed top 3 bits (of 4) from port B of cell ysyx_25030077_top.$flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:19$1507 ($eq).
Removed top 29 bits (of 32) from port B of cell ysyx_25030077_top.$flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:18$1506 ($add).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:138$256 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:137$254 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:136$252 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:135$250 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:134$248 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:133$246 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:132$244 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:131$242 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:130$240 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:129$238 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:128$236 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:127$234 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:126$232 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:125$230 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:124$228 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:123$226 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:122$224 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:121$222 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:120$220 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:119$218 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:118$216 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:117$214 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:116$212 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:115$210 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:114$208 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:113$206 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:112$204 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:111$202 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:110$200 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:109$198 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:108$196 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:107$194 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:106$192 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:105$190 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:104$188 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:103$186 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:102$184 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:101$182 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:100$180 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:99$178 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:98$176 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:97$174 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:96$172 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:95$170 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:94$168 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:93$166 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:92$164 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:91$162 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:90$160 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:89$158 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:88$156 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:87$154 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:86$152 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:85$150 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:84$148 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:83$146 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:82$144 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:81$142 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:80$140 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:79$138 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:78$136 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:77$134 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:76$132 ($eq).
Removed top 1 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:75$130 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:74$128 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:73$126 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:72$124 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:71$122 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:70$120 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:69$118 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:68$116 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:67$114 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:66$112 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:65$110 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:64$108 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:63$106 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:62$104 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:61$102 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:60$100 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:59$98 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:58$96 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:57$94 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:56$92 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:55$90 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:54$88 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:53$86 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:52$84 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:51$82 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:50$80 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:49$78 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:48$76 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:47$74 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:46$72 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:45$70 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:44$68 ($eq).
Removed top 2 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:43$66 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:42$64 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:41$62 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:40$60 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:39$58 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:38$56 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:37$54 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:36$52 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:35$50 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:34$48 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:33$46 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:32$44 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:31$42 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:30$40 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:29$38 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:28$36 ($eq).
Removed top 3 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:27$34 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:26$32 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:25$30 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:24$28 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:23$26 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:22$24 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:21$22 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:20$20 ($eq).
Removed top 4 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:19$18 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:18$16 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:17$14 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:16$12 ($eq).
Removed top 5 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:15$10 ($eq).
Removed top 6 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:14$8 ($eq).
Removed top 6 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:13$6 ($eq).
Removed top 31 bits (of 32) from mux cell ysyx_25030077_top.$flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:12$5 ($mux).
Removed top 7 bits (of 8) from port A of cell ysyx_25030077_top.$flatten\i9.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:12$4 ($eq).

13.11. Executing PEEPOPT pass (run peephole optimizers).

13.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ysyx_25030077_top:
  creating $macc model for $flatten\i6.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:13$1455 ($add).
  creating $macc model for $flatten\i6.$sub$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:14$1456 ($sub).
  creating $macc model for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:18$1506 ($add).
  creating $macc model for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:37$1525 ($add).
  creating $macc model for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:48$1534 ($add).
  creating $macc model for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:51$1536 ($add).
  creating $alu model for $macc $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:51$1536.
  creating $alu model for $macc $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:48$1534.
  creating $alu model for $macc $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:37$1525.
  creating $alu model for $macc $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:18$1506.
  creating $alu model for $macc $flatten\i6.$sub$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:14$1456.
  creating $alu model for $macc $flatten\i6.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:13$1455.
  creating $alu model for $flatten\i6.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:15$1457 ($lt): merged with $flatten\i6.$sub$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:14$1456.
  creating $alu model for $flatten\i6.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:16$1458 ($lt): new $alu
  creating $alu model for $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:30$1520 ($ge): new $alu
  creating $alu model for $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:32$1522 ($ge): new $alu
  creating $alu model for $flatten\i7.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:31$1521 ($lt): merged with $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:30$1520.
  creating $alu model for $flatten\i7.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:33$1523 ($lt): merged with $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:32$1522.
  creating $alu model for $flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:29$1519 ($eq): merged with $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:32$1522.
  creating $alu cell for $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:32$1522, $flatten\i7.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:33$1523, $flatten\i7.$eq$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:29$1519: $auto$alumacc.cc:495:replace_alu$1925
  creating $alu cell for $flatten\i7.$ge$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:30$1520, $flatten\i7.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:31$1521: $auto$alumacc.cc:495:replace_alu$1938
  creating $alu cell for $flatten\i6.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:13$1455: $auto$alumacc.cc:495:replace_alu$1953
  creating $alu cell for $flatten\i6.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:16$1458: $auto$alumacc.cc:495:replace_alu$1956
  creating $alu cell for $flatten\i6.$sub$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:14$1456, $flatten\i6.$lt$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:15$1457: $auto$alumacc.cc:495:replace_alu$1963
  creating $alu cell for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:18$1506: $auto$alumacc.cc:495:replace_alu$1968
  creating $alu cell for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:37$1525: $auto$alumacc.cc:495:replace_alu$1971
  creating $alu cell for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:48$1534: $auto$alumacc.cc:495:replace_alu$1974
  creating $alu cell for $flatten\i7.$add$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:51$1536: $auto$alumacc.cc:495:replace_alu$1977
  created 9 $alu and 0 $macc cells.

13.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ysyx_25030077_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\i6.$sshr$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:20$1462 ($sshr):
    Found 1 activation_patterns using ctrl signal { \i6.oneHot [5] $flatten\i6.$logic_or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:53$1490_Y \i4.isReg0 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\i6.$shr$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:21$1463 ($shr):
    Found 1 activation_patterns using ctrl signal { \i6.oneHot [9] $flatten\i6.$logic_or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:53$1490_Y \i4.isReg0 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\i6.$shl$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:23$1464 ($shl):
    Found 1 activation_patterns using ctrl signal { \i6.oneHot [8] $flatten\i6.$logic_or$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_ALU.v:53$1490_Y \i4.isReg0 }.
    No candidates found.

13.15. Executing OPT pass (performing simple optimizations).

13.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~1 debug messages>

13.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~852 debug messages>

13.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.15.6. Executing OPT_DFF pass (perform DFF optimizations).

13.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

13.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.15.9. Rerunning OPT passes. (Maybe there is more to do..)

13.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~852 debug messages>

13.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.15.13. Executing OPT_DFF pass (perform DFF optimizations).

13.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.15.16. Finished OPT passes. (There is nothing left to do.)

13.16. Executing MEMORY pass.

13.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.18. Executing OPT pass (performing simple optimizations).

13.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~119 debug messages>

13.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1915 ($sdffe) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27 [1], Q = \i0.state [1]).
Adding EN signal on $auto$ff.cc:266:slice$1915 ($sdffe) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27 [0], Q = \i0.state [0]).

13.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

13.18.5. Rerunning OPT passes. (Removed registers in this run.)

13.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~3 debug messages>

13.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.18.8. Executing OPT_DFF pass (perform DFF optimizations).

13.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.18.10. Finished fast OPT passes.

13.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.20. Executing OPT pass (performing simple optimizations).

13.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~848 debug messages>

13.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$2009: { \i7.is_type2 $auto$opt_dff.cc:247:make_patterns_logic$1916 $auto$rtlil.cc:2959:Not$1919 $auto$opt_dff.cc:247:make_patterns_logic$2006 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$2002: { $auto$opt_dff.cc:247:make_patterns_logic$1993 $auto$opt_dff.cc:247:make_patterns_logic$1987 $auto$opt_dff.cc:247:make_patterns_logic$1991 $auto$opt_dff.cc:247:make_patterns_logic$1989 $auto$opt_dff.cc:247:make_patterns_logic$1916 $auto$rtlil.cc:2959:Not$1919 $auto$opt_dff.cc:247:make_patterns_logic$1995 $auto$opt_dff.cc:247:make_patterns_logic$1997 $auto$opt_dff.cc:247:make_patterns_logic$1999 }
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:6$676:
      Old ports: A={ 31'0000000000000000000000000000000 \i1._GEN_1 [0] }, B=2, Y=\i1._GEN_2
      New ports: A={ 1'0 \i1._GEN_1 [0] }, B=2'10, Y=\i1._GEN_2 [1:0]
      New connections: \i1._GEN_2 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:168$1329:
      Old ports: A=2'00, B=2'10, Y=\i2._io_ALU_ctrl_T [1:0]
      New ports: A=1'0, B=1'1, Y=\i2._io_ALU_ctrl_T [1]
      New connections: \i2._io_ALU_ctrl_T [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:169$1330:
      Old ports: A={ 2'00 \i2._io_ALU_ctrl_T [1:0] }, B=4'1010, Y=\i2._io_ALU_ctrl_T_1 [3:0]
      New ports: A={ 1'0 \i2._io_ALU_ctrl_T [1:0] }, B=3'110, Y={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_1 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:207$1368:
      Old ports: A=2'00, B=2'11, Y=\i2._io_data_control_T [1:0]
      New ports: A=1'0, B=1'1, Y=\i2._io_data_control_T [0]
      New connections: \i2._io_data_control_T [1] = \i2._io_data_control_T [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:208$1369:
      Old ports: A={ 1'0 \i2._io_data_control_T [1:0] }, B=3'011, Y=\i2._io_data_control_T_1
      New ports: A=\i2._io_data_control_T [1:0], B=2'11, Y=\i2._io_data_control_T_1 [1:0]
      New connections: \i2._io_data_control_T_1 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:233$1394:
      Old ports: A=2'11, B=2'00, Y=\i2._io_pc_next_type_T [1:0]
      New ports: A=1'1, B=1'0, Y=\i2._io_pc_next_type_T [0]
      New connections: \i2._io_pc_next_type_T [1] = \i2._io_pc_next_type_T [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:234$1395:
      Old ports: A={ 2'00 \i2._io_pc_next_type_T [1:0] }, B=4'0000, Y=\i2._io_pc_next_type_T_1
      New ports: A=\i2._io_pc_next_type_T [1:0], B=2'00, Y=\i2._io_pc_next_type_T_1 [1:0]
      New connections: \i2._io_pc_next_type_T_1 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:65$1226:
      Old ports: A={ 2'00 \i2.islb }, B=3'001, Y=\i2._io_imm_type_T_1
      New ports: A=\i2.islb, B=1'1, Y=\i2._io_imm_type_T_1 [0]
      New connections: \i2._io_imm_type_T_1 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:19$1449:
      Old ports: A={ 20'00000000000000000000 \i3._io_imm_T [11:0] }, B={ 27'000000000000000000000000000 \i2.io_instruction [24:20] }, Y=\i3._io_imm_T_1
      New ports: A=\i3._io_imm_T [11:0], B={ 7'0000000 \i2.io_instruction [24:20] }, Y=\i3._io_imm_T_1 [11:0]
      New connections: \i3._io_imm_T_1 [31:12] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:6$1441:
      Old ports: A=20'00000000000000000000, B=20'11111111111111111111, Y=\i3._Imm_type1_T_2
      New ports: A=1'0, B=1'1, Y=\i3._Imm_type1_T_2 [0]
      New connections: \i3._Imm_type1_T_2 [19:1] = { \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] \i3._Imm_type1_T_2 [0] }
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:34$1524:
      Old ports: A=19'0000000000000000000, B=19'1111111111111111111, Y=\i7._beq_result_T_2
      New ports: A=1'0, B=1'1, Y=\i7._beq_result_T_2 [0]
      New connections: \i7._beq_result_T_2 [18:1] = { \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] \i7._beq_result_T_2 [0] }
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:38$1526:
      Old ports: A={ \i7.default_pc_next [31:2] 2'x }, B={ \i7._beq_result_T_9 [31:1] 1'x }, Y=\i7.beq_result
      New ports: A={ \i7.default_pc_next [31:2] 1'x }, B=\i7._beq_result_T_9 [31:1], Y=\i7.beq_result [31:1]
      New connections: \i7.beq_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:39$1527:
      Old ports: A={ \i7.default_pc_next [31:2] 2'x }, B={ \i7._beq_result_T_9 [31:1] 1'x }, Y=\i7.bge_result
      New ports: A={ \i7.default_pc_next [31:2] 1'x }, B=\i7._beq_result_T_9 [31:1], Y=\i7.bge_result [31:1]
      New connections: \i7.bge_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:40$1528:
      Old ports: A={ \i7.default_pc_next [31:2] 2'x }, B={ \i7._beq_result_T_9 [31:1] 1'x }, Y=\i7.blt_result
      New ports: A={ \i7.default_pc_next [31:2] 1'x }, B=\i7._beq_result_T_9 [31:1], Y=\i7.blt_result [31:1]
      New connections: \i7.blt_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:41$1529:
      Old ports: A={ \i7._beq_result_T_9 [31:1] 1'x }, B={ \i7.default_pc_next [31:2] 2'x }, Y=\i7.bltu_result
      New ports: A=\i7._beq_result_T_9 [31:1], B={ \i7.default_pc_next [31:2] 1'x }, Y=\i7.bltu_result [31:1]
      New connections: \i7.bltu_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:42$1530:
      Old ports: A={ \i7.default_pc_next [31:2] 2'x }, B={ \i7._beq_result_T_9 [31:1] 1'x }, Y=\i7.bgeu_result
      New ports: A={ \i7.default_pc_next [31:2] 1'x }, B=\i7._beq_result_T_9 [31:1], Y=\i7.bgeu_result [31:1]
      New connections: \i7.bgeu_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:44$1532:
      Old ports: A={ \i7._beq_result_T_9 [31:1] 1'x }, B={ \i7.default_pc_next [31:2] 2'x }, Y=\i7.bne_result
      New ports: A=\i7._beq_result_T_9 [31:1], B={ \i7.default_pc_next [31:2] 1'x }, Y=\i7.bne_result [31:1]
      New connections: \i7.bne_result [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:45$1533:
      Old ports: A=11'00000000000, B=11'11111111111, Y=\i7._io_pc_next_T_2
      New ports: A=1'0, B=1'1, Y=\i7._io_pc_next_T_2 [0]
      New connections: \i7._io_pc_next_T_2 [10:1] = { \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] \i7._io_pc_next_T_2 [0] }
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:13$7:
      Old ports: A={ 31'0000000000000000000000000000000 \i9._GEN_1 [0] }, B=2, Y=\i9._GEN_2
      New ports: A={ 1'0 \i9._GEN_1 [0] }, B=2'10, Y=\i9._GEN_2 [1:0]
      New connections: \i9._GEN_2 [31:2] = 30'000000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:7$678:
      Old ports: A=\i1._GEN_2, B=3, Y=\i1._GEN_3
      New ports: A=\i1._GEN_2 [1:0], B=2'11, Y=\i1._GEN_3 [1:0]
      New connections: \i1._GEN_3 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:169$1330:
      Old ports: A={ 1'0 \i2._io_ALU_ctrl_T [1:0] }, B=3'110, Y={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1:0] }
      New ports: A={ 1'0 \i2._io_ALU_ctrl_T [1] }, B=2'11, Y={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1] }
      New connections: \i2._io_ALU_ctrl_T_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:170$1331:
      Old ports: A=\i2._io_ALU_ctrl_T_1 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_2 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_2 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:208$1369:
      Old ports: A=\i2._io_data_control_T [1:0], B=2'11, Y=\i2._io_data_control_T_1 [1:0]
      New ports: A=\i2._io_data_control_T [0], B=1'1, Y=\i2._io_data_control_T_1 [0]
      New connections: \i2._io_data_control_T_1 [1] = \i2._io_data_control_T_1 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:209$1370:
      Old ports: A=\i2._io_data_control_T_1, B=3'000, Y=\i2._io_data_control_T_2
      New ports: A=\i2._io_data_control_T_1 [1:0], B=2'00, Y=\i2._io_data_control_T_2 [1:0]
      New connections: \i2._io_data_control_T_2 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:234$1395:
      Old ports: A=\i2._io_pc_next_type_T [1:0], B=2'00, Y=\i2._io_pc_next_type_T_1 [1:0]
      New ports: A=\i2._io_pc_next_type_T [0], B=1'0, Y=\i2._io_pc_next_type_T_1 [0]
      New connections: \i2._io_pc_next_type_T_1 [1] = \i2._io_pc_next_type_T_1 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:235$1396:
      Old ports: A=\i2._io_pc_next_type_T_1, B=4'0000, Y=\i2._io_pc_next_type_T_2
      New ports: A=\i2._io_pc_next_type_T_1 [1:0], B=2'00, Y=\i2._io_pc_next_type_T_2 [1:0]
      New connections: \i2._io_pc_next_type_T_2 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:66$1227:
      Old ports: A=\i2._io_imm_type_T_1, B=3'001, Y=\i2._io_imm_type_T_2
      New ports: A=\i2._io_imm_type_T_1 [0], B=1'1, Y=\i2._io_imm_type_T_2 [0]
      New connections: \i2._io_imm_type_T_2 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:20$1450:
      Old ports: A=\i3._io_imm_T_1, B={ \i3._Imm_type1_T_2 \i2.io_instruction [31:25] \i2.io_instruction [11:7] }, Y=\i3._io_imm_T_2
      New ports: A={ 1'0 \i3._io_imm_T_1 [11:0] }, B={ \i3._Imm_type1_T_2 [0] \i2.io_instruction [31:25] \i2.io_instruction [11:7] }, Y=\i3._io_imm_T_2 [12:0]
      New connections: \i3._io_imm_T_2 [31:13] = { \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [12] }
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:53$1538:
      Old ports: A={ \i7.default_pc_next [31:2] 2'x }, B=\i7.bltu_result, Y=\i7._io_pc_next_T_19
      New ports: A={ \i7.default_pc_next [31:2] 1'x }, B=\i7.bltu_result [31:1], Y=\i7._io_pc_next_T_19 [31:1]
      New connections: \i7._io_pc_next_T_19 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:14$9:
      Old ports: A=\i9._GEN_2, B=3, Y=\i9._GEN_3
      New ports: A=\i9._GEN_2 [1:0], B=2'11, Y=\i9._GEN_3 [1:0]
      New connections: \i9._GEN_3 [31:2] = 30'000000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:8$680:
      Old ports: A=\i1._GEN_3, B=4, Y=\i1._GEN_4
      New ports: A={ 1'0 \i1._GEN_3 [1:0] }, B=3'100, Y=\i1._GEN_4 [2:0]
      New connections: \i1._GEN_4 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:170$1331:
      Old ports: A={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_1 [3] \i2._io_ALU_ctrl_T_1 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1] }
      New connections: \i2._io_ALU_ctrl_T_2 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:171$1332:
      Old ports: A=\i2._io_ALU_ctrl_T_2 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_3 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_3 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:209$1370:
      Old ports: A=\i2._io_data_control_T_1 [1:0], B=2'00, Y=\i2._io_data_control_T_2 [1:0]
      New ports: A=\i2._io_data_control_T_1 [0], B=1'0, Y=\i2._io_data_control_T_2 [0]
      New connections: \i2._io_data_control_T_2 [1] = \i2._io_data_control_T_2 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:210$1371:
      Old ports: A=\i2._io_data_control_T_2, B=3'000, Y=\i2._io_data_control_T_3
      New ports: A=\i2._io_data_control_T_2 [1:0], B=2'00, Y=\i2._io_data_control_T_3 [1:0]
      New connections: \i2._io_data_control_T_3 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:235$1396:
      Old ports: A=\i2._io_pc_next_type_T_1 [1:0], B=2'00, Y=\i2._io_pc_next_type_T_2 [1:0]
      New ports: A=\i2._io_pc_next_type_T_1 [0], B=1'0, Y=\i2._io_pc_next_type_T_2 [0]
      New connections: \i2._io_pc_next_type_T_2 [1] = \i2._io_pc_next_type_T_2 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:236$1397:
      Old ports: A=\i2._io_pc_next_type_T_2, B=4'0000, Y=\i2._io_pc_next_type_T_3
      New ports: A=\i2._io_pc_next_type_T_2 [1:0], B=2'00, Y=\i2._io_pc_next_type_T_3 [1:0]
      New connections: \i2._io_pc_next_type_T_3 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:67$1228:
      Old ports: A=\i2._io_imm_type_T_2, B=3'001, Y=\i2._io_imm_type_T_3
      New ports: A=\i2._io_imm_type_T_2 [0], B=1'1, Y=\i2._io_imm_type_T_3 [0]
      New connections: \i2._io_imm_type_T_3 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:21$1451:
      Old ports: A=\i3._io_imm_T_2, B=4, Y=\i3._io_imm_T_3
      New ports: A=\i3._io_imm_T_2 [12:0], B=13'0000000000100, Y=\i3._io_imm_T_3 [12:0]
      New connections: \i3._io_imm_T_3 [31:13] = { \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [12] }
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:54$1539:
      Old ports: A=\i7._io_pc_next_T_19, B=\i7.blt_result, Y=\i7._io_pc_next_T_20
      New ports: A=\i7._io_pc_next_T_19 [31:1], B=\i7.blt_result [31:1], Y=\i7._io_pc_next_T_20 [31:1]
      New connections: \i7._io_pc_next_T_20 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:15$11:
      Old ports: A=\i9._GEN_3, B=4, Y=\i9._GEN_4
      New ports: A={ 1'0 \i9._GEN_3 [1:0] }, B=3'100, Y=\i9._GEN_4 [2:0]
      New connections: \i9._GEN_4 [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:9$682:
      Old ports: A=\i1._GEN_4, B=5, Y=\i1._GEN_5
      New ports: A=\i1._GEN_4 [2:0], B=3'101, Y=\i1._GEN_5 [2:0]
      New connections: \i1._GEN_5 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:171$1332:
      Old ports: A={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_2 [3] \i2._io_ALU_ctrl_T_2 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1] }
      New connections: \i2._io_ALU_ctrl_T_3 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:172$1333:
      Old ports: A=\i2._io_ALU_ctrl_T_3 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_4 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_4 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:210$1371:
      Old ports: A=\i2._io_data_control_T_2 [1:0], B=2'00, Y=\i2._io_data_control_T_3 [1:0]
      New ports: A=\i2._io_data_control_T_2 [0], B=1'0, Y=\i2._io_data_control_T_3 [0]
      New connections: \i2._io_data_control_T_3 [1] = \i2._io_data_control_T_3 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:211$1372:
      Old ports: A=\i2._io_data_control_T_3, B=3'000, Y=\i2._io_data_control_T_4
      New ports: A=\i2._io_data_control_T_3 [1:0], B=2'00, Y=\i2._io_data_control_T_4 [1:0]
      New connections: \i2._io_data_control_T_4 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:236$1397:
      Old ports: A=\i2._io_pc_next_type_T_2 [1:0], B=2'00, Y=\i2._io_pc_next_type_T_3 [1:0]
      New ports: A=\i2._io_pc_next_type_T_2 [0], B=1'0, Y=\i2._io_pc_next_type_T_3 [0]
      New connections: \i2._io_pc_next_type_T_3 [1] = \i2._io_pc_next_type_T_3 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:237$1398:
      Old ports: A=\i2._io_pc_next_type_T_3, B=4'0101, Y=\i2._io_pc_next_type_T_4
      New ports: A={ 1'0 \i2._io_pc_next_type_T_3 [1:0] }, B=3'101, Y=\i2._io_pc_next_type_T_4 [2:0]
      New connections: \i2._io_pc_next_type_T_4 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:68$1229:
      Old ports: A=\i2._io_imm_type_T_3, B=3'001, Y=\i2._io_imm_type_T_4
      New ports: A=\i2._io_imm_type_T_3 [0], B=1'1, Y=\i2._io_imm_type_T_4 [0]
      New connections: \i2._io_imm_type_T_4 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:55$1540:
      Old ports: A=\i7._io_pc_next_T_20, B=\i7.bgeu_result, Y=\i7._io_pc_next_T_21
      New ports: A=\i7._io_pc_next_T_20 [31:1], B=\i7.bgeu_result [31:1], Y=\i7._io_pc_next_T_21 [31:1]
      New connections: \i7._io_pc_next_T_21 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:16$13:
      Old ports: A=\i9._GEN_4, B=5, Y=\i9._GEN_5
      New ports: A=\i9._GEN_4 [2:0], B=3'101, Y=\i9._GEN_5 [2:0]
      New connections: \i9._GEN_5 [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:10$684:
      Old ports: A=\i1._GEN_5, B=6, Y=\i1._GEN_6
      New ports: A=\i1._GEN_5 [2:0], B=3'110, Y=\i1._GEN_6 [2:0]
      New connections: \i1._GEN_6 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:172$1333:
      Old ports: A={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_3 [3] \i2._io_ALU_ctrl_T_3 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1] }
      New connections: \i2._io_ALU_ctrl_T_4 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:173$1334:
      Old ports: A=\i2._io_ALU_ctrl_T_4 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_5 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_5 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:211$1372:
      Old ports: A=\i2._io_data_control_T_3 [1:0], B=2'00, Y=\i2._io_data_control_T_4 [1:0]
      New ports: A=\i2._io_data_control_T_3 [0], B=1'0, Y=\i2._io_data_control_T_4 [0]
      New connections: \i2._io_data_control_T_4 [1] = \i2._io_data_control_T_4 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:212$1373:
      Old ports: A=\i2._io_data_control_T_4, B=3'000, Y=\i2._io_data_control_T_5
      New ports: A=\i2._io_data_control_T_4 [1:0], B=2'00, Y=\i2._io_data_control_T_5 [1:0]
      New connections: \i2._io_data_control_T_5 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:69$1230:
      Old ports: A=\i2._io_imm_type_T_4, B=3'100, Y=\i2._io_imm_type_T_5
      New ports: A={ 1'0 \i2._io_imm_type_T_4 [0] }, B=2'10, Y={ \i2._io_imm_type_T_5 [2] \i2._io_imm_type_T_5 [0] }
      New connections: \i2._io_imm_type_T_5 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:56$1541:
      Old ports: A=\i7._io_pc_next_T_21, B=\i7.bge_result, Y=\i7._io_pc_next_T_22
      New ports: A=\i7._io_pc_next_T_21 [31:1], B=\i7.bge_result [31:1], Y=\i7._io_pc_next_T_22 [31:1]
      New connections: \i7._io_pc_next_T_22 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:17$15:
      Old ports: A=\i9._GEN_5, B=6, Y=\i9._GEN_6
      New ports: A=\i9._GEN_5 [2:0], B=3'110, Y=\i9._GEN_6 [2:0]
      New connections: \i9._GEN_6 [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:11$686:
      Old ports: A=\i1._GEN_6, B=7, Y=\i1._GEN_7
      New ports: A=\i1._GEN_6 [2:0], B=3'111, Y=\i1._GEN_7 [2:0]
      New connections: \i1._GEN_7 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:173$1334:
      Old ports: A={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_4 [3] \i2._io_ALU_ctrl_T_4 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1] }
      New connections: \i2._io_ALU_ctrl_T_5 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:174$1335:
      Old ports: A=\i2._io_ALU_ctrl_T_5 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_6 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_6 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:212$1373:
      Old ports: A=\i2._io_data_control_T_4 [1:0], B=2'00, Y=\i2._io_data_control_T_5 [1:0]
      New ports: A=\i2._io_data_control_T_4 [0], B=1'0, Y=\i2._io_data_control_T_5 [0]
      New connections: \i2._io_data_control_T_5 [1] = \i2._io_data_control_T_5 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:213$1374:
      Old ports: A=\i2._io_data_control_T_5, B=3'000, Y=\i2._io_data_control_T_6
      New ports: A=\i2._io_data_control_T_5 [1:0], B=2'00, Y=\i2._io_data_control_T_6 [1:0]
      New connections: \i2._io_data_control_T_6 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:70$1231:
      Old ports: A=\i2._io_imm_type_T_5, B=3'100, Y=\i2._io_imm_type_T_6
      New ports: A={ \i2._io_imm_type_T_5 [2] \i2._io_imm_type_T_5 [0] }, B=2'10, Y={ \i2._io_imm_type_T_6 [2] \i2._io_imm_type_T_6 [0] }
      New connections: \i2._io_imm_type_T_6 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:57$1542:
      Old ports: A=\i7._io_pc_next_T_22, B=\i7.bne_result, Y=\i7._io_pc_next_T_23
      New ports: A=\i7._io_pc_next_T_22 [31:1], B=\i7.bne_result [31:1], Y=\i7._io_pc_next_T_23 [31:1]
      New connections: \i7._io_pc_next_T_23 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:18$17:
      Old ports: A=\i9._GEN_6, B=7, Y=\i9._GEN_7
      New ports: A=\i9._GEN_6 [2:0], B=3'111, Y=\i9._GEN_7 [2:0]
      New connections: \i9._GEN_7 [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:12$688:
      Old ports: A=\i1._GEN_7, B=8, Y=\i1._GEN_8
      New ports: A={ 1'0 \i1._GEN_7 [2:0] }, B=4'1000, Y=\i1._GEN_8 [3:0]
      New connections: \i1._GEN_8 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:174$1335:
      Old ports: A={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_5 [3] \i2._io_ALU_ctrl_T_5 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1] }
      New connections: \i2._io_ALU_ctrl_T_6 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:175$1336:
      Old ports: A=\i2._io_ALU_ctrl_T_6 [3:0], B=4'0000, Y=\i2._io_ALU_ctrl_T_7 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_7 [3] \i2._io_ALU_ctrl_T_7 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_7 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:213$1374:
      Old ports: A=\i2._io_data_control_T_5 [1:0], B=2'00, Y=\i2._io_data_control_T_6 [1:0]
      New ports: A=\i2._io_data_control_T_5 [0], B=1'0, Y=\i2._io_data_control_T_6 [0]
      New connections: \i2._io_data_control_T_6 [1] = \i2._io_data_control_T_6 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:214$1375:
      Old ports: A=\i2._io_data_control_T_6, B=3'000, Y=\i2._io_data_control_T_7
      New ports: A=\i2._io_data_control_T_6 [1:0], B=2'00, Y=\i2._io_data_control_T_7 [1:0]
      New connections: \i2._io_data_control_T_7 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:71$1232:
      Old ports: A=\i2._io_imm_type_T_6, B=3'100, Y=\i2._io_imm_type_T_7
      New ports: A={ \i2._io_imm_type_T_6 [2] \i2._io_imm_type_T_6 [0] }, B=2'10, Y={ \i2._io_imm_type_T_7 [2] \i2._io_imm_type_T_7 [0] }
      New connections: \i2._io_imm_type_T_7 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:58$1543:
      Old ports: A=\i7._io_pc_next_T_23, B=\i7.beq_result, Y=\i7._io_pc_next_T_24
      New ports: A=\i7._io_pc_next_T_23 [31:1], B=\i7.beq_result [31:1], Y=\i7._io_pc_next_T_24 [31:1]
      New connections: \i7._io_pc_next_T_24 [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:19$19:
      Old ports: A=\i9._GEN_7, B=8, Y=\i9._GEN_8
      New ports: A={ 1'0 \i9._GEN_7 [2:0] }, B=4'1000, Y=\i9._GEN_8 [3:0]
      New connections: \i9._GEN_8 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:13$690:
      Old ports: A=\i1._GEN_8, B=9, Y=\i1._GEN_9
      New ports: A=\i1._GEN_8 [3:0], B=4'1001, Y=\i1._GEN_9 [3:0]
      New connections: \i1._GEN_9 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:175$1336:
      Old ports: A={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1:0] }, B=3'000, Y={ \i2._io_ALU_ctrl_T_7 [3] \i2._io_ALU_ctrl_T_7 [1:0] }
      New ports: A={ \i2._io_ALU_ctrl_T_6 [3] \i2._io_ALU_ctrl_T_6 [1] }, B=2'00, Y={ \i2._io_ALU_ctrl_T_7 [3] \i2._io_ALU_ctrl_T_7 [1] }
      New connections: \i2._io_ALU_ctrl_T_7 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:176$1337:
      Old ports: A=\i2._io_ALU_ctrl_T_7 [3:0], B=4'0001, Y=\i2._io_ALU_ctrl_T_8 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_7 [3] \i2._io_ALU_ctrl_T_7 [1:0] }, B=3'001, Y={ \i2._io_ALU_ctrl_T_8 [3] \i2._io_ALU_ctrl_T_8 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_8 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:214$1375:
      Old ports: A=\i2._io_data_control_T_6 [1:0], B=2'00, Y=\i2._io_data_control_T_7 [1:0]
      New ports: A=\i2._io_data_control_T_6 [0], B=1'0, Y=\i2._io_data_control_T_7 [0]
      New connections: \i2._io_data_control_T_7 [1] = \i2._io_data_control_T_7 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:215$1376:
      Old ports: A=\i2._io_data_control_T_7, B=3'011, Y=\i2._io_data_control_T_8
      New ports: A=\i2._io_data_control_T_7 [1:0], B=2'11, Y=\i2._io_data_control_T_8 [1:0]
      New connections: \i2._io_data_control_T_8 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:20$21:
      Old ports: A=\i9._GEN_8, B=9, Y=\i9._GEN_9
      New ports: A=\i9._GEN_8 [3:0], B=4'1001, Y=\i9._GEN_9 [3:0]
      New connections: \i9._GEN_9 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:14$692:
      Old ports: A=\i1._GEN_9, B=10, Y=\i1._GEN_10
      New ports: A=\i1._GEN_9 [3:0], B=4'1010, Y=\i1._GEN_10 [3:0]
      New connections: \i1._GEN_10 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:177$1338:
      Old ports: A=\i2._io_ALU_ctrl_T_8 [3:0], B=4'0011, Y=\i2._io_ALU_ctrl_T_9 [3:0]
      New ports: A={ \i2._io_ALU_ctrl_T_8 [3] \i2._io_ALU_ctrl_T_8 [1:0] }, B=3'011, Y={ \i2._io_ALU_ctrl_T_9 [3] \i2._io_ALU_ctrl_T_9 [1:0] }
      New connections: \i2._io_ALU_ctrl_T_9 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:215$1376:
      Old ports: A=\i2._io_data_control_T_7 [1:0], B=2'11, Y=\i2._io_data_control_T_8 [1:0]
      New ports: A=\i2._io_data_control_T_7 [0], B=1'1, Y=\i2._io_data_control_T_8 [0]
      New connections: \i2._io_data_control_T_8 [1] = \i2._io_data_control_T_8 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:216$1377:
      Old ports: A=\i2._io_data_control_T_8, B=3'011, Y=\i2._io_data_control_T_9
      New ports: A=\i2._io_data_control_T_8 [1:0], B=2'11, Y=\i2._io_data_control_T_9 [1:0]
      New connections: \i2._io_data_control_T_9 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:21$23:
      Old ports: A=\i9._GEN_9, B=10, Y=\i9._GEN_10
      New ports: A=\i9._GEN_9 [3:0], B=4'1010, Y=\i9._GEN_10 [3:0]
      New connections: \i9._GEN_10 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:15$694:
      Old ports: A=\i1._GEN_10, B=11, Y=\i1._GEN_11
      New ports: A=\i1._GEN_10 [3:0], B=4'1011, Y=\i1._GEN_11 [3:0]
      New connections: \i1._GEN_11 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:216$1377:
      Old ports: A=\i2._io_data_control_T_8 [1:0], B=2'11, Y=\i2._io_data_control_T_9 [1:0]
      New ports: A=\i2._io_data_control_T_8 [0], B=1'1, Y=\i2._io_data_control_T_9 [0]
      New connections: \i2._io_data_control_T_9 [1] = \i2._io_data_control_T_9 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:217$1378:
      Old ports: A=\i2._io_data_control_T_9, B=3'011, Y=\i2._io_data_control_T_10
      New ports: A=\i2._io_data_control_T_9 [1:0], B=2'11, Y=\i2._io_data_control_T_10 [1:0]
      New connections: \i2._io_data_control_T_10 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:22$25:
      Old ports: A=\i9._GEN_10, B=11, Y=\i9._GEN_11
      New ports: A=\i9._GEN_10 [3:0], B=4'1011, Y=\i9._GEN_11 [3:0]
      New connections: \i9._GEN_11 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:16$696:
      Old ports: A=\i1._GEN_11, B=12, Y=\i1._GEN_12
      New ports: A=\i1._GEN_11 [3:0], B=4'1100, Y=\i1._GEN_12 [3:0]
      New connections: \i1._GEN_12 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:217$1378:
      Old ports: A=\i2._io_data_control_T_9 [1:0], B=2'11, Y=\i2._io_data_control_T_10 [1:0]
      New ports: A=\i2._io_data_control_T_9 [0], B=1'1, Y=\i2._io_data_control_T_10 [0]
      New connections: \i2._io_data_control_T_10 [1] = \i2._io_data_control_T_10 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:218$1379:
      Old ports: A=\i2._io_data_control_T_10, B=3'011, Y=\i2._io_data_control_T_11
      New ports: A=\i2._io_data_control_T_10 [1:0], B=2'11, Y=\i2._io_data_control_T_11 [1:0]
      New connections: \i2._io_data_control_T_11 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:23$27:
      Old ports: A=\i9._GEN_11, B=12, Y=\i9._GEN_12
      New ports: A=\i9._GEN_11 [3:0], B=4'1100, Y=\i9._GEN_12 [3:0]
      New connections: \i9._GEN_12 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:17$698:
      Old ports: A=\i1._GEN_12, B=13, Y=\i1._GEN_13
      New ports: A=\i1._GEN_12 [3:0], B=4'1101, Y=\i1._GEN_13 [3:0]
      New connections: \i1._GEN_13 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:218$1379:
      Old ports: A=\i2._io_data_control_T_10 [1:0], B=2'11, Y=\i2._io_data_control_T_11 [1:0]
      New ports: A=\i2._io_data_control_T_10 [0], B=1'1, Y=\i2._io_data_control_T_11 [0]
      New connections: \i2._io_data_control_T_11 [1] = \i2._io_data_control_T_11 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:219$1380:
      Old ports: A=\i2._io_data_control_T_11, B=3'011, Y=\i2._io_data_control_T_12
      New ports: A=\i2._io_data_control_T_11 [1:0], B=2'11, Y=\i2._io_data_control_T_12 [1:0]
      New connections: \i2._io_data_control_T_12 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:24$29:
      Old ports: A=\i9._GEN_12, B=13, Y=\i9._GEN_13
      New ports: A=\i9._GEN_12 [3:0], B=4'1101, Y=\i9._GEN_13 [3:0]
      New connections: \i9._GEN_13 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:18$700:
      Old ports: A=\i1._GEN_13, B=14, Y=\i1._GEN_14
      New ports: A=\i1._GEN_13 [3:0], B=4'1110, Y=\i1._GEN_14 [3:0]
      New connections: \i1._GEN_14 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:219$1380:
      Old ports: A=\i2._io_data_control_T_11 [1:0], B=2'11, Y=\i2._io_data_control_T_12 [1:0]
      New ports: A=\i2._io_data_control_T_11 [0], B=1'1, Y=\i2._io_data_control_T_12 [0]
      New connections: \i2._io_data_control_T_12 [1] = \i2._io_data_control_T_12 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:220$1381:
      Old ports: A=\i2._io_data_control_T_12, B=3'011, Y=\i2._io_data_control_T_13
      New ports: A=\i2._io_data_control_T_12 [1:0], B=2'11, Y=\i2._io_data_control_T_13 [1:0]
      New connections: \i2._io_data_control_T_13 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:25$31:
      Old ports: A=\i9._GEN_13, B=14, Y=\i9._GEN_14
      New ports: A=\i9._GEN_13 [3:0], B=4'1110, Y=\i9._GEN_14 [3:0]
      New connections: \i9._GEN_14 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:19$702:
      Old ports: A=\i1._GEN_14, B=15, Y=\i1._GEN_15
      New ports: A=\i1._GEN_14 [3:0], B=4'1111, Y=\i1._GEN_15 [3:0]
      New connections: \i1._GEN_15 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:220$1381:
      Old ports: A=\i2._io_data_control_T_12 [1:0], B=2'11, Y=\i2._io_data_control_T_13 [1:0]
      New ports: A=\i2._io_data_control_T_12 [0], B=1'1, Y=\i2._io_data_control_T_13 [0]
      New connections: \i2._io_data_control_T_13 [1] = \i2._io_data_control_T_13 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:221$1382:
      Old ports: A=\i2._io_data_control_T_13, B=3'011, Y=\i2._io_data_control_T_14
      New ports: A=\i2._io_data_control_T_13 [1:0], B=2'11, Y=\i2._io_data_control_T_14 [1:0]
      New connections: \i2._io_data_control_T_14 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:26$33:
      Old ports: A=\i9._GEN_14, B=15, Y=\i9._GEN_15
      New ports: A=\i9._GEN_14 [3:0], B=4'1111, Y=\i9._GEN_15 [3:0]
      New connections: \i9._GEN_15 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:20$704:
      Old ports: A=\i1._GEN_15, B=16, Y=\i1._GEN_16
      New ports: A={ 1'0 \i1._GEN_15 [3:0] }, B=5'10000, Y=\i1._GEN_16 [4:0]
      New connections: \i1._GEN_16 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:221$1382:
      Old ports: A=\i2._io_data_control_T_13 [1:0], B=2'11, Y=\i2._io_data_control_T_14 [1:0]
      New ports: A=\i2._io_data_control_T_13 [0], B=1'1, Y=\i2._io_data_control_T_14 [0]
      New connections: \i2._io_data_control_T_14 [1] = \i2._io_data_control_T_14 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:222$1383:
      Old ports: A=\i2._io_data_control_T_14, B=3'011, Y=\i2._io_data_control_T_15
      New ports: A=\i2._io_data_control_T_14 [1:0], B=2'11, Y=\i2._io_data_control_T_15 [1:0]
      New connections: \i2._io_data_control_T_15 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:27$35:
      Old ports: A=\i9._GEN_15, B=16, Y=\i9._GEN_16
      New ports: A={ 1'0 \i9._GEN_15 [3:0] }, B=5'10000, Y=\i9._GEN_16 [4:0]
      New connections: \i9._GEN_16 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:21$706:
      Old ports: A=\i1._GEN_16, B=17, Y=\i1._GEN_17
      New ports: A=\i1._GEN_16 [4:0], B=5'10001, Y=\i1._GEN_17 [4:0]
      New connections: \i1._GEN_17 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:222$1383:
      Old ports: A=\i2._io_data_control_T_14 [1:0], B=2'11, Y=\i2._io_data_control_T_15 [1:0]
      New ports: A=\i2._io_data_control_T_14 [0], B=1'1, Y=\i2._io_data_control_T_15 [0]
      New connections: \i2._io_data_control_T_15 [1] = \i2._io_data_control_T_15 [0]
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:223$1384:
      Old ports: A=\i2._io_data_control_T_15, B=3'010, Y=\i2._io_data_control_T_16
      New ports: A=\i2._io_data_control_T_15 [1:0], B=2'10, Y=\i2._io_data_control_T_16 [1:0]
      New connections: \i2._io_data_control_T_16 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:28$37:
      Old ports: A=\i9._GEN_16, B=17, Y=\i9._GEN_17
      New ports: A=\i9._GEN_16 [4:0], B=5'10001, Y=\i9._GEN_17 [4:0]
      New connections: \i9._GEN_17 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:22$708:
      Old ports: A=\i1._GEN_17, B=18, Y=\i1._GEN_18
      New ports: A=\i1._GEN_17 [4:0], B=5'10010, Y=\i1._GEN_18 [4:0]
      New connections: \i1._GEN_18 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:224$1385:
      Old ports: A=\i2._io_data_control_T_16, B=3'010, Y=\i2._io_data_control_T_17
      New ports: A=\i2._io_data_control_T_16 [1:0], B=2'10, Y=\i2._io_data_control_T_17 [1:0]
      New connections: \i2._io_data_control_T_17 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:29$39:
      Old ports: A=\i9._GEN_17, B=18, Y=\i9._GEN_18
      New ports: A=\i9._GEN_17 [4:0], B=5'10010, Y=\i9._GEN_18 [4:0]
      New connections: \i9._GEN_18 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:23$710:
      Old ports: A=\i1._GEN_18, B=19, Y=\i1._GEN_19
      New ports: A=\i1._GEN_18 [4:0], B=5'10011, Y=\i1._GEN_19 [4:0]
      New connections: \i1._GEN_19 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:225$1386:
      Old ports: A=\i2._io_data_control_T_17, B=3'010, Y=\i2._io_data_control_T_18
      New ports: A=\i2._io_data_control_T_17 [1:0], B=2'10, Y=\i2._io_data_control_T_18 [1:0]
      New connections: \i2._io_data_control_T_18 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:30$41:
      Old ports: A=\i9._GEN_18, B=19, Y=\i9._GEN_19
      New ports: A=\i9._GEN_18 [4:0], B=5'10011, Y=\i9._GEN_19 [4:0]
      New connections: \i9._GEN_19 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:24$712:
      Old ports: A=\i1._GEN_19, B=20, Y=\i1._GEN_20
      New ports: A=\i1._GEN_19 [4:0], B=5'10100, Y=\i1._GEN_20 [4:0]
      New connections: \i1._GEN_20 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:226$1387:
      Old ports: A=\i2._io_data_control_T_18, B=3'010, Y=\i2._io_data_control_T_19
      New ports: A=\i2._io_data_control_T_18 [1:0], B=2'10, Y=\i2._io_data_control_T_19 [1:0]
      New connections: \i2._io_data_control_T_19 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:31$43:
      Old ports: A=\i9._GEN_19, B=20, Y=\i9._GEN_20
      New ports: A=\i9._GEN_19 [4:0], B=5'10100, Y=\i9._GEN_20 [4:0]
      New connections: \i9._GEN_20 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:25$714:
      Old ports: A=\i1._GEN_20, B=21, Y=\i1._GEN_21
      New ports: A=\i1._GEN_20 [4:0], B=5'10101, Y=\i1._GEN_21 [4:0]
      New connections: \i1._GEN_21 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:227$1388:
      Old ports: A=\i2._io_data_control_T_19, B=3'010, Y=\i2._io_data_control_T_20
      New ports: A=\i2._io_data_control_T_19 [1:0], B=2'10, Y=\i2._io_data_control_T_20 [1:0]
      New connections: \i2._io_data_control_T_20 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:32$45:
      Old ports: A=\i9._GEN_20, B=21, Y=\i9._GEN_21
      New ports: A=\i9._GEN_20 [4:0], B=5'10101, Y=\i9._GEN_21 [4:0]
      New connections: \i9._GEN_21 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:26$716:
      Old ports: A=\i1._GEN_21, B=22, Y=\i1._GEN_22
      New ports: A=\i1._GEN_21 [4:0], B=5'10110, Y=\i1._GEN_22 [4:0]
      New connections: \i1._GEN_22 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:228$1389:
      Old ports: A=\i2._io_data_control_T_20, B=3'000, Y=\i2._io_data_control_T_21
      New ports: A=\i2._io_data_control_T_20 [1:0], B=2'00, Y=\i2._io_data_control_T_21 [1:0]
      New connections: \i2._io_data_control_T_21 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:33$47:
      Old ports: A=\i9._GEN_21, B=22, Y=\i9._GEN_22
      New ports: A=\i9._GEN_21 [4:0], B=5'10110, Y=\i9._GEN_22 [4:0]
      New connections: \i9._GEN_22 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:27$718:
      Old ports: A=\i1._GEN_22, B=23, Y=\i1._GEN_23
      New ports: A=\i1._GEN_22 [4:0], B=5'10111, Y=\i1._GEN_23 [4:0]
      New connections: \i1._GEN_23 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:229$1390:
      Old ports: A=\i2._io_data_control_T_21, B=3'000, Y=\i2._io_data_control_T_22
      New ports: A=\i2._io_data_control_T_21 [1:0], B=2'00, Y=\i2._io_data_control_T_22 [1:0]
      New connections: \i2._io_data_control_T_22 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:34$49:
      Old ports: A=\i9._GEN_22, B=23, Y=\i9._GEN_23
      New ports: A=\i9._GEN_22 [4:0], B=5'10111, Y=\i9._GEN_23 [4:0]
      New connections: \i9._GEN_23 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:28$720:
      Old ports: A=\i1._GEN_23, B=24, Y=\i1._GEN_24
      New ports: A=\i1._GEN_23 [4:0], B=5'11000, Y=\i1._GEN_24 [4:0]
      New connections: \i1._GEN_24 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:230$1391:
      Old ports: A=\i2._io_data_control_T_22, B=3'000, Y=\i2._io_data_control_T_23
      New ports: A=\i2._io_data_control_T_22 [1:0], B=2'00, Y=\i2._io_data_control_T_23 [1:0]
      New connections: \i2._io_data_control_T_23 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:35$51:
      Old ports: A=\i9._GEN_23, B=24, Y=\i9._GEN_24
      New ports: A=\i9._GEN_23 [4:0], B=5'11000, Y=\i9._GEN_24 [4:0]
      New connections: \i9._GEN_24 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:29$722:
      Old ports: A=\i1._GEN_24, B=25, Y=\i1._GEN_25
      New ports: A=\i1._GEN_24 [4:0], B=5'11001, Y=\i1._GEN_25 [4:0]
      New connections: \i1._GEN_25 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:231$1392:
      Old ports: A=\i2._io_data_control_T_23, B=3'001, Y=\i2._io_data_control_T_24
      New ports: A=\i2._io_data_control_T_23 [1:0], B=2'01, Y=\i2._io_data_control_T_24 [1:0]
      New connections: \i2._io_data_control_T_24 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:36$53:
      Old ports: A=\i9._GEN_24, B=25, Y=\i9._GEN_25
      New ports: A=\i9._GEN_24 [4:0], B=5'11001, Y=\i9._GEN_25 [4:0]
      New connections: \i9._GEN_25 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:30$724:
      Old ports: A=\i1._GEN_25, B=26, Y=\i1._GEN_26
      New ports: A=\i1._GEN_25 [4:0], B=5'11010, Y=\i1._GEN_26 [4:0]
      New connections: \i1._GEN_26 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:232$1393:
      Old ports: A=\i2._io_data_control_T_24, B=3'001, Y=\i2._io_data_control_T_25
      New ports: A=\i2._io_data_control_T_24 [1:0], B=2'01, Y=\i2._io_data_control_T_25 [1:0]
      New connections: \i2._io_data_control_T_25 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:37$55:
      Old ports: A=\i9._GEN_25, B=26, Y=\i9._GEN_26
      New ports: A=\i9._GEN_25 [4:0], B=5'11010, Y=\i9._GEN_26 [4:0]
      New connections: \i9._GEN_26 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:31$726:
      Old ports: A=\i1._GEN_26, B=27, Y=\i1._GEN_27
      New ports: A=\i1._GEN_26 [4:0], B=5'11011, Y=\i1._GEN_27 [4:0]
      New connections: \i1._GEN_27 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:278$1439:
      Old ports: A=\i2._io_data_control_T_25, B=3'001, Y=\i5.io_data_control
      New ports: A=\i2._io_data_control_T_25 [1:0], B=2'01, Y=\i5.io_data_control [1:0]
      New connections: \i5.io_data_control [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:38$57:
      Old ports: A=\i9._GEN_26, B=27, Y=\i9._GEN_27
      New ports: A=\i9._GEN_26 [4:0], B=5'11011, Y=\i9._GEN_27 [4:0]
      New connections: \i9._GEN_27 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:32$728:
      Old ports: A=\i1._GEN_27, B=28, Y=\i1._GEN_28
      New ports: A=\i1._GEN_27 [4:0], B=5'11100, Y=\i1._GEN_28 [4:0]
      New connections: \i1._GEN_28 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:39$59:
      Old ports: A=\i9._GEN_27, B=28, Y=\i9._GEN_28
      New ports: A=\i9._GEN_27 [4:0], B=5'11100, Y=\i9._GEN_28 [4:0]
      New connections: \i9._GEN_28 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:33$730:
      Old ports: A=\i1._GEN_28, B=29, Y=\i1._GEN_29
      New ports: A=\i1._GEN_28 [4:0], B=5'11101, Y=\i1._GEN_29 [4:0]
      New connections: \i1._GEN_29 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:40$61:
      Old ports: A=\i9._GEN_28, B=29, Y=\i9._GEN_29
      New ports: A=\i9._GEN_28 [4:0], B=5'11101, Y=\i9._GEN_29 [4:0]
      New connections: \i9._GEN_29 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:34$732:
      Old ports: A=\i1._GEN_29, B=30, Y=\i1._GEN_30
      New ports: A=\i1._GEN_29 [4:0], B=5'11110, Y=\i1._GEN_30 [4:0]
      New connections: \i1._GEN_30 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:41$63:
      Old ports: A=\i9._GEN_29, B=30, Y=\i9._GEN_30
      New ports: A=\i9._GEN_29 [4:0], B=5'11110, Y=\i9._GEN_30 [4:0]
      New connections: \i9._GEN_30 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:35$734:
      Old ports: A=\i1._GEN_30, B=31, Y=\i1._GEN_31
      New ports: A=\i1._GEN_30 [4:0], B=5'11111, Y=\i1._GEN_31 [4:0]
      New connections: \i1._GEN_31 [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:42$65:
      Old ports: A=\i9._GEN_30, B=31, Y=\i9._GEN_31
      New ports: A=\i9._GEN_30 [4:0], B=5'11111, Y=\i9._GEN_31 [4:0]
      New connections: \i9._GEN_31 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:36$736:
      Old ports: A=\i1._GEN_31, B=32, Y=\i1._GEN_32
      New ports: A={ 1'0 \i1._GEN_31 [4:0] }, B=6'100000, Y=\i1._GEN_32 [5:0]
      New connections: \i1._GEN_32 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:43$67:
      Old ports: A=\i9._GEN_31, B=32, Y=\i9._GEN_32
      New ports: A={ 1'0 \i9._GEN_31 [4:0] }, B=6'100000, Y=\i9._GEN_32 [5:0]
      New connections: \i9._GEN_32 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:37$738:
      Old ports: A=\i1._GEN_32, B=33, Y=\i1._GEN_33
      New ports: A=\i1._GEN_32 [5:0], B=6'100001, Y=\i1._GEN_33 [5:0]
      New connections: \i1._GEN_33 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:44$69:
      Old ports: A=\i9._GEN_32, B=33, Y=\i9._GEN_33
      New ports: A=\i9._GEN_32 [5:0], B=6'100001, Y=\i9._GEN_33 [5:0]
      New connections: \i9._GEN_33 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:38$740:
      Old ports: A=\i1._GEN_33, B=34, Y=\i1._GEN_34
      New ports: A=\i1._GEN_33 [5:0], B=6'100010, Y=\i1._GEN_34 [5:0]
      New connections: \i1._GEN_34 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:45$71:
      Old ports: A=\i9._GEN_33, B=34, Y=\i9._GEN_34
      New ports: A=\i9._GEN_33 [5:0], B=6'100010, Y=\i9._GEN_34 [5:0]
      New connections: \i9._GEN_34 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:39$742:
      Old ports: A=\i1._GEN_34, B=35, Y=\i1._GEN_35
      New ports: A=\i1._GEN_34 [5:0], B=6'100011, Y=\i1._GEN_35 [5:0]
      New connections: \i1._GEN_35 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:46$73:
      Old ports: A=\i9._GEN_34, B=35, Y=\i9._GEN_35
      New ports: A=\i9._GEN_34 [5:0], B=6'100011, Y=\i9._GEN_35 [5:0]
      New connections: \i9._GEN_35 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:40$744:
      Old ports: A=\i1._GEN_35, B=36, Y=\i1._GEN_36
      New ports: A=\i1._GEN_35 [5:0], B=6'100100, Y=\i1._GEN_36 [5:0]
      New connections: \i1._GEN_36 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:47$75:
      Old ports: A=\i9._GEN_35, B=36, Y=\i9._GEN_36
      New ports: A=\i9._GEN_35 [5:0], B=6'100100, Y=\i9._GEN_36 [5:0]
      New connections: \i9._GEN_36 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:41$746:
      Old ports: A=\i1._GEN_36, B=37, Y=\i1._GEN_37
      New ports: A=\i1._GEN_36 [5:0], B=6'100101, Y=\i1._GEN_37 [5:0]
      New connections: \i1._GEN_37 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:48$77:
      Old ports: A=\i9._GEN_36, B=37, Y=\i9._GEN_37
      New ports: A=\i9._GEN_36 [5:0], B=6'100101, Y=\i9._GEN_37 [5:0]
      New connections: \i9._GEN_37 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:42$748:
      Old ports: A=\i1._GEN_37, B=38, Y=\i1._GEN_38
      New ports: A=\i1._GEN_37 [5:0], B=6'100110, Y=\i1._GEN_38 [5:0]
      New connections: \i1._GEN_38 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:49$79:
      Old ports: A=\i9._GEN_37, B=38, Y=\i9._GEN_38
      New ports: A=\i9._GEN_37 [5:0], B=6'100110, Y=\i9._GEN_38 [5:0]
      New connections: \i9._GEN_38 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:43$750:
      Old ports: A=\i1._GEN_38, B=39, Y=\i1._GEN_39
      New ports: A=\i1._GEN_38 [5:0], B=6'100111, Y=\i1._GEN_39 [5:0]
      New connections: \i1._GEN_39 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:50$81:
      Old ports: A=\i9._GEN_38, B=39, Y=\i9._GEN_39
      New ports: A=\i9._GEN_38 [5:0], B=6'100111, Y=\i9._GEN_39 [5:0]
      New connections: \i9._GEN_39 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:44$752:
      Old ports: A=\i1._GEN_39, B=40, Y=\i1._GEN_40
      New ports: A=\i1._GEN_39 [5:0], B=6'101000, Y=\i1._GEN_40 [5:0]
      New connections: \i1._GEN_40 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:51$83:
      Old ports: A=\i9._GEN_39, B=40, Y=\i9._GEN_40
      New ports: A=\i9._GEN_39 [5:0], B=6'101000, Y=\i9._GEN_40 [5:0]
      New connections: \i9._GEN_40 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:45$754:
      Old ports: A=\i1._GEN_40, B=41, Y=\i1._GEN_41
      New ports: A=\i1._GEN_40 [5:0], B=6'101001, Y=\i1._GEN_41 [5:0]
      New connections: \i1._GEN_41 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:52$85:
      Old ports: A=\i9._GEN_40, B=41, Y=\i9._GEN_41
      New ports: A=\i9._GEN_40 [5:0], B=6'101001, Y=\i9._GEN_41 [5:0]
      New connections: \i9._GEN_41 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:46$756:
      Old ports: A=\i1._GEN_41, B=42, Y=\i1._GEN_42
      New ports: A=\i1._GEN_41 [5:0], B=6'101010, Y=\i1._GEN_42 [5:0]
      New connections: \i1._GEN_42 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:53$87:
      Old ports: A=\i9._GEN_41, B=42, Y=\i9._GEN_42
      New ports: A=\i9._GEN_41 [5:0], B=6'101010, Y=\i9._GEN_42 [5:0]
      New connections: \i9._GEN_42 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:47$758:
      Old ports: A=\i1._GEN_42, B=43, Y=\i1._GEN_43
      New ports: A=\i1._GEN_42 [5:0], B=6'101011, Y=\i1._GEN_43 [5:0]
      New connections: \i1._GEN_43 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:54$89:
      Old ports: A=\i9._GEN_42, B=43, Y=\i9._GEN_43
      New ports: A=\i9._GEN_42 [5:0], B=6'101011, Y=\i9._GEN_43 [5:0]
      New connections: \i9._GEN_43 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:48$760:
      Old ports: A=\i1._GEN_43, B=44, Y=\i1._GEN_44
      New ports: A=\i1._GEN_43 [5:0], B=6'101100, Y=\i1._GEN_44 [5:0]
      New connections: \i1._GEN_44 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:55$91:
      Old ports: A=\i9._GEN_43, B=44, Y=\i9._GEN_44
      New ports: A=\i9._GEN_43 [5:0], B=6'101100, Y=\i9._GEN_44 [5:0]
      New connections: \i9._GEN_44 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:49$762:
      Old ports: A=\i1._GEN_44, B=45, Y=\i1._GEN_45
      New ports: A=\i1._GEN_44 [5:0], B=6'101101, Y=\i1._GEN_45 [5:0]
      New connections: \i1._GEN_45 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:56$93:
      Old ports: A=\i9._GEN_44, B=45, Y=\i9._GEN_45
      New ports: A=\i9._GEN_44 [5:0], B=6'101101, Y=\i9._GEN_45 [5:0]
      New connections: \i9._GEN_45 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:50$764:
      Old ports: A=\i1._GEN_45, B=46, Y=\i1._GEN_46
      New ports: A=\i1._GEN_45 [5:0], B=6'101110, Y=\i1._GEN_46 [5:0]
      New connections: \i1._GEN_46 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:57$95:
      Old ports: A=\i9._GEN_45, B=46, Y=\i9._GEN_46
      New ports: A=\i9._GEN_45 [5:0], B=6'101110, Y=\i9._GEN_46 [5:0]
      New connections: \i9._GEN_46 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:51$766:
      Old ports: A=\i1._GEN_46, B=47, Y=\i1._GEN_47
      New ports: A=\i1._GEN_46 [5:0], B=6'101111, Y=\i1._GEN_47 [5:0]
      New connections: \i1._GEN_47 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:58$97:
      Old ports: A=\i9._GEN_46, B=47, Y=\i9._GEN_47
      New ports: A=\i9._GEN_46 [5:0], B=6'101111, Y=\i9._GEN_47 [5:0]
      New connections: \i9._GEN_47 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:52$768:
      Old ports: A=\i1._GEN_47, B=48, Y=\i1._GEN_48
      New ports: A=\i1._GEN_47 [5:0], B=6'110000, Y=\i1._GEN_48 [5:0]
      New connections: \i1._GEN_48 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:59$99:
      Old ports: A=\i9._GEN_47, B=48, Y=\i9._GEN_48
      New ports: A=\i9._GEN_47 [5:0], B=6'110000, Y=\i9._GEN_48 [5:0]
      New connections: \i9._GEN_48 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:53$770:
      Old ports: A=\i1._GEN_48, B=49, Y=\i1._GEN_49
      New ports: A=\i1._GEN_48 [5:0], B=6'110001, Y=\i1._GEN_49 [5:0]
      New connections: \i1._GEN_49 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:60$101:
      Old ports: A=\i9._GEN_48, B=49, Y=\i9._GEN_49
      New ports: A=\i9._GEN_48 [5:0], B=6'110001, Y=\i9._GEN_49 [5:0]
      New connections: \i9._GEN_49 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:54$772:
      Old ports: A=\i1._GEN_49, B=50, Y=\i1._GEN_50
      New ports: A=\i1._GEN_49 [5:0], B=6'110010, Y=\i1._GEN_50 [5:0]
      New connections: \i1._GEN_50 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:61$103:
      Old ports: A=\i9._GEN_49, B=50, Y=\i9._GEN_50
      New ports: A=\i9._GEN_49 [5:0], B=6'110010, Y=\i9._GEN_50 [5:0]
      New connections: \i9._GEN_50 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:55$774:
      Old ports: A=\i1._GEN_50, B=51, Y=\i1._GEN_51
      New ports: A=\i1._GEN_50 [5:0], B=6'110011, Y=\i1._GEN_51 [5:0]
      New connections: \i1._GEN_51 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:62$105:
      Old ports: A=\i9._GEN_50, B=51, Y=\i9._GEN_51
      New ports: A=\i9._GEN_50 [5:0], B=6'110011, Y=\i9._GEN_51 [5:0]
      New connections: \i9._GEN_51 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:56$776:
      Old ports: A=\i1._GEN_51, B=52, Y=\i1._GEN_52
      New ports: A=\i1._GEN_51 [5:0], B=6'110100, Y=\i1._GEN_52 [5:0]
      New connections: \i1._GEN_52 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:63$107:
      Old ports: A=\i9._GEN_51, B=52, Y=\i9._GEN_52
      New ports: A=\i9._GEN_51 [5:0], B=6'110100, Y=\i9._GEN_52 [5:0]
      New connections: \i9._GEN_52 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:57$778:
      Old ports: A=\i1._GEN_52, B=53, Y=\i1._GEN_53
      New ports: A=\i1._GEN_52 [5:0], B=6'110101, Y=\i1._GEN_53 [5:0]
      New connections: \i1._GEN_53 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:64$109:
      Old ports: A=\i9._GEN_52, B=53, Y=\i9._GEN_53
      New ports: A=\i9._GEN_52 [5:0], B=6'110101, Y=\i9._GEN_53 [5:0]
      New connections: \i9._GEN_53 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:58$780:
      Old ports: A=\i1._GEN_53, B=54, Y=\i1._GEN_54
      New ports: A=\i1._GEN_53 [5:0], B=6'110110, Y=\i1._GEN_54 [5:0]
      New connections: \i1._GEN_54 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:65$111:
      Old ports: A=\i9._GEN_53, B=54, Y=\i9._GEN_54
      New ports: A=\i9._GEN_53 [5:0], B=6'110110, Y=\i9._GEN_54 [5:0]
      New connections: \i9._GEN_54 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:59$782:
      Old ports: A=\i1._GEN_54, B=55, Y=\i1._GEN_55
      New ports: A=\i1._GEN_54 [5:0], B=6'110111, Y=\i1._GEN_55 [5:0]
      New connections: \i1._GEN_55 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:66$113:
      Old ports: A=\i9._GEN_54, B=55, Y=\i9._GEN_55
      New ports: A=\i9._GEN_54 [5:0], B=6'110111, Y=\i9._GEN_55 [5:0]
      New connections: \i9._GEN_55 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:60$784:
      Old ports: A=\i1._GEN_55, B=56, Y=\i1._GEN_56
      New ports: A=\i1._GEN_55 [5:0], B=6'111000, Y=\i1._GEN_56 [5:0]
      New connections: \i1._GEN_56 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:67$115:
      Old ports: A=\i9._GEN_55, B=56, Y=\i9._GEN_56
      New ports: A=\i9._GEN_55 [5:0], B=6'111000, Y=\i9._GEN_56 [5:0]
      New connections: \i9._GEN_56 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:61$786:
      Old ports: A=\i1._GEN_56, B=57, Y=\i1._GEN_57
      New ports: A=\i1._GEN_56 [5:0], B=6'111001, Y=\i1._GEN_57 [5:0]
      New connections: \i1._GEN_57 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:68$117:
      Old ports: A=\i9._GEN_56, B=57, Y=\i9._GEN_57
      New ports: A=\i9._GEN_56 [5:0], B=6'111001, Y=\i9._GEN_57 [5:0]
      New connections: \i9._GEN_57 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:62$788:
      Old ports: A=\i1._GEN_57, B=58, Y=\i1._GEN_58
      New ports: A=\i1._GEN_57 [5:0], B=6'111010, Y=\i1._GEN_58 [5:0]
      New connections: \i1._GEN_58 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:69$119:
      Old ports: A=\i9._GEN_57, B=58, Y=\i9._GEN_58
      New ports: A=\i9._GEN_57 [5:0], B=6'111010, Y=\i9._GEN_58 [5:0]
      New connections: \i9._GEN_58 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:63$790:
      Old ports: A=\i1._GEN_58, B=59, Y=\i1._GEN_59
      New ports: A=\i1._GEN_58 [5:0], B=6'111011, Y=\i1._GEN_59 [5:0]
      New connections: \i1._GEN_59 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:70$121:
      Old ports: A=\i9._GEN_58, B=59, Y=\i9._GEN_59
      New ports: A=\i9._GEN_58 [5:0], B=6'111011, Y=\i9._GEN_59 [5:0]
      New connections: \i9._GEN_59 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:64$792:
      Old ports: A=\i1._GEN_59, B=60, Y=\i1._GEN_60
      New ports: A=\i1._GEN_59 [5:0], B=6'111100, Y=\i1._GEN_60 [5:0]
      New connections: \i1._GEN_60 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:71$123:
      Old ports: A=\i9._GEN_59, B=60, Y=\i9._GEN_60
      New ports: A=\i9._GEN_59 [5:0], B=6'111100, Y=\i9._GEN_60 [5:0]
      New connections: \i9._GEN_60 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:65$794:
      Old ports: A=\i1._GEN_60, B=61, Y=\i1._GEN_61
      New ports: A=\i1._GEN_60 [5:0], B=6'111101, Y=\i1._GEN_61 [5:0]
      New connections: \i1._GEN_61 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:72$125:
      Old ports: A=\i9._GEN_60, B=61, Y=\i9._GEN_61
      New ports: A=\i9._GEN_60 [5:0], B=6'111101, Y=\i9._GEN_61 [5:0]
      New connections: \i9._GEN_61 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:66$796:
      Old ports: A=\i1._GEN_61, B=62, Y=\i1._GEN_62
      New ports: A=\i1._GEN_61 [5:0], B=6'111110, Y=\i1._GEN_62 [5:0]
      New connections: \i1._GEN_62 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:73$127:
      Old ports: A=\i9._GEN_61, B=62, Y=\i9._GEN_62
      New ports: A=\i9._GEN_61 [5:0], B=6'111110, Y=\i9._GEN_62 [5:0]
      New connections: \i9._GEN_62 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:67$798:
      Old ports: A=\i1._GEN_62, B=63, Y=\i1._GEN_63
      New ports: A=\i1._GEN_62 [5:0], B=6'111111, Y=\i1._GEN_63 [5:0]
      New connections: \i1._GEN_63 [31:6] = 26'00000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:74$129:
      Old ports: A=\i9._GEN_62, B=63, Y=\i9._GEN_63
      New ports: A=\i9._GEN_62 [5:0], B=6'111111, Y=\i9._GEN_63 [5:0]
      New connections: \i9._GEN_63 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:68$800:
      Old ports: A=\i1._GEN_63, B=64, Y=\i1._GEN_64
      New ports: A={ 1'0 \i1._GEN_63 [5:0] }, B=7'1000000, Y=\i1._GEN_64 [6:0]
      New connections: \i1._GEN_64 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:75$131:
      Old ports: A=\i9._GEN_63, B=64, Y=\i9._GEN_64
      New ports: A={ 1'0 \i9._GEN_63 [5:0] }, B=7'1000000, Y=\i9._GEN_64 [6:0]
      New connections: \i9._GEN_64 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:69$802:
      Old ports: A=\i1._GEN_64, B=65, Y=\i1._GEN_65
      New ports: A=\i1._GEN_64 [6:0], B=7'1000001, Y=\i1._GEN_65 [6:0]
      New connections: \i1._GEN_65 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:76$133:
      Old ports: A=\i9._GEN_64, B=65, Y=\i9._GEN_65
      New ports: A=\i9._GEN_64 [6:0], B=7'1000001, Y=\i9._GEN_65 [6:0]
      New connections: \i9._GEN_65 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:70$804:
      Old ports: A=\i1._GEN_65, B=66, Y=\i1._GEN_66
      New ports: A=\i1._GEN_65 [6:0], B=7'1000010, Y=\i1._GEN_66 [6:0]
      New connections: \i1._GEN_66 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:77$135:
      Old ports: A=\i9._GEN_65, B=66, Y=\i9._GEN_66
      New ports: A=\i9._GEN_65 [6:0], B=7'1000010, Y=\i9._GEN_66 [6:0]
      New connections: \i9._GEN_66 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:71$806:
      Old ports: A=\i1._GEN_66, B=67, Y=\i1._GEN_67
      New ports: A=\i1._GEN_66 [6:0], B=7'1000011, Y=\i1._GEN_67 [6:0]
      New connections: \i1._GEN_67 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:78$137:
      Old ports: A=\i9._GEN_66, B=67, Y=\i9._GEN_67
      New ports: A=\i9._GEN_66 [6:0], B=7'1000011, Y=\i9._GEN_67 [6:0]
      New connections: \i9._GEN_67 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:72$808:
      Old ports: A=\i1._GEN_67, B=68, Y=\i1._GEN_68
      New ports: A=\i1._GEN_67 [6:0], B=7'1000100, Y=\i1._GEN_68 [6:0]
      New connections: \i1._GEN_68 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:79$139:
      Old ports: A=\i9._GEN_67, B=68, Y=\i9._GEN_68
      New ports: A=\i9._GEN_67 [6:0], B=7'1000100, Y=\i9._GEN_68 [6:0]
      New connections: \i9._GEN_68 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:73$810:
      Old ports: A=\i1._GEN_68, B=69, Y=\i1._GEN_69
      New ports: A=\i1._GEN_68 [6:0], B=7'1000101, Y=\i1._GEN_69 [6:0]
      New connections: \i1._GEN_69 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:80$141:
      Old ports: A=\i9._GEN_68, B=69, Y=\i9._GEN_69
      New ports: A=\i9._GEN_68 [6:0], B=7'1000101, Y=\i9._GEN_69 [6:0]
      New connections: \i9._GEN_69 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:74$812:
      Old ports: A=\i1._GEN_69, B=70, Y=\i1._GEN_70
      New ports: A=\i1._GEN_69 [6:0], B=7'1000110, Y=\i1._GEN_70 [6:0]
      New connections: \i1._GEN_70 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:81$143:
      Old ports: A=\i9._GEN_69, B=70, Y=\i9._GEN_70
      New ports: A=\i9._GEN_69 [6:0], B=7'1000110, Y=\i9._GEN_70 [6:0]
      New connections: \i9._GEN_70 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:75$814:
      Old ports: A=\i1._GEN_70, B=71, Y=\i1._GEN_71
      New ports: A=\i1._GEN_70 [6:0], B=7'1000111, Y=\i1._GEN_71 [6:0]
      New connections: \i1._GEN_71 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:82$145:
      Old ports: A=\i9._GEN_70, B=71, Y=\i9._GEN_71
      New ports: A=\i9._GEN_70 [6:0], B=7'1000111, Y=\i9._GEN_71 [6:0]
      New connections: \i9._GEN_71 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:76$816:
      Old ports: A=\i1._GEN_71, B=72, Y=\i1._GEN_72
      New ports: A=\i1._GEN_71 [6:0], B=7'1001000, Y=\i1._GEN_72 [6:0]
      New connections: \i1._GEN_72 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:83$147:
      Old ports: A=\i9._GEN_71, B=72, Y=\i9._GEN_72
      New ports: A=\i9._GEN_71 [6:0], B=7'1001000, Y=\i9._GEN_72 [6:0]
      New connections: \i9._GEN_72 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:77$818:
      Old ports: A=\i1._GEN_72, B=73, Y=\i1._GEN_73
      New ports: A=\i1._GEN_72 [6:0], B=7'1001001, Y=\i1._GEN_73 [6:0]
      New connections: \i1._GEN_73 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:84$149:
      Old ports: A=\i9._GEN_72, B=73, Y=\i9._GEN_73
      New ports: A=\i9._GEN_72 [6:0], B=7'1001001, Y=\i9._GEN_73 [6:0]
      New connections: \i9._GEN_73 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:78$820:
      Old ports: A=\i1._GEN_73, B=74, Y=\i1._GEN_74
      New ports: A=\i1._GEN_73 [6:0], B=7'1001010, Y=\i1._GEN_74 [6:0]
      New connections: \i1._GEN_74 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:85$151:
      Old ports: A=\i9._GEN_73, B=74, Y=\i9._GEN_74
      New ports: A=\i9._GEN_73 [6:0], B=7'1001010, Y=\i9._GEN_74 [6:0]
      New connections: \i9._GEN_74 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:79$822:
      Old ports: A=\i1._GEN_74, B=75, Y=\i1._GEN_75
      New ports: A=\i1._GEN_74 [6:0], B=7'1001011, Y=\i1._GEN_75 [6:0]
      New connections: \i1._GEN_75 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:86$153:
      Old ports: A=\i9._GEN_74, B=75, Y=\i9._GEN_75
      New ports: A=\i9._GEN_74 [6:0], B=7'1001011, Y=\i9._GEN_75 [6:0]
      New connections: \i9._GEN_75 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:80$824:
      Old ports: A=\i1._GEN_75, B=76, Y=\i1._GEN_76
      New ports: A=\i1._GEN_75 [6:0], B=7'1001100, Y=\i1._GEN_76 [6:0]
      New connections: \i1._GEN_76 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:87$155:
      Old ports: A=\i9._GEN_75, B=76, Y=\i9._GEN_76
      New ports: A=\i9._GEN_75 [6:0], B=7'1001100, Y=\i9._GEN_76 [6:0]
      New connections: \i9._GEN_76 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:81$826:
      Old ports: A=\i1._GEN_76, B=77, Y=\i1._GEN_77
      New ports: A=\i1._GEN_76 [6:0], B=7'1001101, Y=\i1._GEN_77 [6:0]
      New connections: \i1._GEN_77 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:88$157:
      Old ports: A=\i9._GEN_76, B=77, Y=\i9._GEN_77
      New ports: A=\i9._GEN_76 [6:0], B=7'1001101, Y=\i9._GEN_77 [6:0]
      New connections: \i9._GEN_77 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:82$828:
      Old ports: A=\i1._GEN_77, B=78, Y=\i1._GEN_78
      New ports: A=\i1._GEN_77 [6:0], B=7'1001110, Y=\i1._GEN_78 [6:0]
      New connections: \i1._GEN_78 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:89$159:
      Old ports: A=\i9._GEN_77, B=78, Y=\i9._GEN_78
      New ports: A=\i9._GEN_77 [6:0], B=7'1001110, Y=\i9._GEN_78 [6:0]
      New connections: \i9._GEN_78 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:83$830:
      Old ports: A=\i1._GEN_78, B=79, Y=\i1._GEN_79
      New ports: A=\i1._GEN_78 [6:0], B=7'1001111, Y=\i1._GEN_79 [6:0]
      New connections: \i1._GEN_79 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:90$161:
      Old ports: A=\i9._GEN_78, B=79, Y=\i9._GEN_79
      New ports: A=\i9._GEN_78 [6:0], B=7'1001111, Y=\i9._GEN_79 [6:0]
      New connections: \i9._GEN_79 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:84$832:
      Old ports: A=\i1._GEN_79, B=80, Y=\i1._GEN_80
      New ports: A=\i1._GEN_79 [6:0], B=7'1010000, Y=\i1._GEN_80 [6:0]
      New connections: \i1._GEN_80 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:91$163:
      Old ports: A=\i9._GEN_79, B=80, Y=\i9._GEN_80
      New ports: A=\i9._GEN_79 [6:0], B=7'1010000, Y=\i9._GEN_80 [6:0]
      New connections: \i9._GEN_80 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:85$834:
      Old ports: A=\i1._GEN_80, B=81, Y=\i1._GEN_81
      New ports: A=\i1._GEN_80 [6:0], B=7'1010001, Y=\i1._GEN_81 [6:0]
      New connections: \i1._GEN_81 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:92$165:
      Old ports: A=\i9._GEN_80, B=81, Y=\i9._GEN_81
      New ports: A=\i9._GEN_80 [6:0], B=7'1010001, Y=\i9._GEN_81 [6:0]
      New connections: \i9._GEN_81 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:86$836:
      Old ports: A=\i1._GEN_81, B=82, Y=\i1._GEN_82
      New ports: A=\i1._GEN_81 [6:0], B=7'1010010, Y=\i1._GEN_82 [6:0]
      New connections: \i1._GEN_82 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:93$167:
      Old ports: A=\i9._GEN_81, B=82, Y=\i9._GEN_82
      New ports: A=\i9._GEN_81 [6:0], B=7'1010010, Y=\i9._GEN_82 [6:0]
      New connections: \i9._GEN_82 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:87$838:
      Old ports: A=\i1._GEN_82, B=83, Y=\i1._GEN_83
      New ports: A=\i1._GEN_82 [6:0], B=7'1010011, Y=\i1._GEN_83 [6:0]
      New connections: \i1._GEN_83 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:94$169:
      Old ports: A=\i9._GEN_82, B=83, Y=\i9._GEN_83
      New ports: A=\i9._GEN_82 [6:0], B=7'1010011, Y=\i9._GEN_83 [6:0]
      New connections: \i9._GEN_83 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:88$840:
      Old ports: A=\i1._GEN_83, B=84, Y=\i1._GEN_84
      New ports: A=\i1._GEN_83 [6:0], B=7'1010100, Y=\i1._GEN_84 [6:0]
      New connections: \i1._GEN_84 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:95$171:
      Old ports: A=\i9._GEN_83, B=84, Y=\i9._GEN_84
      New ports: A=\i9._GEN_83 [6:0], B=7'1010100, Y=\i9._GEN_84 [6:0]
      New connections: \i9._GEN_84 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:89$842:
      Old ports: A=\i1._GEN_84, B=85, Y=\i1._GEN_85
      New ports: A=\i1._GEN_84 [6:0], B=7'1010101, Y=\i1._GEN_85 [6:0]
      New connections: \i1._GEN_85 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:96$173:
      Old ports: A=\i9._GEN_84, B=85, Y=\i9._GEN_85
      New ports: A=\i9._GEN_84 [6:0], B=7'1010101, Y=\i9._GEN_85 [6:0]
      New connections: \i9._GEN_85 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:90$844:
      Old ports: A=\i1._GEN_85, B=86, Y=\i1._GEN_86
      New ports: A=\i1._GEN_85 [6:0], B=7'1010110, Y=\i1._GEN_86 [6:0]
      New connections: \i1._GEN_86 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:97$175:
      Old ports: A=\i9._GEN_85, B=86, Y=\i9._GEN_86
      New ports: A=\i9._GEN_85 [6:0], B=7'1010110, Y=\i9._GEN_86 [6:0]
      New connections: \i9._GEN_86 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:91$846:
      Old ports: A=\i1._GEN_86, B=87, Y=\i1._GEN_87
      New ports: A=\i1._GEN_86 [6:0], B=7'1010111, Y=\i1._GEN_87 [6:0]
      New connections: \i1._GEN_87 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:98$177:
      Old ports: A=\i9._GEN_86, B=87, Y=\i9._GEN_87
      New ports: A=\i9._GEN_86 [6:0], B=7'1010111, Y=\i9._GEN_87 [6:0]
      New connections: \i9._GEN_87 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:92$848:
      Old ports: A=\i1._GEN_87, B=88, Y=\i1._GEN_88
      New ports: A=\i1._GEN_87 [6:0], B=7'1011000, Y=\i1._GEN_88 [6:0]
      New connections: \i1._GEN_88 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:99$179:
      Old ports: A=\i9._GEN_87, B=88, Y=\i9._GEN_88
      New ports: A=\i9._GEN_87 [6:0], B=7'1011000, Y=\i9._GEN_88 [6:0]
      New connections: \i9._GEN_88 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:93$850:
      Old ports: A=\i1._GEN_88, B=89, Y=\i1._GEN_89
      New ports: A=\i1._GEN_88 [6:0], B=7'1011001, Y=\i1._GEN_89 [6:0]
      New connections: \i1._GEN_89 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:100$181:
      Old ports: A=\i9._GEN_88, B=89, Y=\i9._GEN_89
      New ports: A=\i9._GEN_88 [6:0], B=7'1011001, Y=\i9._GEN_89 [6:0]
      New connections: \i9._GEN_89 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:94$852:
      Old ports: A=\i1._GEN_89, B=90, Y=\i1._GEN_90
      New ports: A=\i1._GEN_89 [6:0], B=7'1011010, Y=\i1._GEN_90 [6:0]
      New connections: \i1._GEN_90 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:101$183:
      Old ports: A=\i9._GEN_89, B=90, Y=\i9._GEN_90
      New ports: A=\i9._GEN_89 [6:0], B=7'1011010, Y=\i9._GEN_90 [6:0]
      New connections: \i9._GEN_90 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:95$854:
      Old ports: A=\i1._GEN_90, B=91, Y=\i1._GEN_91
      New ports: A=\i1._GEN_90 [6:0], B=7'1011011, Y=\i1._GEN_91 [6:0]
      New connections: \i1._GEN_91 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:102$185:
      Old ports: A=\i9._GEN_90, B=91, Y=\i9._GEN_91
      New ports: A=\i9._GEN_90 [6:0], B=7'1011011, Y=\i9._GEN_91 [6:0]
      New connections: \i9._GEN_91 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:96$856:
      Old ports: A=\i1._GEN_91, B=92, Y=\i1._GEN_92
      New ports: A=\i1._GEN_91 [6:0], B=7'1011100, Y=\i1._GEN_92 [6:0]
      New connections: \i1._GEN_92 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:103$187:
      Old ports: A=\i9._GEN_91, B=92, Y=\i9._GEN_92
      New ports: A=\i9._GEN_91 [6:0], B=7'1011100, Y=\i9._GEN_92 [6:0]
      New connections: \i9._GEN_92 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:97$858:
      Old ports: A=\i1._GEN_92, B=93, Y=\i1._GEN_93
      New ports: A=\i1._GEN_92 [6:0], B=7'1011101, Y=\i1._GEN_93 [6:0]
      New connections: \i1._GEN_93 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:104$189:
      Old ports: A=\i9._GEN_92, B=93, Y=\i9._GEN_93
      New ports: A=\i9._GEN_92 [6:0], B=7'1011101, Y=\i9._GEN_93 [6:0]
      New connections: \i9._GEN_93 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:98$860:
      Old ports: A=\i1._GEN_93, B=94, Y=\i1._GEN_94
      New ports: A=\i1._GEN_93 [6:0], B=7'1011110, Y=\i1._GEN_94 [6:0]
      New connections: \i1._GEN_94 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:105$191:
      Old ports: A=\i9._GEN_93, B=94, Y=\i9._GEN_94
      New ports: A=\i9._GEN_93 [6:0], B=7'1011110, Y=\i9._GEN_94 [6:0]
      New connections: \i9._GEN_94 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:99$862:
      Old ports: A=\i1._GEN_94, B=95, Y=\i1._GEN_95
      New ports: A=\i1._GEN_94 [6:0], B=7'1011111, Y=\i1._GEN_95 [6:0]
      New connections: \i1._GEN_95 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:106$193:
      Old ports: A=\i9._GEN_94, B=95, Y=\i9._GEN_95
      New ports: A=\i9._GEN_94 [6:0], B=7'1011111, Y=\i9._GEN_95 [6:0]
      New connections: \i9._GEN_95 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:100$864:
      Old ports: A=\i1._GEN_95, B=96, Y=\i1._GEN_96
      New ports: A=\i1._GEN_95 [6:0], B=7'1100000, Y=\i1._GEN_96 [6:0]
      New connections: \i1._GEN_96 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:107$195:
      Old ports: A=\i9._GEN_95, B=96, Y=\i9._GEN_96
      New ports: A=\i9._GEN_95 [6:0], B=7'1100000, Y=\i9._GEN_96 [6:0]
      New connections: \i9._GEN_96 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:101$866:
      Old ports: A=\i1._GEN_96, B=97, Y=\i1._GEN_97
      New ports: A=\i1._GEN_96 [6:0], B=7'1100001, Y=\i1._GEN_97 [6:0]
      New connections: \i1._GEN_97 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:108$197:
      Old ports: A=\i9._GEN_96, B=97, Y=\i9._GEN_97
      New ports: A=\i9._GEN_96 [6:0], B=7'1100001, Y=\i9._GEN_97 [6:0]
      New connections: \i9._GEN_97 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:102$868:
      Old ports: A=\i1._GEN_97, B=98, Y=\i1._GEN_98
      New ports: A=\i1._GEN_97 [6:0], B=7'1100010, Y=\i1._GEN_98 [6:0]
      New connections: \i1._GEN_98 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:109$199:
      Old ports: A=\i9._GEN_97, B=98, Y=\i9._GEN_98
      New ports: A=\i9._GEN_97 [6:0], B=7'1100010, Y=\i9._GEN_98 [6:0]
      New connections: \i9._GEN_98 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:103$870:
      Old ports: A=\i1._GEN_98, B=99, Y=\i1._GEN_99
      New ports: A=\i1._GEN_98 [6:0], B=7'1100011, Y=\i1._GEN_99 [6:0]
      New connections: \i1._GEN_99 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:110$201:
      Old ports: A=\i9._GEN_98, B=99, Y=\i9._GEN_99
      New ports: A=\i9._GEN_98 [6:0], B=7'1100011, Y=\i9._GEN_99 [6:0]
      New connections: \i9._GEN_99 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:104$872:
      Old ports: A=\i1._GEN_99, B=100, Y=\i1._GEN_100
      New ports: A=\i1._GEN_99 [6:0], B=7'1100100, Y=\i1._GEN_100 [6:0]
      New connections: \i1._GEN_100 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:111$203:
      Old ports: A=\i9._GEN_99, B=100, Y=\i9._GEN_100
      New ports: A=\i9._GEN_99 [6:0], B=7'1100100, Y=\i9._GEN_100 [6:0]
      New connections: \i9._GEN_100 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:105$874:
      Old ports: A=\i1._GEN_100, B=101, Y=\i1._GEN_101
      New ports: A=\i1._GEN_100 [6:0], B=7'1100101, Y=\i1._GEN_101 [6:0]
      New connections: \i1._GEN_101 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:112$205:
      Old ports: A=\i9._GEN_100, B=101, Y=\i9._GEN_101
      New ports: A=\i9._GEN_100 [6:0], B=7'1100101, Y=\i9._GEN_101 [6:0]
      New connections: \i9._GEN_101 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:106$876:
      Old ports: A=\i1._GEN_101, B=102, Y=\i1._GEN_102
      New ports: A=\i1._GEN_101 [6:0], B=7'1100110, Y=\i1._GEN_102 [6:0]
      New connections: \i1._GEN_102 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:113$207:
      Old ports: A=\i9._GEN_101, B=102, Y=\i9._GEN_102
      New ports: A=\i9._GEN_101 [6:0], B=7'1100110, Y=\i9._GEN_102 [6:0]
      New connections: \i9._GEN_102 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:107$878:
      Old ports: A=\i1._GEN_102, B=103, Y=\i1._GEN_103
      New ports: A=\i1._GEN_102 [6:0], B=7'1100111, Y=\i1._GEN_103 [6:0]
      New connections: \i1._GEN_103 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:114$209:
      Old ports: A=\i9._GEN_102, B=103, Y=\i9._GEN_103
      New ports: A=\i9._GEN_102 [6:0], B=7'1100111, Y=\i9._GEN_103 [6:0]
      New connections: \i9._GEN_103 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:108$880:
      Old ports: A=\i1._GEN_103, B=104, Y=\i1._GEN_104
      New ports: A=\i1._GEN_103 [6:0], B=7'1101000, Y=\i1._GEN_104 [6:0]
      New connections: \i1._GEN_104 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:115$211:
      Old ports: A=\i9._GEN_103, B=104, Y=\i9._GEN_104
      New ports: A=\i9._GEN_103 [6:0], B=7'1101000, Y=\i9._GEN_104 [6:0]
      New connections: \i9._GEN_104 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:109$882:
      Old ports: A=\i1._GEN_104, B=105, Y=\i1._GEN_105
      New ports: A=\i1._GEN_104 [6:0], B=7'1101001, Y=\i1._GEN_105 [6:0]
      New connections: \i1._GEN_105 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:116$213:
      Old ports: A=\i9._GEN_104, B=105, Y=\i9._GEN_105
      New ports: A=\i9._GEN_104 [6:0], B=7'1101001, Y=\i9._GEN_105 [6:0]
      New connections: \i9._GEN_105 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:110$884:
      Old ports: A=\i1._GEN_105, B=106, Y=\i1._GEN_106
      New ports: A=\i1._GEN_105 [6:0], B=7'1101010, Y=\i1._GEN_106 [6:0]
      New connections: \i1._GEN_106 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:117$215:
      Old ports: A=\i9._GEN_105, B=106, Y=\i9._GEN_106
      New ports: A=\i9._GEN_105 [6:0], B=7'1101010, Y=\i9._GEN_106 [6:0]
      New connections: \i9._GEN_106 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:111$886:
      Old ports: A=\i1._GEN_106, B=107, Y=\i1._GEN_107
      New ports: A=\i1._GEN_106 [6:0], B=7'1101011, Y=\i1._GEN_107 [6:0]
      New connections: \i1._GEN_107 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:118$217:
      Old ports: A=\i9._GEN_106, B=107, Y=\i9._GEN_107
      New ports: A=\i9._GEN_106 [6:0], B=7'1101011, Y=\i9._GEN_107 [6:0]
      New connections: \i9._GEN_107 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:112$888:
      Old ports: A=\i1._GEN_107, B=108, Y=\i1._GEN_108
      New ports: A=\i1._GEN_107 [6:0], B=7'1101100, Y=\i1._GEN_108 [6:0]
      New connections: \i1._GEN_108 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:119$219:
      Old ports: A=\i9._GEN_107, B=108, Y=\i9._GEN_108
      New ports: A=\i9._GEN_107 [6:0], B=7'1101100, Y=\i9._GEN_108 [6:0]
      New connections: \i9._GEN_108 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:113$890:
      Old ports: A=\i1._GEN_108, B=109, Y=\i1._GEN_109
      New ports: A=\i1._GEN_108 [6:0], B=7'1101101, Y=\i1._GEN_109 [6:0]
      New connections: \i1._GEN_109 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:120$221:
      Old ports: A=\i9._GEN_108, B=109, Y=\i9._GEN_109
      New ports: A=\i9._GEN_108 [6:0], B=7'1101101, Y=\i9._GEN_109 [6:0]
      New connections: \i9._GEN_109 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:114$892:
      Old ports: A=\i1._GEN_109, B=110, Y=\i1._GEN_110
      New ports: A=\i1._GEN_109 [6:0], B=7'1101110, Y=\i1._GEN_110 [6:0]
      New connections: \i1._GEN_110 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:121$223:
      Old ports: A=\i9._GEN_109, B=110, Y=\i9._GEN_110
      New ports: A=\i9._GEN_109 [6:0], B=7'1101110, Y=\i9._GEN_110 [6:0]
      New connections: \i9._GEN_110 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:115$894:
      Old ports: A=\i1._GEN_110, B=111, Y=\i1._GEN_111
      New ports: A=\i1._GEN_110 [6:0], B=7'1101111, Y=\i1._GEN_111 [6:0]
      New connections: \i1._GEN_111 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:122$225:
      Old ports: A=\i9._GEN_110, B=111, Y=\i9._GEN_111
      New ports: A=\i9._GEN_110 [6:0], B=7'1101111, Y=\i9._GEN_111 [6:0]
      New connections: \i9._GEN_111 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:116$896:
      Old ports: A=\i1._GEN_111, B=112, Y=\i1._GEN_112
      New ports: A=\i1._GEN_111 [6:0], B=7'1110000, Y=\i1._GEN_112 [6:0]
      New connections: \i1._GEN_112 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:123$227:
      Old ports: A=\i9._GEN_111, B=112, Y=\i9._GEN_112
      New ports: A=\i9._GEN_111 [6:0], B=7'1110000, Y=\i9._GEN_112 [6:0]
      New connections: \i9._GEN_112 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:117$898:
      Old ports: A=\i1._GEN_112, B=113, Y=\i1._GEN_113
      New ports: A=\i1._GEN_112 [6:0], B=7'1110001, Y=\i1._GEN_113 [6:0]
      New connections: \i1._GEN_113 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:124$229:
      Old ports: A=\i9._GEN_112, B=113, Y=\i9._GEN_113
      New ports: A=\i9._GEN_112 [6:0], B=7'1110001, Y=\i9._GEN_113 [6:0]
      New connections: \i9._GEN_113 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:118$900:
      Old ports: A=\i1._GEN_113, B=114, Y=\i1._GEN_114
      New ports: A=\i1._GEN_113 [6:0], B=7'1110010, Y=\i1._GEN_114 [6:0]
      New connections: \i1._GEN_114 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:125$231:
      Old ports: A=\i9._GEN_113, B=114, Y=\i9._GEN_114
      New ports: A=\i9._GEN_113 [6:0], B=7'1110010, Y=\i9._GEN_114 [6:0]
      New connections: \i9._GEN_114 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:119$902:
      Old ports: A=\i1._GEN_114, B=115, Y=\i1._GEN_115
      New ports: A=\i1._GEN_114 [6:0], B=7'1110011, Y=\i1._GEN_115 [6:0]
      New connections: \i1._GEN_115 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:126$233:
      Old ports: A=\i9._GEN_114, B=115, Y=\i9._GEN_115
      New ports: A=\i9._GEN_114 [6:0], B=7'1110011, Y=\i9._GEN_115 [6:0]
      New connections: \i9._GEN_115 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:120$904:
      Old ports: A=\i1._GEN_115, B=116, Y=\i1._GEN_116
      New ports: A=\i1._GEN_115 [6:0], B=7'1110100, Y=\i1._GEN_116 [6:0]
      New connections: \i1._GEN_116 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:127$235:
      Old ports: A=\i9._GEN_115, B=116, Y=\i9._GEN_116
      New ports: A=\i9._GEN_115 [6:0], B=7'1110100, Y=\i9._GEN_116 [6:0]
      New connections: \i9._GEN_116 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:121$906:
      Old ports: A=\i1._GEN_116, B=117, Y=\i1._GEN_117
      New ports: A=\i1._GEN_116 [6:0], B=7'1110101, Y=\i1._GEN_117 [6:0]
      New connections: \i1._GEN_117 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:128$237:
      Old ports: A=\i9._GEN_116, B=117, Y=\i9._GEN_117
      New ports: A=\i9._GEN_116 [6:0], B=7'1110101, Y=\i9._GEN_117 [6:0]
      New connections: \i9._GEN_117 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:122$908:
      Old ports: A=\i1._GEN_117, B=118, Y=\i1._GEN_118
      New ports: A=\i1._GEN_117 [6:0], B=7'1110110, Y=\i1._GEN_118 [6:0]
      New connections: \i1._GEN_118 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:129$239:
      Old ports: A=\i9._GEN_117, B=118, Y=\i9._GEN_118
      New ports: A=\i9._GEN_117 [6:0], B=7'1110110, Y=\i9._GEN_118 [6:0]
      New connections: \i9._GEN_118 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:123$910:
      Old ports: A=\i1._GEN_118, B=119, Y=\i1._GEN_119
      New ports: A=\i1._GEN_118 [6:0], B=7'1110111, Y=\i1._GEN_119 [6:0]
      New connections: \i1._GEN_119 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:130$241:
      Old ports: A=\i9._GEN_118, B=119, Y=\i9._GEN_119
      New ports: A=\i9._GEN_118 [6:0], B=7'1110111, Y=\i9._GEN_119 [6:0]
      New connections: \i9._GEN_119 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:124$912:
      Old ports: A=\i1._GEN_119, B=120, Y=\i1._GEN_120
      New ports: A=\i1._GEN_119 [6:0], B=7'1111000, Y=\i1._GEN_120 [6:0]
      New connections: \i1._GEN_120 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:131$243:
      Old ports: A=\i9._GEN_119, B=120, Y=\i9._GEN_120
      New ports: A=\i9._GEN_119 [6:0], B=7'1111000, Y=\i9._GEN_120 [6:0]
      New connections: \i9._GEN_120 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:125$914:
      Old ports: A=\i1._GEN_120, B=121, Y=\i1._GEN_121
      New ports: A=\i1._GEN_120 [6:0], B=7'1111001, Y=\i1._GEN_121 [6:0]
      New connections: \i1._GEN_121 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:132$245:
      Old ports: A=\i9._GEN_120, B=121, Y=\i9._GEN_121
      New ports: A=\i9._GEN_120 [6:0], B=7'1111001, Y=\i9._GEN_121 [6:0]
      New connections: \i9._GEN_121 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:126$916:
      Old ports: A=\i1._GEN_121, B=122, Y=\i1._GEN_122
      New ports: A=\i1._GEN_121 [6:0], B=7'1111010, Y=\i1._GEN_122 [6:0]
      New connections: \i1._GEN_122 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:133$247:
      Old ports: A=\i9._GEN_121, B=122, Y=\i9._GEN_122
      New ports: A=\i9._GEN_121 [6:0], B=7'1111010, Y=\i9._GEN_122 [6:0]
      New connections: \i9._GEN_122 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:127$918:
      Old ports: A=\i1._GEN_122, B=123, Y=\i1._GEN_123
      New ports: A=\i1._GEN_122 [6:0], B=7'1111011, Y=\i1._GEN_123 [6:0]
      New connections: \i1._GEN_123 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:134$249:
      Old ports: A=\i9._GEN_122, B=123, Y=\i9._GEN_123
      New ports: A=\i9._GEN_122 [6:0], B=7'1111011, Y=\i9._GEN_123 [6:0]
      New connections: \i9._GEN_123 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:128$920:
      Old ports: A=\i1._GEN_123, B=124, Y=\i1._GEN_124
      New ports: A=\i1._GEN_123 [6:0], B=7'1111100, Y=\i1._GEN_124 [6:0]
      New connections: \i1._GEN_124 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:135$251:
      Old ports: A=\i9._GEN_123, B=124, Y=\i9._GEN_124
      New ports: A=\i9._GEN_123 [6:0], B=7'1111100, Y=\i9._GEN_124 [6:0]
      New connections: \i9._GEN_124 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:129$922:
      Old ports: A=\i1._GEN_124, B=125, Y=\i1._GEN_125
      New ports: A=\i1._GEN_124 [6:0], B=7'1111101, Y=\i1._GEN_125 [6:0]
      New connections: \i1._GEN_125 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:136$253:
      Old ports: A=\i9._GEN_124, B=125, Y=\i9._GEN_125
      New ports: A=\i9._GEN_124 [6:0], B=7'1111101, Y=\i9._GEN_125 [6:0]
      New connections: \i9._GEN_125 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:130$924:
      Old ports: A=\i1._GEN_125, B=126, Y=\i1._GEN_126
      New ports: A=\i1._GEN_125 [6:0], B=7'1111110, Y=\i1._GEN_126 [6:0]
      New connections: \i1._GEN_126 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:137$255:
      Old ports: A=\i9._GEN_125, B=126, Y=\i9._GEN_126
      New ports: A=\i9._GEN_125 [6:0], B=7'1111110, Y=\i9._GEN_126 [6:0]
      New connections: \i9._GEN_126 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:131$926:
      Old ports: A=\i1._GEN_126, B=127, Y=\i1._GEN_127
      New ports: A=\i1._GEN_126 [6:0], B=7'1111111, Y=\i1._GEN_127 [6:0]
      New connections: \i1._GEN_127 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:138$257:
      Old ports: A=\i9._GEN_126, B=127, Y=\i9._GEN_127
      New ports: A=\i9._GEN_126 [6:0], B=7'1111111, Y=\i9._GEN_127 [6:0]
      New connections: \i9._GEN_127 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:132$928:
      Old ports: A=\i1._GEN_127, B=128, Y=\i1._GEN_128
      New ports: A={ 1'0 \i1._GEN_127 [6:0] }, B=8'10000000, Y=\i1._GEN_128 [7:0]
      New connections: \i1._GEN_128 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:139$259:
      Old ports: A=\i9._GEN_127, B=128, Y=\i9._GEN_128
      New ports: A={ 1'0 \i9._GEN_127 [6:0] }, B=8'10000000, Y=\i9._GEN_128 [7:0]
      New connections: \i9._GEN_128 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:133$930:
      Old ports: A=\i1._GEN_128, B=129, Y=\i1._GEN_129
      New ports: A=\i1._GEN_128 [7:0], B=8'10000001, Y=\i1._GEN_129 [7:0]
      New connections: \i1._GEN_129 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:140$261:
      Old ports: A=\i9._GEN_128, B=129, Y=\i9._GEN_129
      New ports: A=\i9._GEN_128 [7:0], B=8'10000001, Y=\i9._GEN_129 [7:0]
      New connections: \i9._GEN_129 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:134$932:
      Old ports: A=\i1._GEN_129, B=130, Y=\i1._GEN_130
      New ports: A=\i1._GEN_129 [7:0], B=8'10000010, Y=\i1._GEN_130 [7:0]
      New connections: \i1._GEN_130 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:141$263:
      Old ports: A=\i9._GEN_129, B=130, Y=\i9._GEN_130
      New ports: A=\i9._GEN_129 [7:0], B=8'10000010, Y=\i9._GEN_130 [7:0]
      New connections: \i9._GEN_130 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:135$934:
      Old ports: A=\i1._GEN_130, B=131, Y=\i1._GEN_131
      New ports: A=\i1._GEN_130 [7:0], B=8'10000011, Y=\i1._GEN_131 [7:0]
      New connections: \i1._GEN_131 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:142$265:
      Old ports: A=\i9._GEN_130, B=131, Y=\i9._GEN_131
      New ports: A=\i9._GEN_130 [7:0], B=8'10000011, Y=\i9._GEN_131 [7:0]
      New connections: \i9._GEN_131 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:136$936:
      Old ports: A=\i1._GEN_131, B=132, Y=\i1._GEN_132
      New ports: A=\i1._GEN_131 [7:0], B=8'10000100, Y=\i1._GEN_132 [7:0]
      New connections: \i1._GEN_132 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:143$267:
      Old ports: A=\i9._GEN_131, B=132, Y=\i9._GEN_132
      New ports: A=\i9._GEN_131 [7:0], B=8'10000100, Y=\i9._GEN_132 [7:0]
      New connections: \i9._GEN_132 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:137$938:
      Old ports: A=\i1._GEN_132, B=133, Y=\i1._GEN_133
      New ports: A=\i1._GEN_132 [7:0], B=8'10000101, Y=\i1._GEN_133 [7:0]
      New connections: \i1._GEN_133 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:144$269:
      Old ports: A=\i9._GEN_132, B=133, Y=\i9._GEN_133
      New ports: A=\i9._GEN_132 [7:0], B=8'10000101, Y=\i9._GEN_133 [7:0]
      New connections: \i9._GEN_133 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:138$940:
      Old ports: A=\i1._GEN_133, B=134, Y=\i1._GEN_134
      New ports: A=\i1._GEN_133 [7:0], B=8'10000110, Y=\i1._GEN_134 [7:0]
      New connections: \i1._GEN_134 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:145$271:
      Old ports: A=\i9._GEN_133, B=134, Y=\i9._GEN_134
      New ports: A=\i9._GEN_133 [7:0], B=8'10000110, Y=\i9._GEN_134 [7:0]
      New connections: \i9._GEN_134 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:139$942:
      Old ports: A=\i1._GEN_134, B=135, Y=\i1._GEN_135
      New ports: A=\i1._GEN_134 [7:0], B=8'10000111, Y=\i1._GEN_135 [7:0]
      New connections: \i1._GEN_135 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:146$273:
      Old ports: A=\i9._GEN_134, B=135, Y=\i9._GEN_135
      New ports: A=\i9._GEN_134 [7:0], B=8'10000111, Y=\i9._GEN_135 [7:0]
      New connections: \i9._GEN_135 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:140$944:
      Old ports: A=\i1._GEN_135, B=136, Y=\i1._GEN_136
      New ports: A=\i1._GEN_135 [7:0], B=8'10001000, Y=\i1._GEN_136 [7:0]
      New connections: \i1._GEN_136 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:147$275:
      Old ports: A=\i9._GEN_135, B=136, Y=\i9._GEN_136
      New ports: A=\i9._GEN_135 [7:0], B=8'10001000, Y=\i9._GEN_136 [7:0]
      New connections: \i9._GEN_136 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:141$946:
      Old ports: A=\i1._GEN_136, B=137, Y=\i1._GEN_137
      New ports: A=\i1._GEN_136 [7:0], B=8'10001001, Y=\i1._GEN_137 [7:0]
      New connections: \i1._GEN_137 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:148$277:
      Old ports: A=\i9._GEN_136, B=137, Y=\i9._GEN_137
      New ports: A=\i9._GEN_136 [7:0], B=8'10001001, Y=\i9._GEN_137 [7:0]
      New connections: \i9._GEN_137 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:142$948:
      Old ports: A=\i1._GEN_137, B=138, Y=\i1._GEN_138
      New ports: A=\i1._GEN_137 [7:0], B=8'10001010, Y=\i1._GEN_138 [7:0]
      New connections: \i1._GEN_138 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:149$279:
      Old ports: A=\i9._GEN_137, B=138, Y=\i9._GEN_138
      New ports: A=\i9._GEN_137 [7:0], B=8'10001010, Y=\i9._GEN_138 [7:0]
      New connections: \i9._GEN_138 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:143$950:
      Old ports: A=\i1._GEN_138, B=139, Y=\i1._GEN_139
      New ports: A=\i1._GEN_138 [7:0], B=8'10001011, Y=\i1._GEN_139 [7:0]
      New connections: \i1._GEN_139 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:150$281:
      Old ports: A=\i9._GEN_138, B=139, Y=\i9._GEN_139
      New ports: A=\i9._GEN_138 [7:0], B=8'10001011, Y=\i9._GEN_139 [7:0]
      New connections: \i9._GEN_139 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:144$952:
      Old ports: A=\i1._GEN_139, B=140, Y=\i1._GEN_140
      New ports: A=\i1._GEN_139 [7:0], B=8'10001100, Y=\i1._GEN_140 [7:0]
      New connections: \i1._GEN_140 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:151$283:
      Old ports: A=\i9._GEN_139, B=140, Y=\i9._GEN_140
      New ports: A=\i9._GEN_139 [7:0], B=8'10001100, Y=\i9._GEN_140 [7:0]
      New connections: \i9._GEN_140 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:145$954:
      Old ports: A=\i1._GEN_140, B=141, Y=\i1._GEN_141
      New ports: A=\i1._GEN_140 [7:0], B=8'10001101, Y=\i1._GEN_141 [7:0]
      New connections: \i1._GEN_141 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:152$285:
      Old ports: A=\i9._GEN_140, B=141, Y=\i9._GEN_141
      New ports: A=\i9._GEN_140 [7:0], B=8'10001101, Y=\i9._GEN_141 [7:0]
      New connections: \i9._GEN_141 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:146$956:
      Old ports: A=\i1._GEN_141, B=142, Y=\i1._GEN_142
      New ports: A=\i1._GEN_141 [7:0], B=8'10001110, Y=\i1._GEN_142 [7:0]
      New connections: \i1._GEN_142 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:153$287:
      Old ports: A=\i9._GEN_141, B=142, Y=\i9._GEN_142
      New ports: A=\i9._GEN_141 [7:0], B=8'10001110, Y=\i9._GEN_142 [7:0]
      New connections: \i9._GEN_142 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:147$958:
      Old ports: A=\i1._GEN_142, B=143, Y=\i1._GEN_143
      New ports: A=\i1._GEN_142 [7:0], B=8'10001111, Y=\i1._GEN_143 [7:0]
      New connections: \i1._GEN_143 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:154$289:
      Old ports: A=\i9._GEN_142, B=143, Y=\i9._GEN_143
      New ports: A=\i9._GEN_142 [7:0], B=8'10001111, Y=\i9._GEN_143 [7:0]
      New connections: \i9._GEN_143 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:148$960:
      Old ports: A=\i1._GEN_143, B=144, Y=\i1._GEN_144
      New ports: A=\i1._GEN_143 [7:0], B=8'10010000, Y=\i1._GEN_144 [7:0]
      New connections: \i1._GEN_144 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:155$291:
      Old ports: A=\i9._GEN_143, B=144, Y=\i9._GEN_144
      New ports: A=\i9._GEN_143 [7:0], B=8'10010000, Y=\i9._GEN_144 [7:0]
      New connections: \i9._GEN_144 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:149$962:
      Old ports: A=\i1._GEN_144, B=145, Y=\i1._GEN_145
      New ports: A=\i1._GEN_144 [7:0], B=8'10010001, Y=\i1._GEN_145 [7:0]
      New connections: \i1._GEN_145 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:156$293:
      Old ports: A=\i9._GEN_144, B=145, Y=\i9._GEN_145
      New ports: A=\i9._GEN_144 [7:0], B=8'10010001, Y=\i9._GEN_145 [7:0]
      New connections: \i9._GEN_145 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:150$964:
      Old ports: A=\i1._GEN_145, B=146, Y=\i1._GEN_146
      New ports: A=\i1._GEN_145 [7:0], B=8'10010010, Y=\i1._GEN_146 [7:0]
      New connections: \i1._GEN_146 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:157$295:
      Old ports: A=\i9._GEN_145, B=146, Y=\i9._GEN_146
      New ports: A=\i9._GEN_145 [7:0], B=8'10010010, Y=\i9._GEN_146 [7:0]
      New connections: \i9._GEN_146 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:151$966:
      Old ports: A=\i1._GEN_146, B=147, Y=\i1._GEN_147
      New ports: A=\i1._GEN_146 [7:0], B=8'10010011, Y=\i1._GEN_147 [7:0]
      New connections: \i1._GEN_147 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:158$297:
      Old ports: A=\i9._GEN_146, B=147, Y=\i9._GEN_147
      New ports: A=\i9._GEN_146 [7:0], B=8'10010011, Y=\i9._GEN_147 [7:0]
      New connections: \i9._GEN_147 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:152$968:
      Old ports: A=\i1._GEN_147, B=148, Y=\i1._GEN_148
      New ports: A=\i1._GEN_147 [7:0], B=8'10010100, Y=\i1._GEN_148 [7:0]
      New connections: \i1._GEN_148 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:159$299:
      Old ports: A=\i9._GEN_147, B=148, Y=\i9._GEN_148
      New ports: A=\i9._GEN_147 [7:0], B=8'10010100, Y=\i9._GEN_148 [7:0]
      New connections: \i9._GEN_148 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:153$970:
      Old ports: A=\i1._GEN_148, B=149, Y=\i1._GEN_149
      New ports: A=\i1._GEN_148 [7:0], B=8'10010101, Y=\i1._GEN_149 [7:0]
      New connections: \i1._GEN_149 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:160$301:
      Old ports: A=\i9._GEN_148, B=149, Y=\i9._GEN_149
      New ports: A=\i9._GEN_148 [7:0], B=8'10010101, Y=\i9._GEN_149 [7:0]
      New connections: \i9._GEN_149 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:154$972:
      Old ports: A=\i1._GEN_149, B=150, Y=\i1._GEN_150
      New ports: A=\i1._GEN_149 [7:0], B=8'10010110, Y=\i1._GEN_150 [7:0]
      New connections: \i1._GEN_150 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:161$303:
      Old ports: A=\i9._GEN_149, B=150, Y=\i9._GEN_150
      New ports: A=\i9._GEN_149 [7:0], B=8'10010110, Y=\i9._GEN_150 [7:0]
      New connections: \i9._GEN_150 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:155$974:
      Old ports: A=\i1._GEN_150, B=151, Y=\i1._GEN_151
      New ports: A=\i1._GEN_150 [7:0], B=8'10010111, Y=\i1._GEN_151 [7:0]
      New connections: \i1._GEN_151 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:162$305:
      Old ports: A=\i9._GEN_150, B=151, Y=\i9._GEN_151
      New ports: A=\i9._GEN_150 [7:0], B=8'10010111, Y=\i9._GEN_151 [7:0]
      New connections: \i9._GEN_151 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:156$976:
      Old ports: A=\i1._GEN_151, B=152, Y=\i1._GEN_152
      New ports: A=\i1._GEN_151 [7:0], B=8'10011000, Y=\i1._GEN_152 [7:0]
      New connections: \i1._GEN_152 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:163$307:
      Old ports: A=\i9._GEN_151, B=152, Y=\i9._GEN_152
      New ports: A=\i9._GEN_151 [7:0], B=8'10011000, Y=\i9._GEN_152 [7:0]
      New connections: \i9._GEN_152 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:157$978:
      Old ports: A=\i1._GEN_152, B=153, Y=\i1._GEN_153
      New ports: A=\i1._GEN_152 [7:0], B=8'10011001, Y=\i1._GEN_153 [7:0]
      New connections: \i1._GEN_153 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:164$309:
      Old ports: A=\i9._GEN_152, B=153, Y=\i9._GEN_153
      New ports: A=\i9._GEN_152 [7:0], B=8'10011001, Y=\i9._GEN_153 [7:0]
      New connections: \i9._GEN_153 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:158$980:
      Old ports: A=\i1._GEN_153, B=154, Y=\i1._GEN_154
      New ports: A=\i1._GEN_153 [7:0], B=8'10011010, Y=\i1._GEN_154 [7:0]
      New connections: \i1._GEN_154 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:165$311:
      Old ports: A=\i9._GEN_153, B=154, Y=\i9._GEN_154
      New ports: A=\i9._GEN_153 [7:0], B=8'10011010, Y=\i9._GEN_154 [7:0]
      New connections: \i9._GEN_154 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:159$982:
      Old ports: A=\i1._GEN_154, B=155, Y=\i1._GEN_155
      New ports: A=\i1._GEN_154 [7:0], B=8'10011011, Y=\i1._GEN_155 [7:0]
      New connections: \i1._GEN_155 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:166$313:
      Old ports: A=\i9._GEN_154, B=155, Y=\i9._GEN_155
      New ports: A=\i9._GEN_154 [7:0], B=8'10011011, Y=\i9._GEN_155 [7:0]
      New connections: \i9._GEN_155 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:160$984:
      Old ports: A=\i1._GEN_155, B=156, Y=\i1._GEN_156
      New ports: A=\i1._GEN_155 [7:0], B=8'10011100, Y=\i1._GEN_156 [7:0]
      New connections: \i1._GEN_156 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:167$315:
      Old ports: A=\i9._GEN_155, B=156, Y=\i9._GEN_156
      New ports: A=\i9._GEN_155 [7:0], B=8'10011100, Y=\i9._GEN_156 [7:0]
      New connections: \i9._GEN_156 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:161$986:
      Old ports: A=\i1._GEN_156, B=157, Y=\i1._GEN_157
      New ports: A=\i1._GEN_156 [7:0], B=8'10011101, Y=\i1._GEN_157 [7:0]
      New connections: \i1._GEN_157 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:168$317:
      Old ports: A=\i9._GEN_156, B=157, Y=\i9._GEN_157
      New ports: A=\i9._GEN_156 [7:0], B=8'10011101, Y=\i9._GEN_157 [7:0]
      New connections: \i9._GEN_157 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:162$988:
      Old ports: A=\i1._GEN_157, B=158, Y=\i1._GEN_158
      New ports: A=\i1._GEN_157 [7:0], B=8'10011110, Y=\i1._GEN_158 [7:0]
      New connections: \i1._GEN_158 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:169$319:
      Old ports: A=\i9._GEN_157, B=158, Y=\i9._GEN_158
      New ports: A=\i9._GEN_157 [7:0], B=8'10011110, Y=\i9._GEN_158 [7:0]
      New connections: \i9._GEN_158 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:163$990:
      Old ports: A=\i1._GEN_158, B=159, Y=\i1._GEN_159
      New ports: A=\i1._GEN_158 [7:0], B=8'10011111, Y=\i1._GEN_159 [7:0]
      New connections: \i1._GEN_159 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:170$321:
      Old ports: A=\i9._GEN_158, B=159, Y=\i9._GEN_159
      New ports: A=\i9._GEN_158 [7:0], B=8'10011111, Y=\i9._GEN_159 [7:0]
      New connections: \i9._GEN_159 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:164$992:
      Old ports: A=\i1._GEN_159, B=160, Y=\i1._GEN_160
      New ports: A=\i1._GEN_159 [7:0], B=8'10100000, Y=\i1._GEN_160 [7:0]
      New connections: \i1._GEN_160 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:171$323:
      Old ports: A=\i9._GEN_159, B=160, Y=\i9._GEN_160
      New ports: A=\i9._GEN_159 [7:0], B=8'10100000, Y=\i9._GEN_160 [7:0]
      New connections: \i9._GEN_160 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:165$994:
      Old ports: A=\i1._GEN_160, B=161, Y=\i1._GEN_161
      New ports: A=\i1._GEN_160 [7:0], B=8'10100001, Y=\i1._GEN_161 [7:0]
      New connections: \i1._GEN_161 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:172$325:
      Old ports: A=\i9._GEN_160, B=161, Y=\i9._GEN_161
      New ports: A=\i9._GEN_160 [7:0], B=8'10100001, Y=\i9._GEN_161 [7:0]
      New connections: \i9._GEN_161 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:166$996:
      Old ports: A=\i1._GEN_161, B=162, Y=\i1._GEN_162
      New ports: A=\i1._GEN_161 [7:0], B=8'10100010, Y=\i1._GEN_162 [7:0]
      New connections: \i1._GEN_162 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:173$327:
      Old ports: A=\i9._GEN_161, B=162, Y=\i9._GEN_162
      New ports: A=\i9._GEN_161 [7:0], B=8'10100010, Y=\i9._GEN_162 [7:0]
      New connections: \i9._GEN_162 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:167$998:
      Old ports: A=\i1._GEN_162, B=163, Y=\i1._GEN_163
      New ports: A=\i1._GEN_162 [7:0], B=8'10100011, Y=\i1._GEN_163 [7:0]
      New connections: \i1._GEN_163 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:174$329:
      Old ports: A=\i9._GEN_162, B=163, Y=\i9._GEN_163
      New ports: A=\i9._GEN_162 [7:0], B=8'10100011, Y=\i9._GEN_163 [7:0]
      New connections: \i9._GEN_163 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:168$1000:
      Old ports: A=\i1._GEN_163, B=164, Y=\i1._GEN_164
      New ports: A=\i1._GEN_163 [7:0], B=8'10100100, Y=\i1._GEN_164 [7:0]
      New connections: \i1._GEN_164 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:175$331:
      Old ports: A=\i9._GEN_163, B=164, Y=\i9._GEN_164
      New ports: A=\i9._GEN_163 [7:0], B=8'10100100, Y=\i9._GEN_164 [7:0]
      New connections: \i9._GEN_164 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:169$1002:
      Old ports: A=\i1._GEN_164, B=165, Y=\i1._GEN_165
      New ports: A=\i1._GEN_164 [7:0], B=8'10100101, Y=\i1._GEN_165 [7:0]
      New connections: \i1._GEN_165 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:176$333:
      Old ports: A=\i9._GEN_164, B=165, Y=\i9._GEN_165
      New ports: A=\i9._GEN_164 [7:0], B=8'10100101, Y=\i9._GEN_165 [7:0]
      New connections: \i9._GEN_165 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:170$1004:
      Old ports: A=\i1._GEN_165, B=166, Y=\i1._GEN_166
      New ports: A=\i1._GEN_165 [7:0], B=8'10100110, Y=\i1._GEN_166 [7:0]
      New connections: \i1._GEN_166 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:177$335:
      Old ports: A=\i9._GEN_165, B=166, Y=\i9._GEN_166
      New ports: A=\i9._GEN_165 [7:0], B=8'10100110, Y=\i9._GEN_166 [7:0]
      New connections: \i9._GEN_166 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:171$1006:
      Old ports: A=\i1._GEN_166, B=167, Y=\i1._GEN_167
      New ports: A=\i1._GEN_166 [7:0], B=8'10100111, Y=\i1._GEN_167 [7:0]
      New connections: \i1._GEN_167 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:178$337:
      Old ports: A=\i9._GEN_166, B=167, Y=\i9._GEN_167
      New ports: A=\i9._GEN_166 [7:0], B=8'10100111, Y=\i9._GEN_167 [7:0]
      New connections: \i9._GEN_167 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:172$1008:
      Old ports: A=\i1._GEN_167, B=168, Y=\i1._GEN_168
      New ports: A=\i1._GEN_167 [7:0], B=8'10101000, Y=\i1._GEN_168 [7:0]
      New connections: \i1._GEN_168 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:179$339:
      Old ports: A=\i9._GEN_167, B=168, Y=\i9._GEN_168
      New ports: A=\i9._GEN_167 [7:0], B=8'10101000, Y=\i9._GEN_168 [7:0]
      New connections: \i9._GEN_168 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:173$1010:
      Old ports: A=\i1._GEN_168, B=169, Y=\i1._GEN_169
      New ports: A=\i1._GEN_168 [7:0], B=8'10101001, Y=\i1._GEN_169 [7:0]
      New connections: \i1._GEN_169 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:180$341:
      Old ports: A=\i9._GEN_168, B=169, Y=\i9._GEN_169
      New ports: A=\i9._GEN_168 [7:0], B=8'10101001, Y=\i9._GEN_169 [7:0]
      New connections: \i9._GEN_169 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:174$1012:
      Old ports: A=\i1._GEN_169, B=170, Y=\i1._GEN_170
      New ports: A=\i1._GEN_169 [7:0], B=8'10101010, Y=\i1._GEN_170 [7:0]
      New connections: \i1._GEN_170 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:181$343:
      Old ports: A=\i9._GEN_169, B=170, Y=\i9._GEN_170
      New ports: A=\i9._GEN_169 [7:0], B=8'10101010, Y=\i9._GEN_170 [7:0]
      New connections: \i9._GEN_170 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:175$1014:
      Old ports: A=\i1._GEN_170, B=171, Y=\i1._GEN_171
      New ports: A=\i1._GEN_170 [7:0], B=8'10101011, Y=\i1._GEN_171 [7:0]
      New connections: \i1._GEN_171 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:182$345:
      Old ports: A=\i9._GEN_170, B=171, Y=\i9._GEN_171
      New ports: A=\i9._GEN_170 [7:0], B=8'10101011, Y=\i9._GEN_171 [7:0]
      New connections: \i9._GEN_171 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:176$1016:
      Old ports: A=\i1._GEN_171, B=172, Y=\i1._GEN_172
      New ports: A=\i1._GEN_171 [7:0], B=8'10101100, Y=\i1._GEN_172 [7:0]
      New connections: \i1._GEN_172 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:183$347:
      Old ports: A=\i9._GEN_171, B=172, Y=\i9._GEN_172
      New ports: A=\i9._GEN_171 [7:0], B=8'10101100, Y=\i9._GEN_172 [7:0]
      New connections: \i9._GEN_172 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:177$1018:
      Old ports: A=\i1._GEN_172, B=173, Y=\i1._GEN_173
      New ports: A=\i1._GEN_172 [7:0], B=8'10101101, Y=\i1._GEN_173 [7:0]
      New connections: \i1._GEN_173 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:184$349:
      Old ports: A=\i9._GEN_172, B=173, Y=\i9._GEN_173
      New ports: A=\i9._GEN_172 [7:0], B=8'10101101, Y=\i9._GEN_173 [7:0]
      New connections: \i9._GEN_173 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:178$1020:
      Old ports: A=\i1._GEN_173, B=174, Y=\i1._GEN_174
      New ports: A=\i1._GEN_173 [7:0], B=8'10101110, Y=\i1._GEN_174 [7:0]
      New connections: \i1._GEN_174 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:185$351:
      Old ports: A=\i9._GEN_173, B=174, Y=\i9._GEN_174
      New ports: A=\i9._GEN_173 [7:0], B=8'10101110, Y=\i9._GEN_174 [7:0]
      New connections: \i9._GEN_174 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:179$1022:
      Old ports: A=\i1._GEN_174, B=175, Y=\i1._GEN_175
      New ports: A=\i1._GEN_174 [7:0], B=8'10101111, Y=\i1._GEN_175 [7:0]
      New connections: \i1._GEN_175 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:186$353:
      Old ports: A=\i9._GEN_174, B=175, Y=\i9._GEN_175
      New ports: A=\i9._GEN_174 [7:0], B=8'10101111, Y=\i9._GEN_175 [7:0]
      New connections: \i9._GEN_175 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:180$1024:
      Old ports: A=\i1._GEN_175, B=176, Y=\i1._GEN_176
      New ports: A=\i1._GEN_175 [7:0], B=8'10110000, Y=\i1._GEN_176 [7:0]
      New connections: \i1._GEN_176 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:187$355:
      Old ports: A=\i9._GEN_175, B=176, Y=\i9._GEN_176
      New ports: A=\i9._GEN_175 [7:0], B=8'10110000, Y=\i9._GEN_176 [7:0]
      New connections: \i9._GEN_176 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:181$1026:
      Old ports: A=\i1._GEN_176, B=177, Y=\i1._GEN_177
      New ports: A=\i1._GEN_176 [7:0], B=8'10110001, Y=\i1._GEN_177 [7:0]
      New connections: \i1._GEN_177 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:188$357:
      Old ports: A=\i9._GEN_176, B=177, Y=\i9._GEN_177
      New ports: A=\i9._GEN_176 [7:0], B=8'10110001, Y=\i9._GEN_177 [7:0]
      New connections: \i9._GEN_177 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:182$1028:
      Old ports: A=\i1._GEN_177, B=178, Y=\i1._GEN_178
      New ports: A=\i1._GEN_177 [7:0], B=8'10110010, Y=\i1._GEN_178 [7:0]
      New connections: \i1._GEN_178 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:189$359:
      Old ports: A=\i9._GEN_177, B=178, Y=\i9._GEN_178
      New ports: A=\i9._GEN_177 [7:0], B=8'10110010, Y=\i9._GEN_178 [7:0]
      New connections: \i9._GEN_178 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:183$1030:
      Old ports: A=\i1._GEN_178, B=179, Y=\i1._GEN_179
      New ports: A=\i1._GEN_178 [7:0], B=8'10110011, Y=\i1._GEN_179 [7:0]
      New connections: \i1._GEN_179 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:190$361:
      Old ports: A=\i9._GEN_178, B=179, Y=\i9._GEN_179
      New ports: A=\i9._GEN_178 [7:0], B=8'10110011, Y=\i9._GEN_179 [7:0]
      New connections: \i9._GEN_179 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:184$1032:
      Old ports: A=\i1._GEN_179, B=180, Y=\i1._GEN_180
      New ports: A=\i1._GEN_179 [7:0], B=8'10110100, Y=\i1._GEN_180 [7:0]
      New connections: \i1._GEN_180 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:191$363:
      Old ports: A=\i9._GEN_179, B=180, Y=\i9._GEN_180
      New ports: A=\i9._GEN_179 [7:0], B=8'10110100, Y=\i9._GEN_180 [7:0]
      New connections: \i9._GEN_180 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:185$1034:
      Old ports: A=\i1._GEN_180, B=181, Y=\i1._GEN_181
      New ports: A=\i1._GEN_180 [7:0], B=8'10110101, Y=\i1._GEN_181 [7:0]
      New connections: \i1._GEN_181 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:192$365:
      Old ports: A=\i9._GEN_180, B=181, Y=\i9._GEN_181
      New ports: A=\i9._GEN_180 [7:0], B=8'10110101, Y=\i9._GEN_181 [7:0]
      New connections: \i9._GEN_181 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:186$1036:
      Old ports: A=\i1._GEN_181, B=182, Y=\i1._GEN_182
      New ports: A=\i1._GEN_181 [7:0], B=8'10110110, Y=\i1._GEN_182 [7:0]
      New connections: \i1._GEN_182 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:193$367:
      Old ports: A=\i9._GEN_181, B=182, Y=\i9._GEN_182
      New ports: A=\i9._GEN_181 [7:0], B=8'10110110, Y=\i9._GEN_182 [7:0]
      New connections: \i9._GEN_182 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:187$1038:
      Old ports: A=\i1._GEN_182, B=183, Y=\i1._GEN_183
      New ports: A=\i1._GEN_182 [7:0], B=8'10110111, Y=\i1._GEN_183 [7:0]
      New connections: \i1._GEN_183 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:194$369:
      Old ports: A=\i9._GEN_182, B=183, Y=\i9._GEN_183
      New ports: A=\i9._GEN_182 [7:0], B=8'10110111, Y=\i9._GEN_183 [7:0]
      New connections: \i9._GEN_183 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:188$1040:
      Old ports: A=\i1._GEN_183, B=184, Y=\i1._GEN_184
      New ports: A=\i1._GEN_183 [7:0], B=8'10111000, Y=\i1._GEN_184 [7:0]
      New connections: \i1._GEN_184 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:195$371:
      Old ports: A=\i9._GEN_183, B=184, Y=\i9._GEN_184
      New ports: A=\i9._GEN_183 [7:0], B=8'10111000, Y=\i9._GEN_184 [7:0]
      New connections: \i9._GEN_184 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:189$1042:
      Old ports: A=\i1._GEN_184, B=185, Y=\i1._GEN_185
      New ports: A=\i1._GEN_184 [7:0], B=8'10111001, Y=\i1._GEN_185 [7:0]
      New connections: \i1._GEN_185 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:196$373:
      Old ports: A=\i9._GEN_184, B=185, Y=\i9._GEN_185
      New ports: A=\i9._GEN_184 [7:0], B=8'10111001, Y=\i9._GEN_185 [7:0]
      New connections: \i9._GEN_185 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:190$1044:
      Old ports: A=\i1._GEN_185, B=186, Y=\i1._GEN_186
      New ports: A=\i1._GEN_185 [7:0], B=8'10111010, Y=\i1._GEN_186 [7:0]
      New connections: \i1._GEN_186 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:197$375:
      Old ports: A=\i9._GEN_185, B=186, Y=\i9._GEN_186
      New ports: A=\i9._GEN_185 [7:0], B=8'10111010, Y=\i9._GEN_186 [7:0]
      New connections: \i9._GEN_186 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:191$1046:
      Old ports: A=\i1._GEN_186, B=187, Y=\i1._GEN_187
      New ports: A=\i1._GEN_186 [7:0], B=8'10111011, Y=\i1._GEN_187 [7:0]
      New connections: \i1._GEN_187 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:198$377:
      Old ports: A=\i9._GEN_186, B=187, Y=\i9._GEN_187
      New ports: A=\i9._GEN_186 [7:0], B=8'10111011, Y=\i9._GEN_187 [7:0]
      New connections: \i9._GEN_187 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:192$1048:
      Old ports: A=\i1._GEN_187, B=188, Y=\i1._GEN_188
      New ports: A=\i1._GEN_187 [7:0], B=8'10111100, Y=\i1._GEN_188 [7:0]
      New connections: \i1._GEN_188 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:199$379:
      Old ports: A=\i9._GEN_187, B=188, Y=\i9._GEN_188
      New ports: A=\i9._GEN_187 [7:0], B=8'10111100, Y=\i9._GEN_188 [7:0]
      New connections: \i9._GEN_188 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:193$1050:
      Old ports: A=\i1._GEN_188, B=189, Y=\i1._GEN_189
      New ports: A=\i1._GEN_188 [7:0], B=8'10111101, Y=\i1._GEN_189 [7:0]
      New connections: \i1._GEN_189 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:200$381:
      Old ports: A=\i9._GEN_188, B=189, Y=\i9._GEN_189
      New ports: A=\i9._GEN_188 [7:0], B=8'10111101, Y=\i9._GEN_189 [7:0]
      New connections: \i9._GEN_189 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:194$1052:
      Old ports: A=\i1._GEN_189, B=190, Y=\i1._GEN_190
      New ports: A=\i1._GEN_189 [7:0], B=8'10111110, Y=\i1._GEN_190 [7:0]
      New connections: \i1._GEN_190 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:201$383:
      Old ports: A=\i9._GEN_189, B=190, Y=\i9._GEN_190
      New ports: A=\i9._GEN_189 [7:0], B=8'10111110, Y=\i9._GEN_190 [7:0]
      New connections: \i9._GEN_190 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:195$1054:
      Old ports: A=\i1._GEN_190, B=191, Y=\i1._GEN_191
      New ports: A=\i1._GEN_190 [7:0], B=8'10111111, Y=\i1._GEN_191 [7:0]
      New connections: \i1._GEN_191 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:202$385:
      Old ports: A=\i9._GEN_190, B=191, Y=\i9._GEN_191
      New ports: A=\i9._GEN_190 [7:0], B=8'10111111, Y=\i9._GEN_191 [7:0]
      New connections: \i9._GEN_191 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:196$1056:
      Old ports: A=\i1._GEN_191, B=192, Y=\i1._GEN_192
      New ports: A=\i1._GEN_191 [7:0], B=8'11000000, Y=\i1._GEN_192 [7:0]
      New connections: \i1._GEN_192 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:203$387:
      Old ports: A=\i9._GEN_191, B=192, Y=\i9._GEN_192
      New ports: A=\i9._GEN_191 [7:0], B=8'11000000, Y=\i9._GEN_192 [7:0]
      New connections: \i9._GEN_192 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:197$1058:
      Old ports: A=\i1._GEN_192, B=193, Y=\i1._GEN_193
      New ports: A=\i1._GEN_192 [7:0], B=8'11000001, Y=\i1._GEN_193 [7:0]
      New connections: \i1._GEN_193 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:204$389:
      Old ports: A=\i9._GEN_192, B=193, Y=\i9._GEN_193
      New ports: A=\i9._GEN_192 [7:0], B=8'11000001, Y=\i9._GEN_193 [7:0]
      New connections: \i9._GEN_193 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:198$1060:
      Old ports: A=\i1._GEN_193, B=194, Y=\i1._GEN_194
      New ports: A=\i1._GEN_193 [7:0], B=8'11000010, Y=\i1._GEN_194 [7:0]
      New connections: \i1._GEN_194 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:205$391:
      Old ports: A=\i9._GEN_193, B=194, Y=\i9._GEN_194
      New ports: A=\i9._GEN_193 [7:0], B=8'11000010, Y=\i9._GEN_194 [7:0]
      New connections: \i9._GEN_194 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:199$1062:
      Old ports: A=\i1._GEN_194, B=195, Y=\i1._GEN_195
      New ports: A=\i1._GEN_194 [7:0], B=8'11000011, Y=\i1._GEN_195 [7:0]
      New connections: \i1._GEN_195 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:206$393:
      Old ports: A=\i9._GEN_194, B=195, Y=\i9._GEN_195
      New ports: A=\i9._GEN_194 [7:0], B=8'11000011, Y=\i9._GEN_195 [7:0]
      New connections: \i9._GEN_195 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:200$1064:
      Old ports: A=\i1._GEN_195, B=196, Y=\i1._GEN_196
      New ports: A=\i1._GEN_195 [7:0], B=8'11000100, Y=\i1._GEN_196 [7:0]
      New connections: \i1._GEN_196 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:207$395:
      Old ports: A=\i9._GEN_195, B=196, Y=\i9._GEN_196
      New ports: A=\i9._GEN_195 [7:0], B=8'11000100, Y=\i9._GEN_196 [7:0]
      New connections: \i9._GEN_196 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:201$1066:
      Old ports: A=\i1._GEN_196, B=197, Y=\i1._GEN_197
      New ports: A=\i1._GEN_196 [7:0], B=8'11000101, Y=\i1._GEN_197 [7:0]
      New connections: \i1._GEN_197 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:208$397:
      Old ports: A=\i9._GEN_196, B=197, Y=\i9._GEN_197
      New ports: A=\i9._GEN_196 [7:0], B=8'11000101, Y=\i9._GEN_197 [7:0]
      New connections: \i9._GEN_197 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:202$1068:
      Old ports: A=\i1._GEN_197, B=198, Y=\i1._GEN_198
      New ports: A=\i1._GEN_197 [7:0], B=8'11000110, Y=\i1._GEN_198 [7:0]
      New connections: \i1._GEN_198 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:209$399:
      Old ports: A=\i9._GEN_197, B=198, Y=\i9._GEN_198
      New ports: A=\i9._GEN_197 [7:0], B=8'11000110, Y=\i9._GEN_198 [7:0]
      New connections: \i9._GEN_198 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:203$1070:
      Old ports: A=\i1._GEN_198, B=199, Y=\i1._GEN_199
      New ports: A=\i1._GEN_198 [7:0], B=8'11000111, Y=\i1._GEN_199 [7:0]
      New connections: \i1._GEN_199 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:210$401:
      Old ports: A=\i9._GEN_198, B=199, Y=\i9._GEN_199
      New ports: A=\i9._GEN_198 [7:0], B=8'11000111, Y=\i9._GEN_199 [7:0]
      New connections: \i9._GEN_199 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:204$1072:
      Old ports: A=\i1._GEN_199, B=200, Y=\i1._GEN_200
      New ports: A=\i1._GEN_199 [7:0], B=8'11001000, Y=\i1._GEN_200 [7:0]
      New connections: \i1._GEN_200 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:211$403:
      Old ports: A=\i9._GEN_199, B=200, Y=\i9._GEN_200
      New ports: A=\i9._GEN_199 [7:0], B=8'11001000, Y=\i9._GEN_200 [7:0]
      New connections: \i9._GEN_200 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:205$1074:
      Old ports: A=\i1._GEN_200, B=201, Y=\i1._GEN_201
      New ports: A=\i1._GEN_200 [7:0], B=8'11001001, Y=\i1._GEN_201 [7:0]
      New connections: \i1._GEN_201 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:212$405:
      Old ports: A=\i9._GEN_200, B=201, Y=\i9._GEN_201
      New ports: A=\i9._GEN_200 [7:0], B=8'11001001, Y=\i9._GEN_201 [7:0]
      New connections: \i9._GEN_201 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:206$1076:
      Old ports: A=\i1._GEN_201, B=202, Y=\i1._GEN_202
      New ports: A=\i1._GEN_201 [7:0], B=8'11001010, Y=\i1._GEN_202 [7:0]
      New connections: \i1._GEN_202 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:213$407:
      Old ports: A=\i9._GEN_201, B=202, Y=\i9._GEN_202
      New ports: A=\i9._GEN_201 [7:0], B=8'11001010, Y=\i9._GEN_202 [7:0]
      New connections: \i9._GEN_202 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:207$1078:
      Old ports: A=\i1._GEN_202, B=203, Y=\i1._GEN_203
      New ports: A=\i1._GEN_202 [7:0], B=8'11001011, Y=\i1._GEN_203 [7:0]
      New connections: \i1._GEN_203 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:214$409:
      Old ports: A=\i9._GEN_202, B=203, Y=\i9._GEN_203
      New ports: A=\i9._GEN_202 [7:0], B=8'11001011, Y=\i9._GEN_203 [7:0]
      New connections: \i9._GEN_203 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:208$1080:
      Old ports: A=\i1._GEN_203, B=204, Y=\i1._GEN_204
      New ports: A=\i1._GEN_203 [7:0], B=8'11001100, Y=\i1._GEN_204 [7:0]
      New connections: \i1._GEN_204 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:215$411:
      Old ports: A=\i9._GEN_203, B=204, Y=\i9._GEN_204
      New ports: A=\i9._GEN_203 [7:0], B=8'11001100, Y=\i9._GEN_204 [7:0]
      New connections: \i9._GEN_204 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:209$1082:
      Old ports: A=\i1._GEN_204, B=205, Y=\i1._GEN_205
      New ports: A=\i1._GEN_204 [7:0], B=8'11001101, Y=\i1._GEN_205 [7:0]
      New connections: \i1._GEN_205 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:216$413:
      Old ports: A=\i9._GEN_204, B=205, Y=\i9._GEN_205
      New ports: A=\i9._GEN_204 [7:0], B=8'11001101, Y=\i9._GEN_205 [7:0]
      New connections: \i9._GEN_205 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:210$1084:
      Old ports: A=\i1._GEN_205, B=206, Y=\i1._GEN_206
      New ports: A=\i1._GEN_205 [7:0], B=8'11001110, Y=\i1._GEN_206 [7:0]
      New connections: \i1._GEN_206 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:217$415:
      Old ports: A=\i9._GEN_205, B=206, Y=\i9._GEN_206
      New ports: A=\i9._GEN_205 [7:0], B=8'11001110, Y=\i9._GEN_206 [7:0]
      New connections: \i9._GEN_206 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:211$1086:
      Old ports: A=\i1._GEN_206, B=207, Y=\i1._GEN_207
      New ports: A=\i1._GEN_206 [7:0], B=8'11001111, Y=\i1._GEN_207 [7:0]
      New connections: \i1._GEN_207 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:218$417:
      Old ports: A=\i9._GEN_206, B=207, Y=\i9._GEN_207
      New ports: A=\i9._GEN_206 [7:0], B=8'11001111, Y=\i9._GEN_207 [7:0]
      New connections: \i9._GEN_207 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:212$1088:
      Old ports: A=\i1._GEN_207, B=208, Y=\i1._GEN_208
      New ports: A=\i1._GEN_207 [7:0], B=8'11010000, Y=\i1._GEN_208 [7:0]
      New connections: \i1._GEN_208 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:219$419:
      Old ports: A=\i9._GEN_207, B=208, Y=\i9._GEN_208
      New ports: A=\i9._GEN_207 [7:0], B=8'11010000, Y=\i9._GEN_208 [7:0]
      New connections: \i9._GEN_208 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:213$1090:
      Old ports: A=\i1._GEN_208, B=209, Y=\i1._GEN_209
      New ports: A=\i1._GEN_208 [7:0], B=8'11010001, Y=\i1._GEN_209 [7:0]
      New connections: \i1._GEN_209 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:220$421:
      Old ports: A=\i9._GEN_208, B=209, Y=\i9._GEN_209
      New ports: A=\i9._GEN_208 [7:0], B=8'11010001, Y=\i9._GEN_209 [7:0]
      New connections: \i9._GEN_209 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:214$1092:
      Old ports: A=\i1._GEN_209, B=210, Y=\i1._GEN_210
      New ports: A=\i1._GEN_209 [7:0], B=8'11010010, Y=\i1._GEN_210 [7:0]
      New connections: \i1._GEN_210 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:221$423:
      Old ports: A=\i9._GEN_209, B=210, Y=\i9._GEN_210
      New ports: A=\i9._GEN_209 [7:0], B=8'11010010, Y=\i9._GEN_210 [7:0]
      New connections: \i9._GEN_210 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:215$1094:
      Old ports: A=\i1._GEN_210, B=211, Y=\i1._GEN_211
      New ports: A=\i1._GEN_210 [7:0], B=8'11010011, Y=\i1._GEN_211 [7:0]
      New connections: \i1._GEN_211 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:222$425:
      Old ports: A=\i9._GEN_210, B=211, Y=\i9._GEN_211
      New ports: A=\i9._GEN_210 [7:0], B=8'11010011, Y=\i9._GEN_211 [7:0]
      New connections: \i9._GEN_211 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:216$1096:
      Old ports: A=\i1._GEN_211, B=212, Y=\i1._GEN_212
      New ports: A=\i1._GEN_211 [7:0], B=8'11010100, Y=\i1._GEN_212 [7:0]
      New connections: \i1._GEN_212 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:223$427:
      Old ports: A=\i9._GEN_211, B=212, Y=\i9._GEN_212
      New ports: A=\i9._GEN_211 [7:0], B=8'11010100, Y=\i9._GEN_212 [7:0]
      New connections: \i9._GEN_212 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:217$1098:
      Old ports: A=\i1._GEN_212, B=213, Y=\i1._GEN_213
      New ports: A=\i1._GEN_212 [7:0], B=8'11010101, Y=\i1._GEN_213 [7:0]
      New connections: \i1._GEN_213 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:224$429:
      Old ports: A=\i9._GEN_212, B=213, Y=\i9._GEN_213
      New ports: A=\i9._GEN_212 [7:0], B=8'11010101, Y=\i9._GEN_213 [7:0]
      New connections: \i9._GEN_213 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:218$1100:
      Old ports: A=\i1._GEN_213, B=214, Y=\i1._GEN_214
      New ports: A=\i1._GEN_213 [7:0], B=8'11010110, Y=\i1._GEN_214 [7:0]
      New connections: \i1._GEN_214 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:225$431:
      Old ports: A=\i9._GEN_213, B=214, Y=\i9._GEN_214
      New ports: A=\i9._GEN_213 [7:0], B=8'11010110, Y=\i9._GEN_214 [7:0]
      New connections: \i9._GEN_214 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:219$1102:
      Old ports: A=\i1._GEN_214, B=215, Y=\i1._GEN_215
      New ports: A=\i1._GEN_214 [7:0], B=8'11010111, Y=\i1._GEN_215 [7:0]
      New connections: \i1._GEN_215 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:226$433:
      Old ports: A=\i9._GEN_214, B=215, Y=\i9._GEN_215
      New ports: A=\i9._GEN_214 [7:0], B=8'11010111, Y=\i9._GEN_215 [7:0]
      New connections: \i9._GEN_215 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:220$1104:
      Old ports: A=\i1._GEN_215, B=216, Y=\i1._GEN_216
      New ports: A=\i1._GEN_215 [7:0], B=8'11011000, Y=\i1._GEN_216 [7:0]
      New connections: \i1._GEN_216 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:227$435:
      Old ports: A=\i9._GEN_215, B=216, Y=\i9._GEN_216
      New ports: A=\i9._GEN_215 [7:0], B=8'11011000, Y=\i9._GEN_216 [7:0]
      New connections: \i9._GEN_216 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:221$1106:
      Old ports: A=\i1._GEN_216, B=217, Y=\i1._GEN_217
      New ports: A=\i1._GEN_216 [7:0], B=8'11011001, Y=\i1._GEN_217 [7:0]
      New connections: \i1._GEN_217 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:228$437:
      Old ports: A=\i9._GEN_216, B=217, Y=\i9._GEN_217
      New ports: A=\i9._GEN_216 [7:0], B=8'11011001, Y=\i9._GEN_217 [7:0]
      New connections: \i9._GEN_217 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:222$1108:
      Old ports: A=\i1._GEN_217, B=218, Y=\i1._GEN_218
      New ports: A=\i1._GEN_217 [7:0], B=8'11011010, Y=\i1._GEN_218 [7:0]
      New connections: \i1._GEN_218 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:229$439:
      Old ports: A=\i9._GEN_217, B=218, Y=\i9._GEN_218
      New ports: A=\i9._GEN_217 [7:0], B=8'11011010, Y=\i9._GEN_218 [7:0]
      New connections: \i9._GEN_218 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:223$1110:
      Old ports: A=\i1._GEN_218, B=219, Y=\i1._GEN_219
      New ports: A=\i1._GEN_218 [7:0], B=8'11011011, Y=\i1._GEN_219 [7:0]
      New connections: \i1._GEN_219 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:230$441:
      Old ports: A=\i9._GEN_218, B=219, Y=\i9._GEN_219
      New ports: A=\i9._GEN_218 [7:0], B=8'11011011, Y=\i9._GEN_219 [7:0]
      New connections: \i9._GEN_219 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:224$1112:
      Old ports: A=\i1._GEN_219, B=220, Y=\i1._GEN_220
      New ports: A=\i1._GEN_219 [7:0], B=8'11011100, Y=\i1._GEN_220 [7:0]
      New connections: \i1._GEN_220 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:231$443:
      Old ports: A=\i9._GEN_219, B=220, Y=\i9._GEN_220
      New ports: A=\i9._GEN_219 [7:0], B=8'11011100, Y=\i9._GEN_220 [7:0]
      New connections: \i9._GEN_220 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:225$1114:
      Old ports: A=\i1._GEN_220, B=221, Y=\i1._GEN_221
      New ports: A=\i1._GEN_220 [7:0], B=8'11011101, Y=\i1._GEN_221 [7:0]
      New connections: \i1._GEN_221 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:232$445:
      Old ports: A=\i9._GEN_220, B=221, Y=\i9._GEN_221
      New ports: A=\i9._GEN_220 [7:0], B=8'11011101, Y=\i9._GEN_221 [7:0]
      New connections: \i9._GEN_221 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:226$1116:
      Old ports: A=\i1._GEN_221, B=222, Y=\i1._GEN_222
      New ports: A=\i1._GEN_221 [7:0], B=8'11011110, Y=\i1._GEN_222 [7:0]
      New connections: \i1._GEN_222 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:233$447:
      Old ports: A=\i9._GEN_221, B=222, Y=\i9._GEN_222
      New ports: A=\i9._GEN_221 [7:0], B=8'11011110, Y=\i9._GEN_222 [7:0]
      New connections: \i9._GEN_222 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:227$1118:
      Old ports: A=\i1._GEN_222, B=223, Y=\i1._GEN_223
      New ports: A=\i1._GEN_222 [7:0], B=8'11011111, Y=\i1._GEN_223 [7:0]
      New connections: \i1._GEN_223 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:234$449:
      Old ports: A=\i9._GEN_222, B=223, Y=\i9._GEN_223
      New ports: A=\i9._GEN_222 [7:0], B=8'11011111, Y=\i9._GEN_223 [7:0]
      New connections: \i9._GEN_223 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:228$1120:
      Old ports: A=\i1._GEN_223, B=224, Y=\i1._GEN_224
      New ports: A=\i1._GEN_223 [7:0], B=8'11100000, Y=\i1._GEN_224 [7:0]
      New connections: \i1._GEN_224 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:235$451:
      Old ports: A=\i9._GEN_223, B=224, Y=\i9._GEN_224
      New ports: A=\i9._GEN_223 [7:0], B=8'11100000, Y=\i9._GEN_224 [7:0]
      New connections: \i9._GEN_224 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:229$1122:
      Old ports: A=\i1._GEN_224, B=225, Y=\i1._GEN_225
      New ports: A=\i1._GEN_224 [7:0], B=8'11100001, Y=\i1._GEN_225 [7:0]
      New connections: \i1._GEN_225 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:236$453:
      Old ports: A=\i9._GEN_224, B=225, Y=\i9._GEN_225
      New ports: A=\i9._GEN_224 [7:0], B=8'11100001, Y=\i9._GEN_225 [7:0]
      New connections: \i9._GEN_225 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:230$1124:
      Old ports: A=\i1._GEN_225, B=226, Y=\i1._GEN_226
      New ports: A=\i1._GEN_225 [7:0], B=8'11100010, Y=\i1._GEN_226 [7:0]
      New connections: \i1._GEN_226 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:237$455:
      Old ports: A=\i9._GEN_225, B=226, Y=\i9._GEN_226
      New ports: A=\i9._GEN_225 [7:0], B=8'11100010, Y=\i9._GEN_226 [7:0]
      New connections: \i9._GEN_226 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:231$1126:
      Old ports: A=\i1._GEN_226, B=227, Y=\i1._GEN_227
      New ports: A=\i1._GEN_226 [7:0], B=8'11100011, Y=\i1._GEN_227 [7:0]
      New connections: \i1._GEN_227 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:238$457:
      Old ports: A=\i9._GEN_226, B=227, Y=\i9._GEN_227
      New ports: A=\i9._GEN_226 [7:0], B=8'11100011, Y=\i9._GEN_227 [7:0]
      New connections: \i9._GEN_227 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:232$1128:
      Old ports: A=\i1._GEN_227, B=228, Y=\i1._GEN_228
      New ports: A=\i1._GEN_227 [7:0], B=8'11100100, Y=\i1._GEN_228 [7:0]
      New connections: \i1._GEN_228 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:239$459:
      Old ports: A=\i9._GEN_227, B=228, Y=\i9._GEN_228
      New ports: A=\i9._GEN_227 [7:0], B=8'11100100, Y=\i9._GEN_228 [7:0]
      New connections: \i9._GEN_228 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:233$1130:
      Old ports: A=\i1._GEN_228, B=229, Y=\i1._GEN_229
      New ports: A=\i1._GEN_228 [7:0], B=8'11100101, Y=\i1._GEN_229 [7:0]
      New connections: \i1._GEN_229 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:240$461:
      Old ports: A=\i9._GEN_228, B=229, Y=\i9._GEN_229
      New ports: A=\i9._GEN_228 [7:0], B=8'11100101, Y=\i9._GEN_229 [7:0]
      New connections: \i9._GEN_229 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:234$1132:
      Old ports: A=\i1._GEN_229, B=230, Y=\i1._GEN_230
      New ports: A=\i1._GEN_229 [7:0], B=8'11100110, Y=\i1._GEN_230 [7:0]
      New connections: \i1._GEN_230 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:241$463:
      Old ports: A=\i9._GEN_229, B=230, Y=\i9._GEN_230
      New ports: A=\i9._GEN_229 [7:0], B=8'11100110, Y=\i9._GEN_230 [7:0]
      New connections: \i9._GEN_230 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:235$1134:
      Old ports: A=\i1._GEN_230, B=231, Y=\i1._GEN_231
      New ports: A=\i1._GEN_230 [7:0], B=8'11100111, Y=\i1._GEN_231 [7:0]
      New connections: \i1._GEN_231 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:242$465:
      Old ports: A=\i9._GEN_230, B=231, Y=\i9._GEN_231
      New ports: A=\i9._GEN_230 [7:0], B=8'11100111, Y=\i9._GEN_231 [7:0]
      New connections: \i9._GEN_231 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:236$1136:
      Old ports: A=\i1._GEN_231, B=232, Y=\i1._GEN_232
      New ports: A=\i1._GEN_231 [7:0], B=8'11101000, Y=\i1._GEN_232 [7:0]
      New connections: \i1._GEN_232 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:243$467:
      Old ports: A=\i9._GEN_231, B=232, Y=\i9._GEN_232
      New ports: A=\i9._GEN_231 [7:0], B=8'11101000, Y=\i9._GEN_232 [7:0]
      New connections: \i9._GEN_232 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:237$1138:
      Old ports: A=\i1._GEN_232, B=233, Y=\i1._GEN_233
      New ports: A=\i1._GEN_232 [7:0], B=8'11101001, Y=\i1._GEN_233 [7:0]
      New connections: \i1._GEN_233 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:244$469:
      Old ports: A=\i9._GEN_232, B=233, Y=\i9._GEN_233
      New ports: A=\i9._GEN_232 [7:0], B=8'11101001, Y=\i9._GEN_233 [7:0]
      New connections: \i9._GEN_233 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:238$1140:
      Old ports: A=\i1._GEN_233, B=234, Y=\i1._GEN_234
      New ports: A=\i1._GEN_233 [7:0], B=8'11101010, Y=\i1._GEN_234 [7:0]
      New connections: \i1._GEN_234 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:245$471:
      Old ports: A=\i9._GEN_233, B=234, Y=\i9._GEN_234
      New ports: A=\i9._GEN_233 [7:0], B=8'11101010, Y=\i9._GEN_234 [7:0]
      New connections: \i9._GEN_234 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:239$1142:
      Old ports: A=\i1._GEN_234, B=235, Y=\i1._GEN_235
      New ports: A=\i1._GEN_234 [7:0], B=8'11101011, Y=\i1._GEN_235 [7:0]
      New connections: \i1._GEN_235 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:246$473:
      Old ports: A=\i9._GEN_234, B=235, Y=\i9._GEN_235
      New ports: A=\i9._GEN_234 [7:0], B=8'11101011, Y=\i9._GEN_235 [7:0]
      New connections: \i9._GEN_235 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:240$1144:
      Old ports: A=\i1._GEN_235, B=236, Y=\i1._GEN_236
      New ports: A=\i1._GEN_235 [7:0], B=8'11101100, Y=\i1._GEN_236 [7:0]
      New connections: \i1._GEN_236 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:247$475:
      Old ports: A=\i9._GEN_235, B=236, Y=\i9._GEN_236
      New ports: A=\i9._GEN_235 [7:0], B=8'11101100, Y=\i9._GEN_236 [7:0]
      New connections: \i9._GEN_236 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:241$1146:
      Old ports: A=\i1._GEN_236, B=237, Y=\i1._GEN_237
      New ports: A=\i1._GEN_236 [7:0], B=8'11101101, Y=\i1._GEN_237 [7:0]
      New connections: \i1._GEN_237 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:248$477:
      Old ports: A=\i9._GEN_236, B=237, Y=\i9._GEN_237
      New ports: A=\i9._GEN_236 [7:0], B=8'11101101, Y=\i9._GEN_237 [7:0]
      New connections: \i9._GEN_237 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:242$1148:
      Old ports: A=\i1._GEN_237, B=238, Y=\i1._GEN_238
      New ports: A=\i1._GEN_237 [7:0], B=8'11101110, Y=\i1._GEN_238 [7:0]
      New connections: \i1._GEN_238 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:249$479:
      Old ports: A=\i9._GEN_237, B=238, Y=\i9._GEN_238
      New ports: A=\i9._GEN_237 [7:0], B=8'11101110, Y=\i9._GEN_238 [7:0]
      New connections: \i9._GEN_238 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:243$1150:
      Old ports: A=\i1._GEN_238, B=239, Y=\i1._GEN_239
      New ports: A=\i1._GEN_238 [7:0], B=8'11101111, Y=\i1._GEN_239 [7:0]
      New connections: \i1._GEN_239 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:250$481:
      Old ports: A=\i9._GEN_238, B=239, Y=\i9._GEN_239
      New ports: A=\i9._GEN_238 [7:0], B=8'11101111, Y=\i9._GEN_239 [7:0]
      New connections: \i9._GEN_239 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:244$1152:
      Old ports: A=\i1._GEN_239, B=240, Y=\i1._GEN_240
      New ports: A=\i1._GEN_239 [7:0], B=8'11110000, Y=\i1._GEN_240 [7:0]
      New connections: \i1._GEN_240 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:251$483:
      Old ports: A=\i9._GEN_239, B=240, Y=\i9._GEN_240
      New ports: A=\i9._GEN_239 [7:0], B=8'11110000, Y=\i9._GEN_240 [7:0]
      New connections: \i9._GEN_240 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:245$1154:
      Old ports: A=\i1._GEN_240, B=241, Y=\i1._GEN_241
      New ports: A=\i1._GEN_240 [7:0], B=8'11110001, Y=\i1._GEN_241 [7:0]
      New connections: \i1._GEN_241 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:252$485:
      Old ports: A=\i9._GEN_240, B=241, Y=\i9._GEN_241
      New ports: A=\i9._GEN_240 [7:0], B=8'11110001, Y=\i9._GEN_241 [7:0]
      New connections: \i9._GEN_241 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:246$1156:
      Old ports: A=\i1._GEN_241, B=242, Y=\i1._GEN_242
      New ports: A=\i1._GEN_241 [7:0], B=8'11110010, Y=\i1._GEN_242 [7:0]
      New connections: \i1._GEN_242 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:253$487:
      Old ports: A=\i9._GEN_241, B=242, Y=\i9._GEN_242
      New ports: A=\i9._GEN_241 [7:0], B=8'11110010, Y=\i9._GEN_242 [7:0]
      New connections: \i9._GEN_242 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:247$1158:
      Old ports: A=\i1._GEN_242, B=243, Y=\i1._GEN_243
      New ports: A=\i1._GEN_242 [7:0], B=8'11110011, Y=\i1._GEN_243 [7:0]
      New connections: \i1._GEN_243 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:254$489:
      Old ports: A=\i9._GEN_242, B=243, Y=\i9._GEN_243
      New ports: A=\i9._GEN_242 [7:0], B=8'11110011, Y=\i9._GEN_243 [7:0]
      New connections: \i9._GEN_243 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:248$1160:
      Old ports: A=\i1._GEN_243, B=244, Y=\i1._GEN_244
      New ports: A=\i1._GEN_243 [7:0], B=8'11110100, Y=\i1._GEN_244 [7:0]
      New connections: \i1._GEN_244 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:255$491:
      Old ports: A=\i9._GEN_243, B=244, Y=\i9._GEN_244
      New ports: A=\i9._GEN_243 [7:0], B=8'11110100, Y=\i9._GEN_244 [7:0]
      New connections: \i9._GEN_244 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:249$1162:
      Old ports: A=\i1._GEN_244, B=245, Y=\i1._GEN_245
      New ports: A=\i1._GEN_244 [7:0], B=8'11110101, Y=\i1._GEN_245 [7:0]
      New connections: \i1._GEN_245 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:256$493:
      Old ports: A=\i9._GEN_244, B=245, Y=\i9._GEN_245
      New ports: A=\i9._GEN_244 [7:0], B=8'11110101, Y=\i9._GEN_245 [7:0]
      New connections: \i9._GEN_245 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:250$1164:
      Old ports: A=\i1._GEN_245, B=246, Y=\i1._GEN_246
      New ports: A=\i1._GEN_245 [7:0], B=8'11110110, Y=\i1._GEN_246 [7:0]
      New connections: \i1._GEN_246 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:257$495:
      Old ports: A=\i9._GEN_245, B=246, Y=\i9._GEN_246
      New ports: A=\i9._GEN_245 [7:0], B=8'11110110, Y=\i9._GEN_246 [7:0]
      New connections: \i9._GEN_246 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:251$1166:
      Old ports: A=\i1._GEN_246, B=247, Y=\i1._GEN_247
      New ports: A=\i1._GEN_246 [7:0], B=8'11110111, Y=\i1._GEN_247 [7:0]
      New connections: \i1._GEN_247 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:258$497:
      Old ports: A=\i9._GEN_246, B=247, Y=\i9._GEN_247
      New ports: A=\i9._GEN_246 [7:0], B=8'11110111, Y=\i9._GEN_247 [7:0]
      New connections: \i9._GEN_247 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:252$1168:
      Old ports: A=\i1._GEN_247, B=248, Y=\i1._GEN_248
      New ports: A=\i1._GEN_247 [7:0], B=8'11111000, Y=\i1._GEN_248 [7:0]
      New connections: \i1._GEN_248 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:259$499:
      Old ports: A=\i9._GEN_247, B=248, Y=\i9._GEN_248
      New ports: A=\i9._GEN_247 [7:0], B=8'11111000, Y=\i9._GEN_248 [7:0]
      New connections: \i9._GEN_248 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:253$1170:
      Old ports: A=\i1._GEN_248, B=249, Y=\i1._GEN_249
      New ports: A=\i1._GEN_248 [7:0], B=8'11111001, Y=\i1._GEN_249 [7:0]
      New connections: \i1._GEN_249 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:260$501:
      Old ports: A=\i9._GEN_248, B=249, Y=\i9._GEN_249
      New ports: A=\i9._GEN_248 [7:0], B=8'11111001, Y=\i9._GEN_249 [7:0]
      New connections: \i9._GEN_249 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:254$1172:
      Old ports: A=\i1._GEN_249, B=250, Y=\i1._GEN_250
      New ports: A=\i1._GEN_249 [7:0], B=8'11111010, Y=\i1._GEN_250 [7:0]
      New connections: \i1._GEN_250 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:261$503:
      Old ports: A=\i9._GEN_249, B=250, Y=\i9._GEN_250
      New ports: A=\i9._GEN_249 [7:0], B=8'11111010, Y=\i9._GEN_250 [7:0]
      New connections: \i9._GEN_250 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:255$1174:
      Old ports: A=\i1._GEN_250, B=251, Y=\i1._GEN_251
      New ports: A=\i1._GEN_250 [7:0], B=8'11111011, Y=\i1._GEN_251 [7:0]
      New connections: \i1._GEN_251 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:262$505:
      Old ports: A=\i9._GEN_250, B=251, Y=\i9._GEN_251
      New ports: A=\i9._GEN_250 [7:0], B=8'11111011, Y=\i9._GEN_251 [7:0]
      New connections: \i9._GEN_251 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:256$1176:
      Old ports: A=\i1._GEN_251, B=252, Y=\i1._GEN_252
      New ports: A=\i1._GEN_251 [7:0], B=8'11111100, Y=\i1._GEN_252 [7:0]
      New connections: \i1._GEN_252 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:263$507:
      Old ports: A=\i9._GEN_251, B=252, Y=\i9._GEN_252
      New ports: A=\i9._GEN_251 [7:0], B=8'11111100, Y=\i9._GEN_252 [7:0]
      New connections: \i9._GEN_252 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:257$1178:
      Old ports: A=\i1._GEN_252, B=253, Y=\i1._GEN_253
      New ports: A=\i1._GEN_252 [7:0], B=8'11111101, Y=\i1._GEN_253 [7:0]
      New connections: \i1._GEN_253 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:264$509:
      Old ports: A=\i9._GEN_252, B=253, Y=\i9._GEN_253
      New ports: A=\i9._GEN_252 [7:0], B=8'11111101, Y=\i9._GEN_253 [7:0]
      New connections: \i9._GEN_253 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:258$1180:
      Old ports: A=\i1._GEN_253, B=254, Y=\i1._GEN_254
      New ports: A=\i1._GEN_253 [7:0], B=8'11111110, Y=\i1._GEN_254 [7:0]
      New connections: \i1._GEN_254 [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:265$511:
      Old ports: A=\i9._GEN_253, B=254, Y=\i9._GEN_254
      New ports: A=\i9._GEN_253 [7:0], B=8'11111110, Y=\i9._GEN_254 [7:0]
      New connections: \i9._GEN_254 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i1.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IFU.v:259$1182:
      Old ports: A=\i1._GEN_254, B=255, Y=\i2.io_instruction
      New ports: A=\i1._GEN_254 [7:0], B=8'11111111, Y=\i2.io_instruction [7:0]
      New connections: \i2.io_instruction [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i9.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_MEM_read.v:266$513:
      Old ports: A=\i9._GEN_254, B=255, Y=\i5.io_mem_data
      New ports: A=\i9._GEN_254 [7:0], B=8'11111111, Y=\i5.io_mem_data [7:0]
      New connections: \i5.io_mem_data [31:8] = 24'000000000000000000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:121$1282:
      Old ports: A=5'00000, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T
      New connections: \i2._io_rs2_T = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:139$1300:
      Old ports: A=5'00000, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T
      New ports: A=1'0, B=\i2.io_instruction [7], Y=\i2._io_rd_T [0]
      New connections: \i2._io_rd_T [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:86$1247:
      Old ports: A=5'00000, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T
      New connections: \i2._io_rs1_T = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:18$1448:
      Old ports: A=12'000000000000, B=\i2.io_instruction [31:20], Y=\i3._io_imm_T [11:0]
      New connections: \i3._io_imm_T [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:22$1452:
      Old ports: A=\i3._io_imm_T_3, B={ \i2.io_instruction [31:12] 12'000000000000 }, Y=\i3._io_imm_T_4
      New ports: A=\i3._io_imm_T_3 [12:0], B=13'0000000000000, Y=\i3._io_imm_T_4 [12:0]
      New connections: \i3._io_imm_T_4 [31:13] = { \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [12] }
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:122$1283:
      Old ports: A=\i2._io_rs2_T, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_1
      New connections: \i2._io_rs2_T_1 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:140$1301:
      Old ports: A=\i2._io_rd_T, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_1
      New ports: A=\i2._io_rd_T [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_1 [0]
      New connections: \i2._io_rd_T_1 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:87$1248:
      Old ports: A=\i2._io_rs1_T, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_1
      New connections: \i2._io_rs1_T_1 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:19$1449:
      Old ports: A=\i3._io_imm_T [11:0], B={ 7'0000000 \i2.io_instruction [24:20] }, Y=\i3._io_imm_T_1 [11:0]
      New connections: \i3._io_imm_T_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:23$1453:
      Old ports: A=\i3._io_imm_T_4, B={ \i3._Imm_type1_T_2 \i2.io_instruction [31:20] }, Y=\i5.io_imm
      New ports: A=\i3._io_imm_T_4 [12:0], B={ \i3._Imm_type1_T_2 [0] 12'000000000000 }, Y=\i5.io_imm [12:0]
      New connections: \i5.io_imm [31:13] = { \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] \i5.io_imm [12] }
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:123$1284:
      Old ports: A=\i2._io_rs2_T_1, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_2
      New connections: \i2._io_rs2_T_2 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:141$1302:
      Old ports: A=\i2._io_rd_T_1, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_2
      New ports: A=\i2._io_rd_T_1 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_2 [0]
      New connections: \i2._io_rd_T_2 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:88$1249:
      Old ports: A=\i2._io_rs1_T_1, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_2
      New connections: \i2._io_rs1_T_2 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:20$1450:
      Old ports: A={ 1'0 \i3._io_imm_T_1 [11:0] }, B={ \i3._Imm_type1_T_2 [0] \i2.io_instruction [31:25] \i2.io_instruction [11:7] }, Y=\i3._io_imm_T_2 [12:0]
      New ports: A=2'00, B={ \i3._Imm_type1_T_2 [0] \i2.io_instruction [7] }, Y={ \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [0] }
      New connections: \i3._io_imm_T_2 [11:1] = 11'00000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:124$1285:
      Old ports: A=\i2._io_rs2_T_2, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_3
      New connections: \i2._io_rs2_T_3 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:142$1303:
      Old ports: A=\i2._io_rd_T_2, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_3
      New ports: A=\i2._io_rd_T_2 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_3 [0]
      New connections: \i2._io_rd_T_3 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:89$1250:
      Old ports: A=\i2._io_rs1_T_2, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_3
      New connections: \i2._io_rs1_T_3 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:21$1451:
      Old ports: A=\i3._io_imm_T_2 [12:0], B=13'0000000000100, Y=\i3._io_imm_T_3 [12:0]
      New ports: A={ \i3._io_imm_T_2 [12] 1'0 \i3._io_imm_T_2 [0] }, B=3'010, Y={ \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }
      New connections: { \i3._io_imm_T_3 [11:3] \i3._io_imm_T_3 [1] } = 10'0000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:125$1286:
      Old ports: A=\i2._io_rs2_T_3, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_4
      New connections: \i2._io_rs2_T_4 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:143$1304:
      Old ports: A=\i2._io_rd_T_3, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_4
      New ports: A=\i2._io_rd_T_3 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_4 [0]
      New connections: \i2._io_rd_T_4 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:90$1251:
      Old ports: A=\i2._io_rs1_T_3, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_4
      New connections: \i2._io_rs1_T_4 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:22$1452:
      Old ports: A=\i3._io_imm_T_3 [12:0], B=13'0000000000000, Y=\i3._io_imm_T_4 [12:0]
      New ports: A={ \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }, B=3'000, Y={ \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }
      New connections: { \i3._io_imm_T_4 [11:3] \i3._io_imm_T_4 [1] } = 10'0000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:126$1287:
      Old ports: A=\i2._io_rs2_T_4, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_5
      New connections: \i2._io_rs2_T_5 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:144$1305:
      Old ports: A=\i2._io_rd_T_4, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_5
      New ports: A=\i2._io_rd_T_4 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_5 [0]
      New connections: \i2._io_rd_T_5 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:91$1252:
      Old ports: A=\i2._io_rs1_T_4, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_5
      New connections: \i2._io_rs1_T_5 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:23$1453:
      Old ports: A=\i3._io_imm_T_4 [12:0], B={ \i3._Imm_type1_T_2 [0] 12'000000000000 }, Y=\i5.io_imm [12:0]
      New ports: A={ \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }, B={ \i3._Imm_type1_T_2 [0] 2'00 }, Y={ \i5.io_imm [12] \i5.io_imm [2] \i5.io_imm [0] }
      New connections: { \i5.io_imm [11:3] \i5.io_imm [1] } = 10'0000000000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:127$1288:
      Old ports: A=\i2._io_rs2_T_5, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_6
      New connections: \i2._io_rs2_T_6 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:145$1306:
      Old ports: A=\i2._io_rd_T_5, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_6
      New ports: A=\i2._io_rd_T_5 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_6 [0]
      New connections: \i2._io_rd_T_6 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:92$1253:
      Old ports: A=\i2._io_rs1_T_5, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_6
      New connections: \i2._io_rs1_T_6 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:128$1289:
      Old ports: A=\i2._io_rs2_T_6, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_7
      New connections: \i2._io_rs2_T_7 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:146$1307:
      Old ports: A=\i2._io_rd_T_6, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_7
      New ports: A=\i2._io_rd_T_6 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_7 [0]
      New connections: \i2._io_rd_T_7 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:93$1254:
      Old ports: A=\i2._io_rs1_T_6, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_7
      New connections: \i2._io_rs1_T_7 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:129$1290:
      Old ports: A=\i2._io_rs2_T_7, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_8
      New connections: \i2._io_rs2_T_8 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:147$1308:
      Old ports: A=\i2._io_rd_T_7, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_8
      New ports: A=\i2._io_rd_T_7 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_8 [0]
      New connections: \i2._io_rd_T_8 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:94$1255:
      Old ports: A=\i2._io_rs1_T_7, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_8
      New connections: \i2._io_rs1_T_8 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:130$1291:
      Old ports: A=\i2._io_rs2_T_8, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_9
      New connections: \i2._io_rs2_T_9 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:148$1309:
      Old ports: A=\i2._io_rd_T_8, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_9
      New ports: A=\i2._io_rd_T_8 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_9 [0]
      New connections: \i2._io_rd_T_9 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:95$1256:
      Old ports: A=\i2._io_rs1_T_8, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_9
      New connections: \i2._io_rs1_T_9 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:131$1292:
      Old ports: A=\i2._io_rs2_T_9, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_10
      New connections: \i2._io_rs2_T_10 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:149$1310:
      Old ports: A=\i2._io_rd_T_9, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_10
      New ports: A=\i2._io_rd_T_9 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_10 [0]
      New connections: \i2._io_rd_T_10 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:96$1257:
      Old ports: A=\i2._io_rs1_T_9, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_10
      New connections: \i2._io_rs1_T_10 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:132$1293:
      Old ports: A=\i2._io_rs2_T_10, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_11
      New connections: \i2._io_rs2_T_11 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:150$1311:
      Old ports: A=\i2._io_rd_T_10, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_11
      New ports: A=\i2._io_rd_T_10 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_11 [0]
      New connections: \i2._io_rd_T_11 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:97$1258:
      Old ports: A=\i2._io_rs1_T_10, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_11
      New connections: \i2._io_rs1_T_11 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:133$1294:
      Old ports: A=\i2._io_rs2_T_11, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_12
      New connections: \i2._io_rs2_T_12 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:151$1312:
      Old ports: A=\i2._io_rd_T_11, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_12
      New ports: A=\i2._io_rd_T_11 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_12 [0]
      New connections: \i2._io_rd_T_12 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:98$1259:
      Old ports: A=\i2._io_rs1_T_11, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_12
      New connections: \i2._io_rs1_T_12 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:134$1295:
      Old ports: A=\i2._io_rs2_T_12, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_13
      New connections: \i2._io_rs2_T_13 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:152$1313:
      Old ports: A=\i2._io_rd_T_12, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_13
      New ports: A=\i2._io_rd_T_12 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_13 [0]
      New connections: \i2._io_rd_T_13 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:99$1260:
      Old ports: A=\i2._io_rs1_T_12, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_13
      New connections: \i2._io_rs1_T_13 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:100$1261:
      Old ports: A=\i2._io_rs1_T_13, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_14
      New connections: \i2._io_rs1_T_14 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:135$1296:
      Old ports: A=\i2._io_rs2_T_13, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_14
      New connections: \i2._io_rs2_T_14 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:153$1314:
      Old ports: A=\i2._io_rd_T_13, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_14
      New ports: A=\i2._io_rd_T_13 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_14 [0]
      New connections: \i2._io_rd_T_14 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:101$1262:
      Old ports: A=\i2._io_rs1_T_14, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_15
      New connections: \i2._io_rs1_T_15 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:136$1297:
      Old ports: A=\i2._io_rs2_T_14, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_15
      New connections: \i2._io_rs2_T_15 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:154$1315:
      Old ports: A=\i2._io_rd_T_14, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_15
      New ports: A=\i2._io_rd_T_14 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_15 [0]
      New connections: \i2._io_rd_T_15 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:102$1263:
      Old ports: A=\i2._io_rs1_T_15, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_16
      New connections: \i2._io_rs1_T_16 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:137$1298:
      Old ports: A=\i2._io_rs2_T_15, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_16
      New connections: \i2._io_rs2_T_16 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:155$1316:
      Old ports: A=\i2._io_rd_T_15, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_16
      New ports: A=\i2._io_rd_T_15 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_16 [0]
      New connections: \i2._io_rd_T_16 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:103$1264:
      Old ports: A=\i2._io_rs1_T_16, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_17
      New connections: \i2._io_rs1_T_17 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:138$1299:
      Old ports: A=\i2._io_rs2_T_16, B=\i2.io_instruction [24:20], Y=\i2._io_rs2_T_17
      New connections: \i2._io_rs2_T_17 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:156$1317:
      Old ports: A=\i2._io_rd_T_16, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_17
      New ports: A=\i2._io_rd_T_16 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_17 [0]
      New connections: \i2._io_rd_T_17 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:104$1265:
      Old ports: A=\i2._io_rs1_T_17, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_18
      New connections: \i2._io_rs1_T_18 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:157$1318:
      Old ports: A=\i2._io_rd_T_17, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_18
      New ports: A=\i2._io_rd_T_17 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_18 [0]
      New connections: \i2._io_rd_T_18 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:276$1437:
      Old ports: A=\i2._io_rs2_T_17, B=\i2.io_instruction [24:20], Y=\i4.io_raddr_rs2
      New connections: \i4.io_raddr_rs2 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:105$1266:
      Old ports: A=\i2._io_rs1_T_18, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_19
      New connections: \i2._io_rs1_T_19 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:158$1319:
      Old ports: A=\i2._io_rd_T_18, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_19
      New ports: A=\i2._io_rd_T_18 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_19 [0]
      New connections: \i2._io_rd_T_19 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:106$1267:
      Old ports: A=\i2._io_rs1_T_19, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_20
      New connections: \i2._io_rs1_T_20 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:159$1320:
      Old ports: A=\i2._io_rd_T_19, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_20
      New ports: A=\i2._io_rd_T_19 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_20 [0]
      New connections: \i2._io_rd_T_20 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:107$1268:
      Old ports: A=\i2._io_rs1_T_20, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_21
      New connections: \i2._io_rs1_T_21 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:160$1321:
      Old ports: A=\i2._io_rd_T_20, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_21
      New ports: A=\i2._io_rd_T_20 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_21 [0]
      New connections: \i2._io_rd_T_21 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:108$1269:
      Old ports: A=\i2._io_rs1_T_21, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_22
      New connections: \i2._io_rs1_T_22 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:161$1322:
      Old ports: A=\i2._io_rd_T_21, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_22
      New ports: A=\i2._io_rd_T_21 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_22 [0]
      New connections: \i2._io_rd_T_22 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:109$1270:
      Old ports: A=\i2._io_rs1_T_22, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_23
      New connections: \i2._io_rs1_T_23 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:162$1323:
      Old ports: A=\i2._io_rd_T_22, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_23
      New ports: A=\i2._io_rd_T_22 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_23 [0]
      New connections: \i2._io_rd_T_23 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:110$1271:
      Old ports: A=\i2._io_rs1_T_23, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_24
      New connections: \i2._io_rs1_T_24 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:163$1324:
      Old ports: A=\i2._io_rd_T_23, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_24
      New ports: A=\i2._io_rd_T_23 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_24 [0]
      New connections: \i2._io_rd_T_24 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:111$1272:
      Old ports: A=\i2._io_rs1_T_24, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_25
      New connections: \i2._io_rs1_T_25 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:164$1325:
      Old ports: A=\i2._io_rd_T_24, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_25
      New ports: A=\i2._io_rd_T_24 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_25 [0]
      New connections: \i2._io_rd_T_25 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:112$1273:
      Old ports: A=\i2._io_rs1_T_25, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_26
      New connections: \i2._io_rs1_T_26 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:165$1326:
      Old ports: A=\i2._io_rd_T_25, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_26
      New ports: A=\i2._io_rd_T_25 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_26 [0]
      New connections: \i2._io_rd_T_26 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:113$1274:
      Old ports: A=\i2._io_rs1_T_26, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_27
      New connections: \i2._io_rs1_T_27 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:166$1327:
      Old ports: A=\i2._io_rd_T_26, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_27
      New ports: A=\i2._io_rd_T_26 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_27 [0]
      New connections: \i2._io_rd_T_27 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:114$1275:
      Old ports: A=\i2._io_rs1_T_27, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_28
      New connections: \i2._io_rs1_T_28 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:167$1328:
      Old ports: A=\i2._io_rd_T_27, B=\i2.io_instruction [11:7], Y=\i2._io_rd_T_28
      New ports: A=\i2._io_rd_T_27 [0], B=\i2.io_instruction [7], Y=\i2._io_rd_T_28 [0]
      New connections: \i2._io_rd_T_28 [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:115$1276:
      Old ports: A=\i2._io_rs1_T_28, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_29
      New connections: \i2._io_rs1_T_29 = 5'00000
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:277$1438:
      Old ports: A=\i2._io_rd_T_28, B=\i2.io_instruction [11:7], Y=\i4.io_waddr
      New ports: A=\i2._io_rd_T_28 [0], B=\i2.io_instruction [7], Y=\i4.io_waddr [0]
      New connections: \i4.io_waddr [4:1] = 4'0000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:116$1277:
      Old ports: A=\i2._io_rs1_T_29, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_30
      New connections: \i2._io_rs1_T_30 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:117$1278:
      Old ports: A=\i2._io_rs1_T_30, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_31
      New connections: \i2._io_rs1_T_31 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:118$1279:
      Old ports: A=\i2._io_rs1_T_31, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_32
      New connections: \i2._io_rs1_T_32 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:119$1280:
      Old ports: A=\i2._io_rs1_T_32, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_33
      New connections: \i2._io_rs1_T_33 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:120$1281:
      Old ports: A=\i2._io_rs1_T_33, B=\i2.io_instruction [19:15], Y=\i2._io_rs1_T_34
      New connections: \i2._io_rs1_T_34 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:275$1436:
      Old ports: A=\i2._io_rs1_T_34, B=\i2.io_instruction [19:15], Y=\i4.io_raddr_rs1
      New connections: \i4.io_raddr_rs1 = 5'00000
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 695 changes.

13.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~195 debug messages>
Removed a total of 65 cells.

13.20.6. Executing OPT_SHARE pass.

13.20.7. Executing OPT_DFF pass (perform DFF optimizations).

13.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 2 unused cells and 33 unused wires.
<suppressed ~5 debug messages>

13.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~400 debug messages>

13.20.10. Rerunning OPT passes. (Maybe there is more to do..)

13.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~561 debug messages>

13.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:242$1403:
      Old ports: A=4'0011, B=4'0110, Y=\i2._io_pc_next_type_T_9
      New ports: A=2'01, B=2'10, Y={ \i2._io_pc_next_type_T_9 [2] \i2._io_pc_next_type_T_9 [0] }
      New connections: { \i2._io_pc_next_type_T_9 [3] \i2._io_pc_next_type_T_9 [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:20$1450:
      Old ports: A=2'00, B={ \i3._Imm_type1_T_2 [19] \i2.io_instruction [7] }, Y={ \i3._io_imm_T_2 [12] \i3._io_imm_T_2 [0] }
      New ports: A=1'0, B=\i2.io_instruction [7], Y=\i3._io_imm_T_2 [0]
      New connections: \i3._io_imm_T_2 [12] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i5.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:14$1502:
      Old ports: A=0, B={ 24'000000000000000000000000 \i5.io_mem_data [7:0] }, Y=\i5._io_data_1_T
      New ports: A=8'00000000, B=\i5.io_mem_data [7:0], Y=\i5._io_data_1_T [7:0]
      New connections: \i5._io_data_1_T [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i5.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:15$1503:
      Old ports: A={ \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] \i5.io_imm [31] 9'000000000 \i5.io_imm [2] 1'0 \i5.io_imm [0] }, B=0, Y=\i5._io_data_2_T
      New ports: A={ \i5.io_imm [31] \i5.io_imm [2] \i5.io_imm [0] }, B=3'000, Y={ \i5._io_data_2_T [12] \i5._io_data_2_T [2] \i5._io_data_2_T [0] }
      New connections: { \i5._io_data_2_T [31:13] \i5._io_data_2_T [11:3] \i5._io_data_2_T [1] } = { \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] \i5._io_data_2_T [12] 10'0000000000 }
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:250$1411:
      Old ports: A=\i2._io_pc_next_type_T_16, B=4'0000, Y=\i2._io_pc_next_type_T_17
      New ports: A={ \i2._io_pc_next_type_T_9 [2] 1'1 \i2._io_pc_next_type_T_9 [0] }, B=3'000, Y=\i2._io_pc_next_type_T_17 [2:0]
      New connections: \i2._io_pc_next_type_T_17 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:21$1451:
      Old ports: A={ \i3._io_imm_T_2 [12] 1'0 \i3._io_imm_T_2 [0] }, B=3'010, Y={ \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }
      New ports: A={ 1'0 \i3._io_imm_T_2 [0] }, B=2'10, Y={ \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }
      New connections: \i3._io_imm_T_3 [12] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i5.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:17$1505:
      Old ports: A=\i5._io_data_2_T, B=0, Y=\i6.io_in_b
      New ports: A={ \i5._io_data_2_T [12] \i5._io_data_2_T [2] \i5._io_data_2_T [0] }, B=3'000, Y={ \i6.io_in_b [12] \i6.io_in_b [2] \i6.io_in_b [0] }
      New connections: { \i6.io_in_b [31:13] \i6.io_in_b [11:3] \i6.io_in_b [1] } = { \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] \i6.io_in_b [12] 10'0000000000 }
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i2.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_IDU.v:251$1412:
      Old ports: A=\i2._io_pc_next_type_T_17, B=4'0000, Y=\i2._io_pc_next_type_T_18
      New ports: A=\i2._io_pc_next_type_T_17 [2:0], B=3'000, Y=\i2._io_pc_next_type_T_18 [2:0]
      New connections: \i2._io_pc_next_type_T_18 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:22$1452:
      Old ports: A={ \i3._io_imm_T_3 [12] \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }, B=3'000, Y={ \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }
      New ports: A={ \i3._io_imm_T_3 [2] \i3._io_imm_T_3 [0] }, B=2'00, Y={ \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }
      New connections: \i3._io_imm_T_4 [12] = 1'0
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i3.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_Imm.v:23$1453:
      Old ports: A={ \i3._io_imm_T_4 [12] \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }, B=3'000, Y={ \i5.io_imm [31] \i5.io_imm [2] \i5.io_imm [0] }
      New ports: A={ \i3._io_imm_T_4 [2] \i3._io_imm_T_4 [0] }, B=2'00, Y={ \i5.io_imm [2] \i5.io_imm [0] }
      New connections: \i5.io_imm [31] = 1'0
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i5.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:15$1503:
      Old ports: A={ \i5.io_imm [31] \i5.io_imm [2] \i5.io_imm [0] }, B=3'000, Y={ \i5._io_data_2_T [12] \i5._io_data_2_T [2] \i5._io_data_2_T [0] }
      New ports: A={ \i5.io_imm [2] \i5.io_imm [0] }, B=2'00, Y={ \i5._io_data_2_T [2] \i5._io_data_2_T [0] }
      New connections: \i5._io_data_2_T [12] = 1'0
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i5.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_DATA_CONTROL.v:17$1505:
      Old ports: A={ \i5._io_data_2_T [12] \i5._io_data_2_T [2] \i5._io_data_2_T [0] }, B=3'000, Y={ \i6.io_in_b [12] \i6.io_in_b [2] \i6.io_in_b [0] }
      New ports: A={ \i5._io_data_2_T [2] \i5._io_data_2_T [0] }, B=2'00, Y={ \i6.io_in_b [2] \i6.io_in_b [0] }
      New connections: \i6.io_in_b [12] = 1'0
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 12 changes.

13.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

13.20.14. Executing OPT_SHARE pass.

13.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2010 ($sdffe) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27 [10:2], Q = \i0.state [10:2]).
Adding EN signal on $auto$ff.cc:266:slice$2010 ($sdffe) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27 [31:11], Q = \i0.state [31:11]).
Adding EN signal on $auto$ff.cc:266:slice$1986 ($sdffe) from module ysyx_25030077_top (D = \i7._io_pc_next_T_27 [1], Q = \i0.state [1]).
Handling never-active EN on $auto$ff.cc:266:slice$1907 ($sdffe) from module ysyx_25030077_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1907 ($dffe) from module ysyx_25030077_top.

13.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 17 unused cells and 174 unused wires.
<suppressed ~29 debug messages>

13.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~35 debug messages>

13.20.18. Rerunning OPT passes. (Maybe there is more to do..)

13.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~556 debug messages>

13.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$2172: { $auto$opt_dff.cc:247:make_patterns_logic$1987 $auto$opt_dff.cc:247:make_patterns_logic$2169 $auto$opt_dff.cc:247:make_patterns_logic$2163 $auto$opt_dff.cc:247:make_patterns_logic$2167 $auto$opt_dff.cc:247:make_patterns_logic$2165 $auto$opt_dff.cc:247:make_patterns_logic$1991 $auto$opt_dff.cc:247:make_patterns_logic$1916 $auto$rtlil.cc:2959:Not$1919 $auto$opt_dff.cc:247:make_patterns_logic$1997 $auto$opt_dff.cc:247:make_patterns_logic$1999 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$2156: { $auto$opt_dff.cc:247:make_patterns_logic$2147 $auto$opt_dff.cc:247:make_patterns_logic$2149 $auto$opt_dff.cc:247:make_patterns_logic$2151 $auto$opt_dff.cc:247:make_patterns_logic$2153 $auto$opt_dff.cc:247:make_patterns_logic$1916 $auto$rtlil.cc:2959:Not$1919 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$2161: { $auto$opt_dff.cc:247:make_patterns_logic$2158 $auto$opt_dff.cc:247:make_patterns_logic$1916 $auto$rtlil.cc:2959:Not$1919 }
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:55$1540:
      Old ports: A={ \i7._io_pc_next_T_20 [31:2] 1'x }, B={ \i7._beq_result_T_9 [31:11] 10'x }, Y=\i7._io_pc_next_T_21 [31:1]
      New ports: A=\i7._io_pc_next_T_20 [31:2], B={ \i7._beq_result_T_9 [31:11] 9'x }, Y=\i7._io_pc_next_T_21 [31:2]
      New connections: \i7._io_pc_next_T_21 [1] = 1'x
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:56$1541:
      Old ports: A=\i7._io_pc_next_T_21 [31:1], B={ \i7._beq_result_T_9 [31:11] 10'x }, Y=\i7._io_pc_next_T_22 [31:1]
      New ports: A=\i7._io_pc_next_T_21 [31:2], B={ \i7._beq_result_T_9 [31:11] 9'x }, Y=\i7._io_pc_next_T_22 [31:2]
      New connections: \i7._io_pc_next_T_22 [1] = 1'x
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:57$1542:
      Old ports: A=\i7._io_pc_next_T_22 [31:1], B={ \i7._io_pc_next_T_20 [31:2] 1'x }, Y=\i7._io_pc_next_T_23 [31:1]
      New ports: A=\i7._io_pc_next_T_22 [31:2], B=\i7._io_pc_next_T_20 [31:2], Y=\i7._io_pc_next_T_23 [31:2]
      New connections: \i7._io_pc_next_T_23 [1] = 1'x
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:58$1543:
      Old ports: A=\i7._io_pc_next_T_23 [31:1], B={ \i7._beq_result_T_9 [31:11] 10'x }, Y=\i7._io_pc_next_T_24 [31:1]
      New ports: A=\i7._io_pc_next_T_23 [31:2], B={ \i7._beq_result_T_9 [31:11] 9'x }, Y=\i7._io_pc_next_T_24 [31:2]
      New connections: \i7._io_pc_next_T_24 [1] = 1'x
  Optimizing cells in module \ysyx_25030077_top.
    Consolidated identical input bits for $mux cell $flatten\i7.$ternary$/home/meowth/ysyx/ysyx-workbench/project/0_meopc1/vsrc/ysyx_25030077_PC_next.v:60$1545:
      Old ports: A={ \i7._io_pc_next_T_24 [31:1] 1'x }, B=0, Y=\i7._io_pc_next_T_26
      New ports: A={ \i7._io_pc_next_T_24 [31:2] 1'x }, B=31'0000000000000000000000000000000, Y={ \i7._io_pc_next_T_26 [31:2] \i7._io_pc_next_T_26 [0] }
      New connections: \i7._io_pc_next_T_26 [1] = \i7._io_pc_next_T_26 [0]
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 8 changes.

13.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.20.22. Executing OPT_SHARE pass.

13.20.23. Executing OPT_DFF pass (perform DFF optimizations).

13.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 2 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

13.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.20.26. Rerunning OPT passes. (Maybe there is more to do..)

13.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~556 debug messages>

13.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

13.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.20.30. Executing OPT_SHARE pass.

13.20.31. Executing OPT_DFF pass (perform DFF optimizations).

13.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

13.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.20.34. Finished OPT passes. (There is nothing left to do.)

13.21. Executing TECHMAP pass (map to technology primitives).

13.21.1. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/oss-cad-suite-linux-x64-20250830/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/meowth/ysyx/ysyx-workbench/oss-cad-suite-linux-x64-20250830/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$950cc9f9d9b07c09d0ee4a231126f2c8a3c4f78a\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~2022 debug messages>

13.22. Executing OPT pass (performing simple optimizations).

13.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~8581 debug messages>

13.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~15426 debug messages>
Removed a total of 5142 cells.

13.22.3. Executing OPT_DFF pass (perform DFF optimizations).

13.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 616 unused cells and 4952 unused wires.
<suppressed ~627 debug messages>

13.22.5. Finished fast OPT passes.

13.23. Executing ABC pass (technology mapping using ABC).

13.23.1. Extracting gate netlist of module `\ysyx_25030077_top' to `<abc-temp-dir>/input.blif'..
Replacing 28 occurrences of constant undef bits with constant zero bits
Extracted 4777 gates and 4812 wires to a netlist network with 32 inputs and 40 outputs.

13.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       10
ABC RESULTS:            ANDNOT cells:      690
ABC RESULTS:               MUX cells:      107
ABC RESULTS:              NAND cells:       35
ABC RESULTS:               NOR cells:      878
ABC RESULTS:               NOT cells:      106
ABC RESULTS:                OR cells:     2845
ABC RESULTS:             ORNOT cells:       92
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       52
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:     4740
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       40
Removing temp directory.

13.24. Executing OPT pass (performing simple optimizations).

13.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

13.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

13.24.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10513 ($_SDFFE_PP0P_) from module ysyx_25030077_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10520 ($_SDFFE_PP0P_) from module ysyx_25030077_top.

13.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 31 unused cells and 920 unused wires.
<suppressed ~88 debug messages>

13.24.5. Rerunning OPT passes. (Removed registers in this run.)

13.24.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.
<suppressed ~4 debug messages>

13.24.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
<suppressed ~207 debug messages>
Removed a total of 69 cells.

13.24.8. Executing OPT_DFF pass (perform DFF optimizations).

13.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

13.24.10. Finished fast OPT passes.

13.25. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `ysyx_25030077_top'. Setting top module to ysyx_25030077_top.

13.25.1. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top

13.25.2. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top
Removed 0 unused modules.

13.26. Printing statistics.

=== ysyx_25030077_top ===

        +----------Local Count, excluding submodules.
        | 
     5643 wires
    28441 wire bits
      966 public wires
    23764 public wire bits
       10 ports
      141 port bits
     4751 cells
      676   $_ANDNOT_
        9   $_AND_
      107   $_MUX_
       34   $_NAND_
      813   $_NOR_
      106   $_NOT_
       87   $_ORNOT_
     2827   $_OR_
       29   $_SDFFE_PP0P_
        1   $_SDFFE_PP1P_
        1   $_XNOR_
       52   $_XOR_
        9   $scopeinfo

13.27. Executing CHECK pass (checking for obvious problems).
Checking module ysyx_25030077_top...
Found and reported 0 problems.

14. Executing AUTONAME pass.
Renamed 340419 objects in module ysyx_25030077_top (1491 iterations).
<suppressed ~9419 debug messages>

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

16.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 9 unused cells and 23593 unused wires.
<suppressed ~23602 debug messages>

16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

16.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

16.13. Executing OPT_DFF pass (perform DFF optimizations).

16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

16.16. Finished OPT passes. (There is nothing left to do.)

17. Executing CLOCK_GATE pass (extract clock gating out of flip flops).
Selected rising edge ICG \CLKGATE_X1 from Liberty file
Converted 30 FFs.
<suppressed ~54 debug messages>

18. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

18.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~8 debug messages>
Mapping DFF cells in module `\ysyx_25030077_top':
  mapped 30 $_DFF_P_ cells to \DFF_X1 cells.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

19.6. Executing OPT_DFF pass (perform DFF optimizations).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 29 unused cells and 58 unused wires.
<suppressed ~30 debug messages>

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

19.9. Rerunning OPT passes. (Maybe there is more to do..)

19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ysyx_25030077_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ysyx_25030077_top.
Performed a total of 0 changes.

19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ysyx_25030077_top'.
Removed a total of 0 cells.

19.13. Executing OPT_DFF pass (perform DFF optimizations).

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..

19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ysyx_25030077_top.

19.16. Finished OPT passes. (There is nothing left to do.)

20. Executing ABC pass (technology mapping using ABC).

20.1. Extracting gate netlist of module `\ysyx_25030077_top' to `/tmp/yosys-abc-x7QbRq/input.blif'..
Extracted 4713 gates and 4774 wires to a netlist network with 59 inputs and 37 outputs.

20.1.1. Executing ABC.
Running ABC command: "/home/meowth/ysyx/ysyx-workbench/oss-cad-suite-linux-x64-20250830/oss-cad-suite/lib/yosys-abc" -s -f /tmp/yosys-abc-x7QbRq/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-x7QbRq/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-x7QbRq/input.blif 
ABC: + read_lib -w /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/lib/Nangate45_typ.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/lib/Nangate45_typ.lib" has 90 cells (44 skipped: 21 seq; 6 tri-state; 8 no func; 9 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.08 sec
ABC: Memory =   11.38 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D 100000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 100000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-x7QbRq/output.blif 

20.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       20
ABC RESULTS:           AND2_X4 cells:        7
ABC RESULTS:           AND3_X1 cells:       13
ABC RESULTS:           AND3_X4 cells:        3
ABC RESULTS:           AND4_X1 cells:        4
ABC RESULTS:           AND4_X4 cells:        1
ABC RESULTS:          AOI21_X1 cells:       13
ABC RESULTS:         CLKBUF_X2 cells:        1
ABC RESULTS:            INV_X1 cells:       21
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        4
ABC RESULTS:          NAND3_X4 cells:        1
ABC RESULTS:           NOR2_X1 cells:       14
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:       13
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:            OR3_X1 cells:        7
ABC RESULTS:            OR3_X4 cells:        3
ABC RESULTS:          XNOR2_X1 cells:        3
ABC RESULTS:          _const0_ cells:        5
ABC RESULTS:          _const1_ cells:        2
ABC RESULTS:        internal signals:     4678
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       37
Removing temp directory.

21. Executing HILOMAP pass (mapping to constant drivers).

22. Executing SETUNDEF pass (replace undef values with defined constants).

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ysyx_25030077_top..
Removed 0 unused cells and 4775 unused wires.
<suppressed ~4678 debug messages>

24. Executing Liberty frontend: /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/lib/Nangate45_typ.lib
Imported 134 cell types from liberty file.

25. Executing CHECK pass (checking for obvious problems).
Checking module ysyx_25030077_top...
Found and reported 0 problems.

26. Printing statistics.

=== ysyx_25030077_top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      307        - wires
      307        - wire bits
      171        - public wires
      171        - public wire bits
      141        - ports
      141        - port bits
      167  304.038 cells
       20    21.28   AND2_X1
        7   16.758   AND2_X4
       13    17.29   AND3_X1
        3    8.778   AND3_X4
        4    6.384   AND4_X1
        1    3.458   AND4_X4
       13   13.832   AOI21_X1
        1    1.064   CLKBUF_X2
        2    6.916   CLKGATE_X1
       30   135.66   DFF_X1
       21   11.172   INV_X1
        1    0.798   INV_X2
        1    0.532   LOGIC0_X1
        1    0.532   LOGIC1_X1
        1    0.798   NAND2_X1
        4    4.256   NAND3_X1
        1    3.458   NAND3_X4
       14   11.172   NOR2_X1
        1    1.064   NOR3_X1
       13   13.832   OAI21_X1
        2    2.128   OR2_X1
        7     9.31   OR3_X1
        3    8.778   OR3_X4
        3    4.788   XNOR2_X1

   Chip area for module '\ysyx_25030077_top': 304.038000
     of which used for sequential elements: 135.660000 (44.62%)

27. Executing Verilog backend.
Dumping module `\ysyx_25030077_top'.

End of script. Logfile hash: e24f9a26b1, CPU: user 11.82s system 0.09s, MEM: 153.79 MB peak
Yosys 0.56+197 (git sha1 d4c4b2106, clang++ 18.1.8 -fPIC -O3)
Time spent: 41% 14x opt_reduce (5 sec), 12% 1x autoname (1 sec), ...
