ISim log file
Running: D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/KGP_RISC_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 22.  For instance reg_store/mux/, width 32 of formal port a0 is not equal to width 5 of actual signal rs.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 23.  For instance reg_store/mux/, width 32 of formal port a1 is not equal to width 5 of actual signal rt.
WARNING:  For instance reg_store/mux/, width 32 of formal port a2 is not equal to width 5 of actual constant.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 33.  For instance reg_store/mux/, width 32 of formal port out is not equal to width 5 of actual signal muxOut.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/data_path.v" Line 37.  For instance Data/bm/, width 32 of formal port instr4 is not equal to width 13 of actual signal instr4.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/data_path.v" Line 37.  For instance Data/bm/, width 32 of formal port nextInstr is not equal to width 13 of actual signal nextInstr.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/data_path.v" Line 33.  For instance Data/data_mem/, width 11 of formal port addra is not equal to width 32 of actual signal result.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module KGP_RISC_tb.uut.Data.data_mem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module KGP_RISC_tb.uut.Data.instr_mem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
