GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fa6cd500000,16384
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1436
gpu_sim_insn = 77824
gpu_ipc =      54.1950
gpu_tot_sim_cycle = 1436
gpu_tot_sim_insn = 77824
gpu_tot_ipc =      54.1950
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1475% 
gpu_tot_occupancy = 12.1475% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1107
partiton_level_parallism =       0.3788
partiton_level_parallism_total  =       0.3788
partiton_level_parallism_util =       2.9565
partiton_level_parallism_util_total  =       2.9565
L2_BW  =      19.4810 GB/Sec
L2_BW_total  =      19.4810 GB/Sec
gpu_total_sim_rate=77824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 77824
gpgpu_n_tot_w_icount = 2432
gpgpu_n_stall_shd_mem = 374
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:29108	W0_Scoreboard:11120	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2432
single_issue_nums: WS0:1088	WS1:1088	
dual_issue_nums: WS0:64	WS1:64	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 386 
max_icnt2mem_latency = 38 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 292 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 57 
mrq_lat_table:146 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	242 	298 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	301 	28 	169 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 514/18 = 28.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1032
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        101       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        105       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        102       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         96        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        103       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         97       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        103       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        104       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2027 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1791
n_activity=678 dram_eff=0.59
bk0: 68a 1757i bk1: 68a 1714i bk2: 0a 2231i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.179131 
total_CMD = 2233 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 1614 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 2233 
n_nop = 2027 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.002687 
CoL_Bus_Util = 0.089566 
Either_Row_CoL_Bus_Util = 0.092253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.771608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.77161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=597 dram_eff=0.6432
bk0: 64a 1788i bk1: 64a 1755i bk2: 0a 2232i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.747780
Bank_Level_Parallism_Ready = 1.406250
write_to_read_ratio_blp_rw_average = 0.393428
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 1663 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.740708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.74071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=615 dram_eff=0.6244
bk0: 64a 1790i bk1: 64a 1755i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 1656 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.713390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.71339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=615 dram_eff=0.6244
bk0: 64a 1790i bk1: 64a 1763i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 1656 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.716973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.71697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=622 dram_eff=0.6174
bk0: 64a 1787i bk1: 64a 1766i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 1649 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.720555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.72056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=620 dram_eff=0.6194
bk0: 64a 1789i bk1: 64a 1766i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 1650 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.706225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.70622
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=615 dram_eff=0.6244
bk0: 64a 1787i bk1: 64a 1757i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 1655 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.738916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.73892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233 n_nop=2039 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.172
n_activity=615 dram_eff=0.6244
bk0: 64a 1787i bk1: 64a 1757i bk2: 0a 2233i bk3: 0a 2233i bk4: 0a 2233i bk5: 0a 2233i bk6: 0a 2233i bk7: 0a 2233i bk8: 0a 2233i bk9: 0a 2233i bk10: 0a 2233i bk11: 0a 2233i bk12: 0a 2233i bk13: 0a 2233i bk14: 0a 2233i bk15: 0a 2233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.171966 
total_CMD = 2233 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 1655 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 2233 
n_nop = 2039 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.085983 
Either_Row_CoL_Bus_Util = 0.086879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.743394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.74339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 544
L2_total_cache_misses = 258
L2_total_cache_miss_rate = 0.4743
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1184
icnt_total_pkts_simt_to_mem=1056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4246
	minimum = 6
	maximum = 62
Network latency average = 13.8961
	minimum = 6
	maximum = 49
Slowest packet = 342
Flit latency average = 13.7862
	minimum = 6
	maximum = 47
Slowest flit = 514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0151532
	minimum = 0 (at node 16)
	maximum = 0.0334262 (at node 20)
Accepted packet rate average = 0.0151532
	minimum = 0 (at node 16)
	maximum = 0.0334262 (at node 20)
Injected flit rate average = 0.0311978
	minimum = 0 (at node 16)
	maximum = 0.100279 (at node 20)
Accepted flit rate average= 0.0311978
	minimum = 0 (at node 16)
	maximum = 0.0557103 (at node 20)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4246 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 13.8961 (1 samples)
	minimum = 6 (1 samples)
	maximum = 49 (1 samples)
Flit latency average = 13.7862 (1 samples)
	minimum = 6 (1 samples)
	maximum = 47 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0151532 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0334262 (1 samples)
Accepted packet rate average = 0.0151532 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0334262 (1 samples)
Injected flit rate average = 0.0311978 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.100279 (1 samples)
Accepted flit rate average = 0.0311978 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0557103 (1 samples)
Injected packet size average = 2.05882 (1 samples)
Accepted packet size average = 2.05882 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 77824 (inst/sec)
gpgpu_simulation_rate = 1436 (cycle/sec)
gpgpu_silicon_slowdown = 1119080x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 746
gpu_sim_insn = 77824
gpu_ipc =     104.3217
gpu_tot_sim_cycle = 2182
gpu_tot_sim_insn = 155648
gpu_tot_ipc =      71.3327
gpu_tot_issued_cta = 32
gpu_occupancy = 11.6625% 
gpu_tot_occupancy = 12.0086% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1426
partiton_level_parallism =       0.6971
partiton_level_parallism_total  =       0.4876
partiton_level_parallism_util =       3.4437
partiton_level_parallism_util_total  =       3.1761
L2_BW  =      35.8451 GB/Sec
L2_BW_total  =      25.0757 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2560
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 155648
gpgpu_n_tot_w_icount = 4864
gpgpu_n_stall_shd_mem = 661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14	W0_Idle:36756	W0_Scoreboard:18242	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864
single_issue_nums: WS0:2176	WS1:2176	
dual_issue_nums: WS0:128	WS1:128	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 386 
max_icnt2mem_latency = 38 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 244 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 22 
mrq_lat_table:146 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	460 	594 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	602 	153 	255 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 514/18 = 28.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1032
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        154       153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        159       157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        155       154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        146       144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        157       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        149       154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        157       158    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        155       155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3187 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1179
n_activity=678 dram_eff=0.59
bk0: 68a 2917i bk1: 68a 2874i bk2: 0a 3391i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.117890 
total_CMD = 3393 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 2774 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 3393 
n_nop = 3187 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001768 
CoL_Bus_Util = 0.058945 
Either_Row_CoL_Bus_Util = 0.060713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.165930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.16593
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=597 dram_eff=0.6432
bk0: 64a 2948i bk1: 64a 2915i bk2: 0a 3392i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.747780
Bank_Level_Parallism_Ready = 1.406250
write_to_read_ratio_blp_rw_average = 0.393428
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 2823 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.145594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.14559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=615 dram_eff=0.6244
bk0: 64a 2950i bk1: 64a 2915i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 2816 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.127616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.12762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=615 dram_eff=0.6244
bk0: 64a 2950i bk1: 64a 2923i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 2816 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.129974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.12997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=622 dram_eff=0.6174
bk0: 64a 2947i bk1: 64a 2926i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 2809 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.132331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.13233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=620 dram_eff=0.6194
bk0: 64a 2949i bk1: 64a 2926i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 2810 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.122900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.1229
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=615 dram_eff=0.6244
bk0: 64a 2947i bk1: 64a 2917i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 2815 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.144415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.14442
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393 n_nop=3199 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1132
n_activity=615 dram_eff=0.6244
bk0: 64a 2947i bk1: 64a 2917i bk2: 0a 3393i bk3: 0a 3393i bk4: 0a 3393i bk5: 0a 3393i bk6: 0a 3393i bk7: 0a 3393i bk8: 0a 3393i bk9: 0a 3393i bk10: 0a 3393i bk11: 0a 3393i bk12: 0a 3393i bk13: 0a 3393i bk14: 0a 3393i bk15: 0a 3393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.113174 
total_CMD = 3393 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 2815 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 3393 
n_nop = 3199 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.057177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.147362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.14736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 17, Miss_rate = 0.202, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 17, Miss_rate = 0.202, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 1064
L2_total_cache_misses = 258
L2_total_cache_miss_rate = 0.2425
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2248
icnt_total_pkts_simt_to_mem=2088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3553
	minimum = 6
	maximum = 62
Network latency average = 13.414
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 13.0556
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.019505
	minimum = 0 (at node 36)
	maximum = 0.0384968 (at node 20)
Accepted packet rate average = 0.019505
	minimum = 0 (at node 36)
	maximum = 0.0384968 (at node 20)
Injected flit rate average = 0.0397434
	minimum = 0 (at node 36)
	maximum = 0.104491 (at node 20)
Accepted flit rate average= 0.0397434
	minimum = 0 (at node 36)
	maximum = 0.0678277 (at node 20)
Injected packet length average = 2.03759
Accepted packet length average = 2.03759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8899 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Network latency average = 13.6551 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49.5 (2 samples)
Flit latency average = 13.4209 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0173291 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0359615 (2 samples)
Accepted packet rate average = 0.0173291 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0359615 (2 samples)
Injected flit rate average = 0.0354706 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.102385 (2 samples)
Accepted flit rate average = 0.0354706 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.061769 (2 samples)
Injected packet size average = 2.04688 (2 samples)
Accepted packet size average = 2.04688 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 2182 (cycle/sec)
gpgpu_silicon_slowdown = 736480x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 908
gpu_sim_insn = 143360
gpu_ipc =     157.8855
gpu_tot_sim_cycle = 3090
gpu_tot_sim_insn = 299008
gpu_tot_ipc =      96.7663
gpu_tot_issued_cta = 48
gpu_occupancy = 12.0574% 
gpu_tot_occupancy = 12.0240% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2053
partiton_level_parallism =       0.5815
partiton_level_parallism_total  =       0.5152
partiton_level_parallism_util =       3.3208
partiton_level_parallism_util_total  =       3.2227
L2_BW  =      29.9029 GB/Sec
L2_BW_total  =      26.4942 GB/Sec
gpu_total_sim_rate=299008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4864
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0921
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4864

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
79, 79, 79, 79, 80, 79, 79, 79, 
gpgpu_n_tot_thrd_icount = 303104
gpgpu_n_tot_w_icount = 9472
gpgpu_n_stall_shd_mem = 1494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314	W0_Idle:52738	W0_Scoreboard:25516	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9344
single_issue_nums: WS0:4070	WS1:4090	
dual_issue_nums: WS0:333	WS1:323	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55296 {72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 221 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 22 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1048 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	612 	947 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	890 	299 	333 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        208       207    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        204       209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        211       209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        200       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        210       215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        203       209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        212       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        209       209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4600 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.08323
n_activity=678 dram_eff=0.59
bk0: 68a 4330i bk1: 68a 4287i bk2: 0a 4804i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.083229 
total_CMD = 4806 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 4187 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 4806 
n_nop = 4600 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.041615 
Either_Row_CoL_Bus_Util = 0.042863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.823138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.823138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4606 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.08156
n_activity=649 dram_eff=0.604
bk0: 68a 4331i bk1: 64a 4327i bk2: 0a 4805i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.081565 
total_CMD = 4806 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 4204 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 4806 
n_nop = 4606 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000832 
CoL_Bus_Util = 0.040782 
Either_Row_CoL_Bus_Util = 0.041615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.808781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.808781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=615 dram_eff=0.6244
bk0: 64a 4363i bk1: 64a 4328i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 4229 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.796088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.796088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=615 dram_eff=0.6244
bk0: 64a 4363i bk1: 64a 4336i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 4229 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.797753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.797753
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=622 dram_eff=0.6174
bk0: 64a 4360i bk1: 64a 4339i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 4222 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.799417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.799417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=620 dram_eff=0.6194
bk0: 64a 4362i bk1: 64a 4339i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 4223 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.792759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.792759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=615 dram_eff=0.6244
bk0: 64a 4360i bk1: 64a 4330i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 4228 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.807948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.807948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4806 n_nop=4612 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0799
n_activity=615 dram_eff=0.6244
bk0: 64a 4360i bk1: 64a 4330i bk2: 0a 4806i bk3: 0a 4806i bk4: 0a 4806i bk5: 0a 4806i bk6: 0a 4806i bk7: 0a 4806i bk8: 0a 4806i bk9: 0a 4806i bk10: 0a 4806i bk11: 0a 4806i bk12: 0a 4806i bk13: 0a 4806i bk14: 0a 4806i bk15: 0a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079900 
total_CMD = 4806 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 4228 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 4806 
n_nop = 4612 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.039950 
Either_Row_CoL_Bus_Util = 0.040366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.810029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.810029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116, Miss = 17, Miss_rate = 0.147, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 116, Miss = 17, Miss_rate = 0.147, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 17, Miss_rate = 0.152, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 1592
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.1627
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3352
icnt_total_pkts_simt_to_mem=3128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.581
	minimum = 6
	maximum = 62
Network latency average = 13.3624
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 12.8498
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206084
	minimum = 0 (at node 36)
	maximum = 0.0375405 (at node 20)
Accepted packet rate average = 0.0206084
	minimum = 0 (at node 36)
	maximum = 0.0375405 (at node 20)
Injected flit rate average = 0.0419417
	minimum = 0 (at node 36)
	maximum = 0.0944984 (at node 20)
Accepted flit rate average= 0.0419417
	minimum = 0 (at node 36)
	maximum = 0.0686084 (at node 20)
Injected packet length average = 2.03518
Accepted packet length average = 2.03518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.787 (3 samples)
	minimum = 6 (3 samples)
	maximum = 62 (3 samples)
Network latency average = 13.5575 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49.6667 (3 samples)
Flit latency average = 13.2305 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0184222 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0364878 (3 samples)
Accepted packet rate average = 0.0184222 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0364878 (3 samples)
Injected flit rate average = 0.0376276 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0997561 (3 samples)
Accepted flit rate average = 0.0376276 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0640488 (3 samples)
Injected packet size average = 2.04251 (3 samples)
Accepted packet size average = 2.04251 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 299008 (inst/sec)
gpgpu_simulation_rate = 3090 (cycle/sec)
gpgpu_silicon_slowdown = 520064x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 717
gpu_sim_insn = 143360
gpu_ipc =     199.9442
gpu_tot_sim_cycle = 3807
gpu_tot_sim_insn = 442368
gpu_tot_ipc =     116.1986
gpu_tot_issued_cta = 64
gpu_occupancy = 11.8377% 
gpu_tot_occupancy = 11.9905% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2636
partiton_level_parallism =       0.7197
partiton_level_parallism_total  =       0.5537
partiton_level_parallism_util =       3.4172
partiton_level_parallism_util_total  =       3.2682
L2_BW  =      37.0081 GB/Sec
L2_BW_total  =      28.4743 GB/Sec
gpu_total_sim_rate=221184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7168
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0670
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7168

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
118, 118, 118, 118, 119, 118, 118, 119, 
gpgpu_n_tot_thrd_icount = 450560
gpgpu_n_tot_w_icount = 14080
gpgpu_n_stall_shd_mem = 2248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536	W0_Idle:60018	W0_Scoreboard:33090	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13824
single_issue_nums: WS0:5974	WS1:5994	
dual_issue_nums: WS0:533	WS1:523	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 203 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 20 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1560 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	774 	1269 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1178 	436 	420 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        262       258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        254       262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        267       263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        253       249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        266       270    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        257       263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        270       266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        266       262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5715 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06756
n_activity=678 dram_eff=0.59
bk0: 68a 5445i bk1: 68a 5402i bk2: 0a 5919i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067556 
total_CMD = 5921 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 5302 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 5921 
n_nop = 5715 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001013 
CoL_Bus_Util = 0.033778 
Either_Row_CoL_Bus_Util = 0.034791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.668130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.66813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5721 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06621
n_activity=649 dram_eff=0.604
bk0: 68a 5446i bk1: 64a 5442i bk2: 0a 5920i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066205 
total_CMD = 5921 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 5319 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 5921 
n_nop = 5721 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000676 
CoL_Bus_Util = 0.033103 
Either_Row_CoL_Bus_Util = 0.033778 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.656477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.656477
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=615 dram_eff=0.6244
bk0: 64a 5478i bk1: 64a 5443i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 5344 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.646175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.646175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=615 dram_eff=0.6244
bk0: 64a 5478i bk1: 64a 5451i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 5344 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.647526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.647526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=622 dram_eff=0.6174
bk0: 64a 5475i bk1: 64a 5454i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 5337 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.648877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.648877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=620 dram_eff=0.6194
bk0: 64a 5477i bk1: 64a 5454i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 5338 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.643472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.643472
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=615 dram_eff=0.6244
bk0: 64a 5475i bk1: 64a 5445i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 5343 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.655801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.655801
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5921 n_nop=5727 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06485
n_activity=615 dram_eff=0.6244
bk0: 64a 5475i bk1: 64a 5445i bk2: 0a 5921i bk3: 0a 5921i bk4: 0a 5921i bk5: 0a 5921i bk6: 0a 5921i bk7: 0a 5921i bk8: 0a 5921i bk9: 0a 5921i bk10: 0a 5921i bk11: 0a 5921i bk12: 0a 5921i bk13: 0a 5921i bk14: 0a 5921i bk15: 0a 5921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064854 
total_CMD = 5921 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 5343 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 5921 
n_nop = 5727 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.032427 
Either_Row_CoL_Bus_Util = 0.032765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.657490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.65749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 2108
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.1229
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=4396
icnt_total_pkts_simt_to_mem=4156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.5674
	minimum = 6
	maximum = 62
Network latency average = 13.2234
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 12.6949
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221487
	minimum = 0 (at node 36)
	maximum = 0.0388758 (at node 20)
Accepted packet rate average = 0.0221487
	minimum = 0 (at node 36)
	maximum = 0.0388758 (at node 20)
Injected flit rate average = 0.0449278
	minimum = 0 (at node 36)
	maximum = 0.093512 (at node 20)
Accepted flit rate average= 0.0449278
	minimum = 0 (at node 36)
	maximum = 0.072498 (at node 20)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7321 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62 (4 samples)
Network latency average = 13.474 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.75 (4 samples)
Flit latency average = 13.0966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0193538 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0370848 (4 samples)
Accepted packet rate average = 0.0193538 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0370848 (4 samples)
Injected flit rate average = 0.0394527 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.098195 (4 samples)
Accepted flit rate average = 0.0394527 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0661611 (4 samples)
Injected packet size average = 2.03849 (4 samples)
Accepted packet size average = 2.03849 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 221184 (inst/sec)
gpgpu_simulation_rate = 1903 (cycle/sec)
gpgpu_silicon_slowdown = 844456x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 770
gpu_sim_insn = 90112
gpu_ipc =     117.0286
gpu_tot_sim_cycle = 4577
gpu_tot_sim_insn = 532480
gpu_tot_ipc =     116.3382
gpu_tot_issued_cta = 80
gpu_occupancy = 9.7222% 
gpu_tot_occupancy = 11.5699% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3120
partiton_level_parallism =       2.9922
partiton_level_parallism_total  =       0.9640
partiton_level_parallism_util =      13.6331
partiton_level_parallism_util_total  =       5.4201
L2_BW  =     153.8713 GB/Sec
L2_BW_total  =      49.5702 GB/Sec
gpu_total_sim_rate=266240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8576
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0560
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
118, 118, 118, 118, 119, 118, 118, 119, 
gpgpu_n_tot_thrd_icount = 540672
gpgpu_n_tot_w_icount = 16896
gpgpu_n_stall_shd_mem = 8134
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537	W0_Idle:74886	W0_Scoreboard:39821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16640
single_issue_nums: WS0:7188	WS1:7212	
dual_issue_nums: WS0:630	WS1:618	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 186 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 20 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3864 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	882 	3429 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3257 	616 	465 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        491       487    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        483       500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        507       501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        489       485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        504       508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        496       502    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        508       503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        502       498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6913 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05619
n_activity=678 dram_eff=0.59
bk0: 68a 6643i bk1: 68a 6600i bk2: 0a 7117i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.056188 
total_CMD = 7119 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 6500 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 7119 
n_nop = 6913 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.028094 
Either_Row_CoL_Bus_Util = 0.028937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.555696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.555696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6919 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05506
n_activity=649 dram_eff=0.604
bk0: 68a 6644i bk1: 64a 6640i bk2: 0a 7118i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055064 
total_CMD = 7119 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 6517 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 7119 
n_nop = 6919 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000562 
CoL_Bus_Util = 0.027532 
Either_Row_CoL_Bus_Util = 0.028094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.546004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.546004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=615 dram_eff=0.6244
bk0: 64a 6676i bk1: 64a 6641i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 6542 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.537435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.537435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=615 dram_eff=0.6244
bk0: 64a 6676i bk1: 64a 6649i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 6542 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.538559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.538559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=622 dram_eff=0.6174
bk0: 64a 6673i bk1: 64a 6652i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 6535 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.539683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.539683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=620 dram_eff=0.6194
bk0: 64a 6675i bk1: 64a 6652i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 6536 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.535188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.535188
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=615 dram_eff=0.6244
bk0: 64a 6673i bk1: 64a 6643i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 6541 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.545442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.545442
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7119 n_nop=6925 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05394
n_activity=615 dram_eff=0.6244
bk0: 64a 6673i bk1: 64a 6643i bk2: 0a 7119i bk3: 0a 7119i bk4: 0a 7119i bk5: 0a 7119i bk6: 0a 7119i bk7: 0a 7119i bk8: 0a 7119i bk9: 0a 7119i bk10: 0a 7119i bk11: 0a 7119i bk12: 0a 7119i bk13: 0a 7119i bk14: 0a 7119i bk15: 0a 7119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053940 
total_CMD = 7119 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 6541 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 7119 
n_nop = 6925 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.026970 
Either_Row_CoL_Bus_Util = 0.027251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.546846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.546846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 4412
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0587
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=7212
icnt_total_pkts_simt_to_mem=8508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2438
	minimum = 6
	maximum = 62
Network latency average = 11.919
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 12.0083
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.038558
	minimum = 0 (at node 36)
	maximum = 0.0637972 (at node 20)
Accepted packet rate average = 0.038558
	minimum = 0 (at node 36)
	maximum = 0.0637972 (at node 20)
Injected flit rate average = 0.0686913
	minimum = 0 (at node 36)
	maximum = 0.116233 (at node 20)
Accepted flit rate average= 0.0686913
	minimum = 0 (at node 36)
	maximum = 0.119729 (at node 20)
Injected packet length average = 1.7815
Accepted packet length average = 1.7815
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6344 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62 (5 samples)
Network latency average = 13.163 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.8 (5 samples)
Flit latency average = 12.879 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0231947 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0424273 (5 samples)
Accepted packet rate average = 0.0231947 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0424273 (5 samples)
Injected flit rate average = 0.0453004 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.101803 (5 samples)
Accepted flit rate average = 0.0453004 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0768747 (5 samples)
Injected packet size average = 1.95305 (5 samples)
Accepted packet size average = 1.95305 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 266240 (inst/sec)
gpgpu_simulation_rate = 2288 (cycle/sec)
gpgpu_silicon_slowdown = 702360x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 786
gpu_sim_insn = 90112
gpu_ipc =     114.6463
gpu_tot_sim_cycle = 5363
gpu_tot_sim_insn = 622592
gpu_tot_ipc =     116.0902
gpu_tot_issued_cta = 96
gpu_occupancy = 9.7459% 
gpu_tot_occupancy = 11.2826% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3651
partiton_level_parallism =       2.9313
partiton_level_parallism_total  =       1.2523
partiton_level_parallism_util =       7.4084
partiton_level_parallism_util_total  =       5.9698
L2_BW  =     150.7391 GB/Sec
L2_BW_total  =      64.3975 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9984
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0481
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9984

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
141, 141, 142, 142, 142, 141, 141, 142, 
gpgpu_n_tot_thrd_icount = 630784
gpgpu_n_tot_w_icount = 19712
gpgpu_n_stall_shd_mem = 14025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 5120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537	W0_Idle:89858	W0_Scoreboard:46651	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8408	WS1:8436	
dual_issue_nums: WS0:724	WS1:710	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 237568 {40:4096,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40960 {8:5120,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 174 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 15 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6168 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1000 	5582 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5334 	766 	542 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        720       717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        709       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        748       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        726       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        743       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        735       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        747       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        737       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8136 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04795
n_activity=678 dram_eff=0.59
bk0: 68a 7866i bk1: 68a 7823i bk2: 0a 8340i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047950 
total_CMD = 8342 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 7723 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 8342 
n_nop = 8136 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000719 
CoL_Bus_Util = 0.023975 
Either_Row_CoL_Bus_Util = 0.024694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.474227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.474227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8142 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04699
n_activity=649 dram_eff=0.604
bk0: 68a 7867i bk1: 64a 7863i bk2: 0a 8341i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046991 
total_CMD = 8342 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 7740 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 8342 
n_nop = 8142 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000480 
CoL_Bus_Util = 0.023496 
Either_Row_CoL_Bus_Util = 0.023975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.465955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=615 dram_eff=0.6244
bk0: 64a 7899i bk1: 64a 7864i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 7765 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.458643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.458643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=615 dram_eff=0.6244
bk0: 64a 7899i bk1: 64a 7872i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 7765 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.459602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.459602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=622 dram_eff=0.6174
bk0: 64a 7896i bk1: 64a 7875i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 7758 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.460561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.460561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=620 dram_eff=0.6194
bk0: 64a 7898i bk1: 64a 7875i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 7759 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.456725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.456725
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=615 dram_eff=0.6244
bk0: 64a 7896i bk1: 64a 7866i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 7764 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.465476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8342 n_nop=8148 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04603
n_activity=615 dram_eff=0.6244
bk0: 64a 7896i bk1: 64a 7866i bk2: 0a 8342i bk3: 0a 8342i bk4: 0a 8342i bk5: 0a 8342i bk6: 0a 8342i bk7: 0a 8342i bk8: 0a 8342i bk9: 0a 8342i bk10: 0a 8342i bk11: 0a 8342i bk12: 0a 8342i bk13: 0a 8342i bk14: 0a 8342i bk15: 0a 8342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046032 
total_CMD = 8342 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 7764 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 8342 
n_nop = 8148 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.023016 
Either_Row_CoL_Bus_Util = 0.023256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.466675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.466675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 6716
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0386
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=10028
icnt_total_pkts_simt_to_mem=12860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1429
	minimum = 6
	maximum = 62
Network latency average = 11.5053
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 11.7556
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500914
	minimum = 0 (at node 36)
	maximum = 0.0812978 (at node 20)
Accepted packet rate average = 0.0500914
	minimum = 0 (at node 36)
	maximum = 0.0812978 (at node 20)
Injected flit rate average = 0.0853552
	minimum = 0 (at node 36)
	maximum = 0.137796 (at node 4)
Accepted flit rate average= 0.0853552
	minimum = 0 (at node 36)
	maximum = 0.152899 (at node 20)
Injected packet length average = 1.70399
Accepted packet length average = 1.70399
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5525 (6 samples)
	minimum = 6 (6 samples)
	maximum = 62 (6 samples)
Network latency average = 12.8867 (6 samples)
	minimum = 6 (6 samples)
	maximum = 49.8333 (6 samples)
Flit latency average = 12.6917 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0276775 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0489057 (6 samples)
Accepted packet rate average = 0.0276775 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0489057 (6 samples)
Injected flit rate average = 0.0519762 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.107802 (6 samples)
Accepted flit rate average = 0.0519762 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0895455 (6 samples)
Injected packet size average = 1.87793 (6 samples)
Accepted packet size average = 1.87793 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 2681 (cycle/sec)
gpgpu_silicon_slowdown = 599403x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 603
gpu_sim_insn = 139264
gpu_ipc =     230.9519
gpu_tot_sim_cycle = 5966
gpu_tot_sim_insn = 761856
gpu_tot_ipc =     127.6996
gpu_tot_issued_cta = 112
gpu_occupancy = 11.7849% 
gpu_tot_occupancy = 11.3365% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4195
partiton_level_parallism =       0.8491
partiton_level_parallism_total  =       1.2115
partiton_level_parallism_util =       5.7528
partiton_level_parallism_util_total  =       5.9539
L2_BW  =      43.6635 GB/Sec
L2_BW_total  =      62.3018 GB/Sec
gpu_total_sim_rate=380928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12160
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0395
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12160

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
178, 177, 178, 179, 179, 178, 178, 179, 
gpgpu_n_tot_thrd_icount = 770048
gpgpu_n_tot_w_icount = 24064
gpgpu_n_stall_shd_mem = 15701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424	W0_Idle:96545	W0_Scoreboard:53692	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23808
single_issue_nums: WS0:10268	WS1:10290	
dual_issue_nums: WS0:882	WS1:871	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 256000 {40:4096,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 170 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 13 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6680 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1130 	5907 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5626 	931 	597 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        771       769    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        761       792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        805       797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        779       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        798       801    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        791       792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        802       797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       788    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9074 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0431
n_activity=678 dram_eff=0.59
bk0: 68a 8804i bk1: 68a 8761i bk2: 0a 9278i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043103 
total_CMD = 9280 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 8661 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 9280 
n_nop = 9074 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000647 
CoL_Bus_Util = 0.021552 
Either_Row_CoL_Bus_Util = 0.022198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.426293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.426293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9080 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04224
n_activity=649 dram_eff=0.604
bk0: 68a 8805i bk1: 64a 8801i bk2: 0a 9279i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042241 
total_CMD = 9280 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 8678 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 9280 
n_nop = 9080 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.021121 
Either_Row_CoL_Bus_Util = 0.021552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.418858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.418858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=615 dram_eff=0.6244
bk0: 64a 8837i bk1: 64a 8802i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 8703 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.412284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.412284
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=615 dram_eff=0.6244
bk0: 64a 8837i bk1: 64a 8810i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 8703 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.413147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.413147
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=622 dram_eff=0.6174
bk0: 64a 8834i bk1: 64a 8813i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 8696 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.414009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.414009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=620 dram_eff=0.6194
bk0: 64a 8836i bk1: 64a 8813i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 8697 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.410560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.41056
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=615 dram_eff=0.6244
bk0: 64a 8834i bk1: 64a 8804i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 8702 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.418427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.418427
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9280 n_nop=9086 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04138
n_activity=615 dram_eff=0.6244
bk0: 64a 8834i bk1: 64a 8804i bk2: 0a 9280i bk3: 0a 9280i bk4: 0a 9280i bk5: 0a 9280i bk6: 0a 9280i bk7: 0a 9280i bk8: 0a 9280i bk9: 0a 9280i bk10: 0a 9280i bk11: 0a 9280i bk12: 0a 9280i bk13: 0a 9280i bk14: 0a 9280i bk15: 0a 9280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041379 
total_CMD = 9280 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 8702 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 9280 
n_nop = 9086 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020690 
Either_Row_CoL_Bus_Util = 0.020905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.419504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.419504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7228
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0358
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=11052
icnt_total_pkts_simt_to_mem=13884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2073
	minimum = 6
	maximum = 62
Network latency average = 11.6282
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 11.8195
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0484613
	minimum = 0 (at node 36)
	maximum = 0.0784445 (at node 20)
Accepted packet rate average = 0.0484613
	minimum = 0 (at node 36)
	maximum = 0.0784445 (at node 20)
Injected flit rate average = 0.0835937
	minimum = 0 (at node 36)
	maximum = 0.134596 (at node 4)
Accepted flit rate average= 0.0835937
	minimum = 0 (at node 36)
	maximum = 0.148173 (at node 20)
Injected packet length average = 1.72496
Accepted packet length average = 1.72496
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5032 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62 (7 samples)
Network latency average = 12.7069 (7 samples)
	minimum = 6 (7 samples)
	maximum = 49.8571 (7 samples)
Flit latency average = 12.5671 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0306466 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0531255 (7 samples)
Accepted packet rate average = 0.0306466 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0531255 (7 samples)
Injected flit rate average = 0.056493 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.111629 (7 samples)
Accepted flit rate average = 0.056493 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0979209 (7 samples)
Injected packet size average = 1.84337 (7 samples)
Accepted packet size average = 1.84337 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 380928 (inst/sec)
gpgpu_simulation_rate = 2983 (cycle/sec)
gpgpu_silicon_slowdown = 538719x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 650
gpu_sim_insn = 139264
gpu_ipc =     214.2523
gpu_tot_sim_cycle = 6616
gpu_tot_sim_insn = 901120
gpu_tot_ipc =     136.2031
gpu_tot_issued_cta = 128
gpu_occupancy = 11.7573% 
gpu_tot_occupancy = 11.3784% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4781
partiton_level_parallism =       0.7877
partiton_level_parallism_total  =       1.1699
partiton_level_parallism_util =       5.5652
partiton_level_parallism_util_total  =       5.9265
L2_BW  =      40.5063 GB/Sec
L2_BW_total  =      60.1605 GB/Sec
gpu_total_sim_rate=300373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14336
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0335
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14336

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
214, 213, 215, 216, 216, 214, 215, 216, 
gpgpu_n_tot_thrd_icount = 909312
gpgpu_n_tot_w_icount = 28416
gpgpu_n_stall_shd_mem = 17454
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 5632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2313	W0_Idle:103477	W0_Scoreboard:61059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:12122	WS1:12156	
dual_issue_nums: WS0:1043	WS1:1026	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274432 {40:4096,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45056 {8:5632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 48 
maxmrqlatency = 114 
max_icnt2sh_latency = 64 
averagemflatency = 170 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 13 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7192 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1230 	6230 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5914 	1080 	672 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        825       822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        813       847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        861       854    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        832       829    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        856       858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        845       849    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        857       853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        848       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10085 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03887
n_activity=678 dram_eff=0.59
bk0: 68a 9815i bk1: 68a 9772i bk2: 0a 10289i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038869 
total_CMD = 10291 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 9672 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 10291 
n_nop = 10085 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.019434 
Either_Row_CoL_Bus_Util = 0.020017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.384414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.384414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10091 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03809
n_activity=649 dram_eff=0.604
bk0: 68a 9816i bk1: 64a 9812i bk2: 0a 10290i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038092 
total_CMD = 10291 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 9689 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 10291 
n_nop = 10091 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.019046 
Either_Row_CoL_Bus_Util = 0.019434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.377709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.377709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=615 dram_eff=0.6244
bk0: 64a 9848i bk1: 64a 9813i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 9714 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.371781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.371781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=615 dram_eff=0.6244
bk0: 64a 9848i bk1: 64a 9821i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 9714 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.372559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.372559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=622 dram_eff=0.6174
bk0: 64a 9845i bk1: 64a 9824i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 9707 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.373336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.373336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=620 dram_eff=0.6194
bk0: 64a 9847i bk1: 64a 9824i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 9708 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.370226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.370226
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=615 dram_eff=0.6244
bk0: 64a 9845i bk1: 64a 9815i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 9713 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.377320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.37732
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10291 n_nop=10097 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03731
n_activity=615 dram_eff=0.6244
bk0: 64a 9845i bk1: 64a 9815i bk2: 0a 10291i bk3: 0a 10291i bk4: 0a 10291i bk5: 0a 10291i bk6: 0a 10291i bk7: 0a 10291i bk8: 0a 10291i bk9: 0a 10291i bk10: 0a 10291i bk11: 0a 10291i bk12: 0a 10291i bk13: 0a 10291i bk14: 0a 10291i bk15: 0a 10291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037314 
total_CMD = 10291 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 9713 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 10291 
n_nop = 10097 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.018657 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.378292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.378292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7740
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=12076
icnt_total_pkts_simt_to_mem=14908
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3563
	minimum = 6
	maximum = 62
Network latency average = 11.8023
	minimum = 6
	maximum = 50
Slowest packet = 342
Flit latency average = 11.9521
	minimum = 6
	maximum = 48
Slowest flit = 3996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0467956
	minimum = 0 (at node 36)
	maximum = 0.0755744 (at node 20)
Accepted packet rate average = 0.0467956
	minimum = 0 (at node 36)
	maximum = 0.0755744 (at node 20)
Injected flit rate average = 0.0815719
	minimum = 0 (at node 36)
	maximum = 0.131046 (at node 4)
Accepted flit rate average= 0.0815719
	minimum = 0 (at node 36)
	maximum = 0.143289 (at node 20)
Injected packet length average = 1.74315
Accepted packet length average = 1.74315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4848 (8 samples)
	minimum = 6 (8 samples)
	maximum = 62 (8 samples)
Network latency average = 12.5938 (8 samples)
	minimum = 6 (8 samples)
	maximum = 49.875 (8 samples)
Flit latency average = 12.4902 (8 samples)
	minimum = 6 (8 samples)
	maximum = 47.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0326652 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0559316 (8 samples)
Accepted packet rate average = 0.0326652 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0559316 (8 samples)
Injected flit rate average = 0.0596278 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.114056 (8 samples)
Accepted flit rate average = 0.0596278 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.103592 (8 samples)
Injected packet size average = 1.82542 (8 samples)
Accepted packet size average = 1.82542 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 300373 (inst/sec)
gpgpu_simulation_rate = 2205 (cycle/sec)
gpgpu_silicon_slowdown = 728798x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 613
gpu_sim_insn = 147456
gpu_ipc =     240.5481
gpu_tot_sim_cycle = 7229
gpu_tot_sim_insn = 1048576
gpu_tot_ipc =     145.0513
gpu_tot_issued_cta = 144
gpu_occupancy = 11.7690% 
gpu_tot_occupancy = 11.4116% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5418
partiton_level_parallism =       0.8352
partiton_level_parallism_total  =       1.1415
partiton_level_parallism_util =       4.3390
partiton_level_parallism_util_total  =       5.7949
L2_BW  =      42.9512 GB/Sec
L2_BW_total  =      58.7012 GB/Sec
gpu_total_sim_rate=349525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16640
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0288
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16640

Total_core_cache_fail_stats:
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
253, 251, 253, 254, 255, 252, 253, 255, 
gpgpu_n_tot_thrd_icount = 1056768
gpgpu_n_tot_w_icount = 33024
gpgpu_n_stall_shd_mem = 18603
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2304
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2603	W0_Idle:110497	W0_Scoreboard:67390	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32768
single_issue_nums: WS0:14106	WS1:14138	
dual_issue_nums: WS0:1203	WS1:1187	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18432 {8:2304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 292864 {40:4096,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165888 {72:2304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47104 {8:5888,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 48 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 170 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 13 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7704 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1376 	6536 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6201 	1219 	757 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        877       875    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        865       899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        918       909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        886       882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        913       913    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        903       904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        913       911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        904       898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11039 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03557
n_activity=678 dram_eff=0.59
bk0: 68a 10769i bk1: 68a 10726i bk2: 0a 11243i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035571 
total_CMD = 11245 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 10626 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 11245 
n_nop = 11039 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000534 
CoL_Bus_Util = 0.017786 
Either_Row_CoL_Bus_Util = 0.018319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.351801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.351801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11045 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03486
n_activity=649 dram_eff=0.604
bk0: 68a 10770i bk1: 64a 10766i bk2: 0a 11244i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034860 
total_CMD = 11245 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 10643 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 11245 
n_nop = 11045 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000356 
CoL_Bus_Util = 0.017430 
Either_Row_CoL_Bus_Util = 0.017786 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.345665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.345665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=615 dram_eff=0.6244
bk0: 64a 10802i bk1: 64a 10767i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 10668 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.340240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.34024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=615 dram_eff=0.6244
bk0: 64a 10802i bk1: 64a 10775i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 10668 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.340952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.340952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=622 dram_eff=0.6174
bk0: 64a 10799i bk1: 64a 10778i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 10661 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.341663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.341663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=620 dram_eff=0.6194
bk0: 64a 10801i bk1: 64a 10778i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 10662 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.338817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.338817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=615 dram_eff=0.6244
bk0: 64a 10799i bk1: 64a 10769i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 10667 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.345309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.345309
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11245 n_nop=11051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03415
n_activity=615 dram_eff=0.6244
bk0: 64a 10799i bk1: 64a 10769i bk2: 0a 11245i bk3: 0a 11245i bk4: 0a 11245i bk5: 0a 11245i bk6: 0a 11245i bk7: 0a 11245i bk8: 0a 11245i bk9: 0a 11245i bk10: 0a 11245i bk11: 0a 11245i bk12: 0a 11245i bk13: 0a 11245i bk14: 0a 11245i bk15: 0a 11245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034149 
total_CMD = 11245 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 10667 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 11245 
n_nop = 11051 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017074 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.346198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.346198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 8252
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0314
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=13100
icnt_total_pkts_simt_to_mem=15932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4272
	minimum = 6
	maximum = 64
Network latency average = 11.908
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.0313
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0456605
	minimum = 0 (at node 36)
	maximum = 0.0735925 (at node 20)
Accepted packet rate average = 0.0456605
	minimum = 0 (at node 36)
	maximum = 0.0735925 (at node 20)
Injected flit rate average = 0.0803209
	minimum = 0 (at node 36)
	maximum = 0.124499 (at node 20)
Accepted flit rate average= 0.0803209
	minimum = 0 (at node 36)
	maximum = 0.139992 (at node 20)
Injected packet length average = 1.75909
Accepted packet length average = 1.75909
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4784 (9 samples)
	minimum = 6 (9 samples)
	maximum = 62.2222 (9 samples)
Network latency average = 12.5176 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50 (9 samples)
Flit latency average = 12.4392 (9 samples)
	minimum = 6 (9 samples)
	maximum = 48 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0341091 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.057894 (9 samples)
Accepted packet rate average = 0.0341091 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.057894 (9 samples)
Injected flit rate average = 0.0619271 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.115217 (9 samples)
Accepted flit rate average = 0.0619271 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.107636 (9 samples)
Injected packet size average = 1.81556 (9 samples)
Accepted packet size average = 1.81556 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 349525 (inst/sec)
gpgpu_simulation_rate = 2409 (cycle/sec)
gpgpu_silicon_slowdown = 667081x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 583
gpu_sim_insn = 147456
gpu_ipc =     252.9262
gpu_tot_sim_cycle = 7812
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =     153.1019
gpu_tot_issued_cta = 160
gpu_occupancy = 11.6881% 
gpu_tot_occupancy = 11.4330% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5955
partiton_level_parallism =       0.8782
partiton_level_parallism_total  =       1.1219
partiton_level_parallism_util =       4.3025
partiton_level_parallism_util_total  =       5.6798
L2_BW  =      45.1614 GB/Sec
L2_BW_total  =      57.6907 GB/Sec
gpu_total_sim_rate=398677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18944
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18944

Total_core_cache_fail_stats:
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
253, 251, 253, 254, 255, 252, 253, 255, 
gpgpu_n_tot_thrd_icount = 1204224
gpgpu_n_tot_w_icount = 37632
gpgpu_n_stall_shd_mem = 19828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2891	W0_Idle:117504	W0_Scoreboard:73475	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:16096	WS1:16140	
dual_issue_nums: WS0:1360	WS1:1338	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 311296 {40:4096,72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {72:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 169 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 13 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8216 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1513 	6827 	424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6490 	1366 	833 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        929       929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        916       953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        973       965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        939       935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        968       969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        956       958    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        969       966    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        958       954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11946 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03292
n_activity=678 dram_eff=0.59
bk0: 68a 11676i bk1: 68a 11633i bk2: 0a 12150i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032916 
total_CMD = 12152 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 11533 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 12152 
n_nop = 11946 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000494 
CoL_Bus_Util = 0.016458 
Either_Row_CoL_Bus_Util = 0.016952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.325543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.325543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11952 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03226
n_activity=649 dram_eff=0.604
bk0: 68a 11677i bk1: 64a 11673i bk2: 0a 12151i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032258 
total_CMD = 12152 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 11550 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 12152 
n_nop = 11952 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.016129 
Either_Row_CoL_Bus_Util = 0.016458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.319865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.319865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=615 dram_eff=0.6244
bk0: 64a 11709i bk1: 64a 11674i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 11575 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.314845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.314845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=615 dram_eff=0.6244
bk0: 64a 11709i bk1: 64a 11682i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 11575 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.315504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.315504
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=622 dram_eff=0.6174
bk0: 64a 11706i bk1: 64a 11685i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 11568 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.316162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.316162
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=620 dram_eff=0.6194
bk0: 64a 11708i bk1: 64a 11685i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 11569 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.313529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.313529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=615 dram_eff=0.6244
bk0: 64a 11706i bk1: 64a 11676i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 11574 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.319536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.319536
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12152 n_nop=11958 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0316
n_activity=615 dram_eff=0.6244
bk0: 64a 11706i bk1: 64a 11676i bk2: 0a 12152i bk3: 0a 12152i bk4: 0a 12152i bk5: 0a 12152i bk6: 0a 12152i bk7: 0a 12152i bk8: 0a 12152i bk9: 0a 12152i bk10: 0a 12152i bk11: 0a 12152i bk12: 0a 12152i bk13: 0a 12152i bk14: 0a 12152i bk15: 0a 12152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031600 
total_CMD = 12152 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 11574 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 12152 
n_nop = 11958 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.015800 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.320359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.320359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 8764
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=14124
icnt_total_pkts_simt_to_mem=16956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4953
	minimum = 6
	maximum = 64
Network latency average = 12.0048
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.0998
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448746
	minimum = 0 (at node 36)
	maximum = 0.0721966 (at node 20)
Accepted packet rate average = 0.0448746
	minimum = 0 (at node 36)
	maximum = 0.0721966 (at node 20)
Injected flit rate average = 0.0795699
	minimum = 0 (at node 36)
	maximum = 0.1234 (at node 20)
Accepted flit rate average= 0.0795699
	minimum = 0 (at node 36)
	maximum = 0.137737 (at node 20)
Injected packet length average = 1.77316
Accepted packet length average = 1.77316
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4801 (10 samples)
	minimum = 6 (10 samples)
	maximum = 62.4 (10 samples)
Network latency average = 12.4664 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.1 (10 samples)
Flit latency average = 12.4053 (10 samples)
	minimum = 6 (10 samples)
	maximum = 48.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0351857 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0593242 (10 samples)
Accepted packet rate average = 0.0351857 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0593242 (10 samples)
Injected flit rate average = 0.0636914 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.116035 (10 samples)
Accepted flit rate average = 0.0636914 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.110646 (10 samples)
Injected packet size average = 1.81015 (10 samples)
Accepted packet size average = 1.81015 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 398677 (inst/sec)
gpgpu_simulation_rate = 2604 (cycle/sec)
gpgpu_silicon_slowdown = 617127x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 578
gpu_sim_insn = 135168
gpu_ipc =     233.8547
gpu_tot_sim_cycle = 8390
gpu_tot_sim_insn = 1331200
gpu_tot_ipc =     158.6651
gpu_tot_issued_cta = 176
gpu_occupancy = 11.6971% 
gpu_tot_occupancy = 11.4519% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6510
partiton_level_parallism =       0.8858
partiton_level_parallism_total  =       1.1056
partiton_level_parallism_util =       4.6972
partiton_level_parallism_util_total  =       5.6150
L2_BW  =      45.5521 GB/Sec
L2_BW_total  =      56.8545 GB/Sec
gpu_total_sim_rate=443733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21120
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21120

Total_core_cache_fail_stats:
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
286, 284, 286, 288, 290, 285, 287, 289, 
gpgpu_n_tot_thrd_icount = 1339392
gpgpu_n_tot_w_icount = 41856
gpgpu_n_stall_shd_mem = 21005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2816
gpgpu_n_mem_write_global = 6400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3136	W0_Idle:124425	W0_Scoreboard:79839	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41600
single_issue_nums: WS0:18142	WS1:18162	
dual_issue_nums: WS0:1393	WS1:1383	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22528 {8:2816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 329728 {40:4096,72:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 202752 {72:2816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51200 {8:6400,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 169 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 14 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8728 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1636 	7135 	505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6779 	1512 	910 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        982       982    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        968      1007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1028      1019    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        993       988    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1024      1023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1013      1012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1026      1024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1014      1009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12845 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03065
n_activity=678 dram_eff=0.59
bk0: 68a 12575i bk1: 68a 12532i bk2: 0a 13049i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030649 
total_CMD = 13051 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 12432 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 13051 
n_nop = 12845 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000460 
CoL_Bus_Util = 0.015324 
Either_Row_CoL_Bus_Util = 0.015784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.303119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12851 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03004
n_activity=649 dram_eff=0.604
bk0: 68a 12576i bk1: 64a 12572i bk2: 0a 13050i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030036 
total_CMD = 13051 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 12449 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 13051 
n_nop = 12851 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.015018 
Either_Row_CoL_Bus_Util = 0.015324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.297832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.297832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=615 dram_eff=0.6244
bk0: 64a 12608i bk1: 64a 12573i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 12474 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.293158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.293158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=615 dram_eff=0.6244
bk0: 64a 12608i bk1: 64a 12581i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 12474 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.293771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.293771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=622 dram_eff=0.6174
bk0: 64a 12605i bk1: 64a 12584i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.294384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.294384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=620 dram_eff=0.6194
bk0: 64a 12607i bk1: 64a 12584i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 12468 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.291932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.291932
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=615 dram_eff=0.6244
bk0: 64a 12605i bk1: 64a 12575i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 12473 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.297525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.297525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13051 n_nop=12857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02942
n_activity=615 dram_eff=0.6244
bk0: 64a 12605i bk1: 64a 12575i bk2: 0a 13051i bk3: 0a 13051i bk4: 0a 13051i bk5: 0a 13051i bk6: 0a 13051i bk7: 0a 13051i bk8: 0a 13051i bk9: 0a 13051i bk10: 0a 13051i bk11: 0a 13051i bk12: 0a 13051i bk13: 0a 13051i bk14: 0a 13051i bk15: 0a 13051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029423 
total_CMD = 13051 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 12473 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13051 
n_nop = 12857 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.014712 
Either_Row_CoL_Bus_Util = 0.014865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.298291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.298291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 9276
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0279
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=15148
icnt_total_pkts_simt_to_mem=17980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.572
	minimum = 6
	maximum = 64
Network latency average = 12.1007
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.1665
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442241
	minimum = 0 (at node 36)
	maximum = 0.0710369 (at node 20)
Accepted packet rate average = 0.0442241
	minimum = 0 (at node 36)
	maximum = 0.0710369 (at node 20)
Injected flit rate average = 0.0789702
	minimum = 0 (at node 36)
	maximum = 0.122527 (at node 20)
Accepted flit rate average= 0.0789702
	minimum = 0 (at node 36)
	maximum = 0.135876 (at node 20)
Injected packet length average = 1.78568
Accepted packet length average = 1.78568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4885 (11 samples)
	minimum = 6 (11 samples)
	maximum = 62.5455 (11 samples)
Network latency average = 12.4331 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.1818 (11 samples)
Flit latency average = 12.3836 (11 samples)
	minimum = 6 (11 samples)
	maximum = 48.1818 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0360073 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.060389 (11 samples)
Accepted packet rate average = 0.0360073 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.060389 (11 samples)
Injected flit rate average = 0.0650803 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.116625 (11 samples)
Accepted flit rate average = 0.0650803 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.11294 (11 samples)
Injected packet size average = 1.80742 (11 samples)
Accepted packet size average = 1.80742 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 443733 (inst/sec)
gpgpu_simulation_rate = 2796 (cycle/sec)
gpgpu_silicon_slowdown = 574749x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 558
gpu_sim_insn = 135168
gpu_ipc =     242.2366
gpu_tot_sim_cycle = 8948
gpu_tot_sim_insn = 1466368
gpu_tot_ipc =     163.8766
gpu_tot_issued_cta = 192
gpu_occupancy = 11.6987% 
gpu_tot_occupancy = 11.4683% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7040
partiton_level_parallism =       0.9176
partiton_level_parallism_total  =       1.0939
partiton_level_parallism_util =       5.3895
partiton_level_parallism_util_total  =       5.6027
L2_BW  =      47.1847 GB/Sec
L2_BW_total  =      56.2515 GB/Sec
gpu_total_sim_rate=488789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23296
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23296

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
319, 317, 319, 321, 323, 319, 322, 323, 
gpgpu_n_tot_thrd_icount = 1474560
gpgpu_n_tot_w_icount = 46080
gpgpu_n_stall_shd_mem = 22175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3386	W0_Idle:131213	W0_Scoreboard:86111	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45824
single_issue_nums: WS0:20174	WS1:20198	
dual_issue_nums: WS0:1433	WS1:1421	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:4096,72:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 169 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 14 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9240 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1738 	7461 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7072 	1660 	981 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1035      1036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1019      1061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1084      1074    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1048      1042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1082      1079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1068      1066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1082      1080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1068      1064    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13713 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02874
n_activity=678 dram_eff=0.59
bk0: 68a 13443i bk1: 68a 13400i bk2: 0a 13917i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028738 
total_CMD = 13919 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 13300 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 13919 
n_nop = 13713 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.014369 
Either_Row_CoL_Bus_Util = 0.014800 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.284216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.284216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13719 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02816
n_activity=649 dram_eff=0.604
bk0: 68a 13444i bk1: 64a 13440i bk2: 0a 13918i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028163 
total_CMD = 13919 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 13317 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 13919 
n_nop = 13719 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000287 
CoL_Bus_Util = 0.014081 
Either_Row_CoL_Bus_Util = 0.014369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.279259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.279259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=615 dram_eff=0.6244
bk0: 64a 13476i bk1: 64a 13441i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 13342 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.274876
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=615 dram_eff=0.6244
bk0: 64a 13476i bk1: 64a 13449i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 13342 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.275451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.275451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=622 dram_eff=0.6174
bk0: 64a 13473i bk1: 64a 13452i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 13335 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.276026
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=620 dram_eff=0.6194
bk0: 64a 13475i bk1: 64a 13452i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 13336 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.273727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.273727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=615 dram_eff=0.6244
bk0: 64a 13473i bk1: 64a 13443i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 13341 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.278971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.278971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13919 n_nop=13725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02759
n_activity=615 dram_eff=0.6244
bk0: 64a 13473i bk1: 64a 13443i bk2: 0a 13919i bk3: 0a 13919i bk4: 0a 13919i bk5: 0a 13919i bk6: 0a 13919i bk7: 0a 13919i bk8: 0a 13919i bk9: 0a 13919i bk10: 0a 13919i bk11: 0a 13919i bk12: 0a 13919i bk13: 0a 13919i bk14: 0a 13919i bk15: 0a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 13919 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 13341 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 13919 
n_nop = 13725 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.013794 
Either_Row_CoL_Bus_Util = 0.013938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.279690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.27969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 9788
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=16172
icnt_total_pkts_simt_to_mem=19004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.651
	minimum = 6
	maximum = 64
Network latency average = 12.1943
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.219
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.043755
	minimum = 0 (at node 36)
	maximum = 0.0701833 (at node 20)
Accepted packet rate average = 0.043755
	minimum = 0 (at node 36)
	maximum = 0.0701833 (at node 20)
Injected flit rate average = 0.0786232
	minimum = 0 (at node 36)
	maximum = 0.122038 (at node 20)
Accepted flit rate average= 0.0786232
	minimum = 0 (at node 36)
	maximum = 0.134555 (at node 20)
Injected packet length average = 1.79689
Accepted packet length average = 1.79689
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.502 (12 samples)
	minimum = 6 (12 samples)
	maximum = 62.6667 (12 samples)
Network latency average = 12.4132 (12 samples)
	minimum = 6 (12 samples)
	maximum = 50.25 (12 samples)
Flit latency average = 12.3699 (12 samples)
	minimum = 6 (12 samples)
	maximum = 48.25 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.036653 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0612052 (12 samples)
Accepted packet rate average = 0.036653 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0612052 (12 samples)
Injected flit rate average = 0.0662089 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.117076 (12 samples)
Accepted flit rate average = 0.0662089 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.114741 (12 samples)
Injected packet size average = 1.80637 (12 samples)
Accepted packet size average = 1.80637 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 488789 (inst/sec)
gpgpu_simulation_rate = 2982 (cycle/sec)
gpgpu_silicon_slowdown = 538900x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 605
gpu_sim_insn = 126976
gpu_ipc =     209.8777
gpu_tot_sim_cycle = 9553
gpu_tot_sim_insn = 1593344
gpu_tot_ipc =     166.7899
gpu_tot_issued_cta = 208
gpu_occupancy = 11.7026% 
gpu_tot_occupancy = 11.4833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7587
partiton_level_parallism =       0.8463
partiton_level_parallism_total  =       1.0782
partiton_level_parallism_util =       4.0635
partiton_level_parallism_util_total  =       5.4992
L2_BW  =      43.5192 GB/Sec
L2_BW_total  =      55.4451 GB/Sec
gpu_total_sim_rate=398336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25344
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0189
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24864
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25344

Total_core_cache_fail_stats:
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
351, 349, 351, 353, 355, 351, 355, 355, 
gpgpu_n_tot_thrd_icount = 1601536
gpgpu_n_tot_w_icount = 50048
gpgpu_n_stall_shd_mem = 23372
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3328
gpgpu_n_mem_write_global = 6912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3648	W0_Idle:138191	W0_Scoreboard:93095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49792
single_issue_nums: WS0:22006	WS1:22046	
dual_issue_nums: WS0:1509	WS1:1489	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26624 {8:3328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 366592 {40:4096,72:2816,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239616 {72:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55296 {8:6912,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 169 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 14 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9752 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1835 	7753 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7356 	1836 	1033 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1088      1090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1071      1114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1142      1128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1103      1097    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1139      1136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1122      1121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1137      1137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1123      1120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14654 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02692
n_activity=678 dram_eff=0.59
bk0: 68a 14384i bk1: 68a 14341i bk2: 0a 14858i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026918 
total_CMD = 14860 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 14241 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 14860 
n_nop = 14654 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000404 
CoL_Bus_Util = 0.013459 
Either_Row_CoL_Bus_Util = 0.013863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.266218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.266218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14660 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02638
n_activity=649 dram_eff=0.604
bk0: 68a 14385i bk1: 64a 14381i bk2: 0a 14859i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026380 
total_CMD = 14860 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 14258 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 14860 
n_nop = 14660 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.013190 
Either_Row_CoL_Bus_Util = 0.013459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.261575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=615 dram_eff=0.6244
bk0: 64a 14417i bk1: 64a 14382i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 14283 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.257470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.25747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=615 dram_eff=0.6244
bk0: 64a 14417i bk1: 64a 14390i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 14283 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.258008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.258008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=622 dram_eff=0.6174
bk0: 64a 14414i bk1: 64a 14393i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 14276 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.258546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.258546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=620 dram_eff=0.6194
bk0: 64a 14416i bk1: 64a 14393i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 14277 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.256393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.256393
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=615 dram_eff=0.6244
bk0: 64a 14414i bk1: 64a 14384i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 14282 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.261306
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14860 n_nop=14666 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02584
n_activity=615 dram_eff=0.6244
bk0: 64a 14414i bk1: 64a 14384i bk2: 0a 14860i bk3: 0a 14860i bk4: 0a 14860i bk5: 0a 14860i bk6: 0a 14860i bk7: 0a 14860i bk8: 0a 14860i bk9: 0a 14860i bk10: 0a 14860i bk11: 0a 14860i bk12: 0a 14860i bk13: 0a 14860i bk14: 0a 14860i bk15: 0a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025841 
total_CMD = 14860 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 14282 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 14860 
n_nop = 14666 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.012921 
Either_Row_CoL_Bus_Util = 0.013055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.261978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 10300
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0251
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6912
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=17196
icnt_total_pkts_simt_to_mem=20028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7404
	minimum = 6
	maximum = 64
Network latency average = 12.2858
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.2762
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0431278
	minimum = 0 (at node 36)
	maximum = 0.0690882 (at node 20)
Accepted packet rate average = 0.0431278
	minimum = 0 (at node 36)
	maximum = 0.0690882 (at node 20)
Injected flit rate average = 0.0779315
	minimum = 0 (at node 36)
	maximum = 0.121009 (at node 20)
Accepted flit rate average= 0.0779315
	minimum = 0 (at node 36)
	maximum = 0.132733 (at node 20)
Injected packet length average = 1.80699
Accepted packet length average = 1.80699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5203 (13 samples)
	minimum = 6 (13 samples)
	maximum = 62.7692 (13 samples)
Network latency average = 12.4034 (13 samples)
	minimum = 6 (13 samples)
	maximum = 50.3077 (13 samples)
Flit latency average = 12.3627 (13 samples)
	minimum = 6 (13 samples)
	maximum = 48.3077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.037151 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0618116 (13 samples)
Accepted packet rate average = 0.037151 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0618116 (13 samples)
Injected flit rate average = 0.0671107 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.117379 (13 samples)
Accepted flit rate average = 0.0671107 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.116125 (13 samples)
Injected packet size average = 1.80643 (13 samples)
Accepted packet size average = 1.80643 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 398336 (inst/sec)
gpgpu_simulation_rate = 2388 (cycle/sec)
gpgpu_silicon_slowdown = 672948x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 588
gpu_sim_insn = 126976
gpu_ipc =     215.9456
gpu_tot_sim_cycle = 10141
gpu_tot_sim_insn = 1720320
gpu_tot_ipc =     169.6401
gpu_tot_issued_cta = 224
gpu_occupancy = 11.6916% 
gpu_tot_occupancy = 11.4958% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8152
partiton_level_parallism =       0.8707
partiton_level_parallism_total  =       1.0662
partiton_level_parallism_util =       4.4912
partiton_level_parallism_util_total  =       5.4414
L2_BW  =      44.7774 GB/Sec
L2_BW_total  =      54.8266 GB/Sec
gpu_total_sim_rate=430080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27392
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27392

Total_core_cache_fail_stats:
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 381, 383, 385, 387, 383, 388, 387, 
gpgpu_n_tot_thrd_icount = 1728512
gpgpu_n_tot_w_icount = 54016
gpgpu_n_stall_shd_mem = 24516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3901	W0_Idle:145043	W0_Scoreboard:100166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53760
single_issue_nums: WS0:23846	WS1:23886	
dual_issue_nums: WS0:1581	WS1:1561	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385024 {40:4096,72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258048 {72:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 66 
averagemflatency = 168 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 14 
mrq_lat_table:147 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10264 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1965 	8032 	815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7646 	1974 	1117 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       843       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1142      1143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1122      1167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1198      1184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1158      1150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1198      1192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1178      1175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1195      1192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1182      1173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15569 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02536
n_activity=678 dram_eff=0.59
bk0: 68a 15299i bk1: 68a 15256i bk2: 0a 15773i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025357 
total_CMD = 15775 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 15156 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 15775 
n_nop = 15569 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000380 
CoL_Bus_Util = 0.012678 
Either_Row_CoL_Bus_Util = 0.013059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.250777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.250777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15575 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02485
n_activity=649 dram_eff=0.604
bk0: 68a 15300i bk1: 64a 15296i bk2: 0a 15774i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.710924
Bank_Level_Parallism_Col = 1.724613
Bank_Level_Parallism_Ready = 1.397959
write_to_read_ratio_blp_rw_average = 0.381239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024849 
total_CMD = 15775 
util_bw = 392 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 15173 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 15775 
n_nop = 15575 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.012425 
Either_Row_CoL_Bus_Util = 0.012678 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.246403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=615 dram_eff=0.6244
bk0: 64a 15332i bk1: 64a 15297i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728070
Bank_Level_Parallism_Col = 1.730634
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 15198 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.242536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=615 dram_eff=0.6244
bk0: 64a 15332i bk1: 64a 15305i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.714035
Bank_Level_Parallism_Col = 1.716549
Bank_Level_Parallism_Ready = 1.380208
write_to_read_ratio_blp_rw_average = 0.381162
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 15198 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.243043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.243043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=622 dram_eff=0.6174
bk0: 64a 15329i bk1: 64a 15308i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.693241
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.376522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 200 
Wasted_Row = 0 
Idle = 15191 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.243550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.24355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=620 dram_eff=0.6194
bk0: 64a 15331i bk1: 64a 15308i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 15192 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.241521
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=615 dram_eff=0.6244
bk0: 64a 15329i bk1: 64a 15299i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 15197 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.246149
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15775 n_nop=15581 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02434
n_activity=615 dram_eff=0.6244
bk0: 64a 15329i bk1: 64a 15299i bk2: 0a 15775i bk3: 0a 15775i bk4: 0a 15775i bk5: 0a 15775i bk6: 0a 15775i bk7: 0a 15775i bk8: 0a 15775i bk9: 0a 15775i bk10: 0a 15775i bk11: 0a 15775i bk12: 0a 15775i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024342 
total_CMD = 15775 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 15197 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 15775 
n_nop = 15581 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.012171 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.246783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 10812
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=18220
icnt_total_pkts_simt_to_mem=21052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.8139
	minimum = 6
	maximum = 64
Network latency average = 12.3735
	minimum = 6
	maximum = 51
Slowest packet = 342
Flit latency average = 12.3379
	minimum = 6
	maximum = 49
Slowest flit = 27594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426467
	minimum = 0 (at node 36)
	maximum = 0.0682378 (at node 20)
Accepted packet rate average = 0.0426467
	minimum = 0 (at node 36)
	maximum = 0.0682378 (at node 20)
Injected flit rate average = 0.0774519
	minimum = 0 (at node 36)
	maximum = 0.120304 (at node 20)
Accepted flit rate average= 0.0774519
	minimum = 0 (at node 36)
	maximum = 0.131348 (at node 20)
Injected packet length average = 1.81613
Accepted packet length average = 1.81613
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5413 (14 samples)
	minimum = 6 (14 samples)
	maximum = 62.8571 (14 samples)
Network latency average = 12.4013 (14 samples)
	minimum = 6 (14 samples)
	maximum = 50.3571 (14 samples)
Flit latency average = 12.3609 (14 samples)
	minimum = 6 (14 samples)
	maximum = 48.3571 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0375436 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0622706 (14 samples)
Accepted packet rate average = 0.0375436 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0622706 (14 samples)
Injected flit rate average = 0.0678493 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.117588 (14 samples)
Accepted flit rate average = 0.0678493 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.117213 (14 samples)
Injected packet size average = 1.80721 (14 samples)
Accepted packet size average = 1.80721 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 430080 (inst/sec)
gpgpu_simulation_rate = 2535 (cycle/sec)
gpgpu_silicon_slowdown = 633925x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2292
gpu_sim_insn = 271104
gpu_ipc =     118.2827
gpu_tot_sim_cycle = 12433
gpu_tot_sim_insn = 1991424
gpu_tot_ipc =     160.1724
gpu_tot_issued_cta = 240
gpu_occupancy = 12.3282% 
gpu_tot_occupancy = 11.6568% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9137
partiton_level_parallism =       0.2653
partiton_level_parallism_total  =       0.9185
partiton_level_parallism_util =       2.3295
partiton_level_parallism_util_total  =       5.0801
L2_BW  =      13.6413 GB/Sec
L2_BW_total  =      47.2341 GB/Sec
gpu_total_sim_rate=398284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31872
	L1I_total_cache_misses = 1248
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31872

Total_core_cache_fail_stats:
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 381, 383, 385, 387, 383, 388, 387, 
gpgpu_n_tot_thrd_icount = 2011136
gpgpu_n_tot_w_icount = 62848
gpgpu_n_stall_shd_mem = 25569
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 7424
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4491	W0_Idle:204114	W0_Scoreboard:104103	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62232
single_issue_nums: WS0:28010	WS1:28050	
dual_issue_nums: WS0:1707	WS1:1687	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403456 {40:4096,72:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1248 {8:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276480 {72:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 59392 {8:7424,}
traffic_breakdown_memtocore[INST_ACC_R] = 21216 {136:156,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 68 
averagemflatency = 168 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 14 
mrq_lat_table:153 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10776 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2193 	8398 	829 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7943 	2018 	1286 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1052       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 521/25 = 20.840000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1060
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1196      1196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1170      1171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1203      1189    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1160      1153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1205      1249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1235      1233    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1254      1249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1239      1226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19135 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02068
n_activity=678 dram_eff=0.59
bk0: 68a 18865i bk1: 68a 18822i bk2: 0a 19339i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020681 
total_CMD = 19341 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 18722 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 19341 
n_nop = 19135 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.010341 
Either_Row_CoL_Bus_Util = 0.010651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.20454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19135 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02068
n_activity=701 dram_eff=0.5706
bk0: 68a 18866i bk1: 68a 18832i bk2: 0a 19340i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.675719
Bank_Level_Parallism_Col = 1.702838
Bank_Level_Parallism_Ready = 1.390000
write_to_read_ratio_blp_rw_average = 0.369783
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020681 
total_CMD = 19341 
util_bw = 400 
Wasted_Col = 210 
Wasted_Row = 24 
Idle = 18707 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 19341 
n_nop = 19135 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.010341 
Either_Row_CoL_Bus_Util = 0.010651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.200972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.200972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19135 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02068
n_activity=719 dram_eff=0.5563
bk0: 68a 18868i bk1: 68a 18833i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.656646
Bank_Level_Parallism_Col = 1.687086
Bank_Level_Parallism_Ready = 1.385000
write_to_read_ratio_blp_rw_average = 0.358444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020681 
total_CMD = 19341 
util_bw = 400 
Wasted_Col = 217 
Wasted_Row = 24 
Idle = 18700 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 19341 
n_nop = 19135 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.010341 
Either_Row_CoL_Bus_Util = 0.010651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.197818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.197818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19135 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02068
n_activity=719 dram_eff=0.5563
bk0: 68a 18868i bk1: 68a 18841i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.643987
Bank_Level_Parallism_Col = 1.673841
Bank_Level_Parallism_Ready = 1.365000
write_to_read_ratio_blp_rw_average = 0.358444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020681 
total_CMD = 19341 
util_bw = 400 
Wasted_Col = 217 
Wasted_Row = 24 
Idle = 18700 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 19341 
n_nop = 19135 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.010341 
Either_Row_CoL_Bus_Util = 0.010651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.198232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.198232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19141 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02027
n_activity=674 dram_eff=0.5816
bk0: 68a 18865i bk1: 64a 18874i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.657895
Bank_Level_Parallism_Col = 1.674536
Bank_Level_Parallism_Ready = 1.377551
write_to_read_ratio_blp_rw_average = 0.365093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020268 
total_CMD = 19341 
util_bw = 392 
Wasted_Col = 212 
Wasted_Row = 12 
Idle = 18725 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 19341 
n_nop = 19141 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.010134 
Either_Row_CoL_Bus_Util = 0.010341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.198645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.198645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19147 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01985
n_activity=620 dram_eff=0.6194
bk0: 64a 18897i bk1: 64a 18874i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019854 
total_CMD = 19341 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 18758 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 19341 
n_nop = 19147 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.009927 
Either_Row_CoL_Bus_Util = 0.010031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.196991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.196991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19147 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01985
n_activity=615 dram_eff=0.6244
bk0: 64a 18895i bk1: 64a 18865i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019854 
total_CMD = 19341 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 18763 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 19341 
n_nop = 19147 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.009927 
Either_Row_CoL_Bus_Util = 0.010031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.200765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.200765
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19341 n_nop=19147 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01985
n_activity=615 dram_eff=0.6244
bk0: 64a 18895i bk1: 64a 18865i bk2: 0a 19341i bk3: 0a 19341i bk4: 0a 19341i bk5: 0a 19341i bk6: 0a 19341i bk7: 0a 19341i bk8: 0a 19341i bk9: 0a 19341i bk10: 0a 19341i bk11: 0a 19341i bk12: 0a 19341i bk13: 0a 19341i bk14: 0a 19341i bk15: 0a 19341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019854 
total_CMD = 19341 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 18763 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 19341 
n_nop = 19147 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.009927 
Either_Row_CoL_Bus_Util = 0.010031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.201282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.201282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[5]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[7]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 11420
L2_total_cache_misses = 265
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 391
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 135
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=19724
icnt_total_pkts_simt_to_mem=22172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.8516
	minimum = 6
	maximum = 66
Network latency average = 12.4478
	minimum = 6
	maximum = 54
Slowest packet = 342
Flit latency average = 12.4013
	minimum = 6
	maximum = 52
Slowest flit = 40279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0367409
	minimum = 0 (at node 36)
	maximum = 0.0582321 (at node 20)
Accepted packet rate average = 0.0367409
	minimum = 0 (at node 36)
	maximum = 0.0582321 (at node 20)
Injected flit rate average = 0.0673948
	minimum = 0 (at node 36)
	maximum = 0.103274 (at node 20)
Accepted flit rate average= 0.0673948
	minimum = 0 (at node 36)
	maximum = 0.112282 (at node 20)
Injected packet length average = 1.83433
Accepted packet length average = 1.83433
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.562 (15 samples)
	minimum = 6 (15 samples)
	maximum = 63.0667 (15 samples)
Network latency average = 12.4044 (15 samples)
	minimum = 6 (15 samples)
	maximum = 50.6 (15 samples)
Flit latency average = 12.3636 (15 samples)
	minimum = 6 (15 samples)
	maximum = 48.6 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0374901 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0620014 (15 samples)
Accepted packet rate average = 0.0374901 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0620014 (15 samples)
Injected flit rate average = 0.067819 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.116633 (15 samples)
Accepted flit rate average = 0.067819 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.116884 (15 samples)
Injected packet size average = 1.80899 (15 samples)
Accepted packet size average = 1.80899 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 398284 (inst/sec)
gpgpu_simulation_rate = 2486 (cycle/sec)
gpgpu_silicon_slowdown = 646419x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1451
gpu_sim_insn = 271104
gpu_ipc =     186.8394
gpu_tot_sim_cycle = 13884
gpu_tot_sim_insn = 2262528
gpu_tot_ipc =     162.9594
gpu_tot_issued_cta = 256
gpu_occupancy = 12.0866% 
gpu_tot_occupancy = 11.6882% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9393
partiton_level_parallism =       0.3694
partiton_level_parallism_total  =       0.8611
partiton_level_parallism_util =       2.6667
partiton_level_parallism_util_total  =       4.8820
L2_BW  =      18.9960 GB/Sec
L2_BW_total  =      44.2830 GB/Sec
gpu_total_sim_rate=452505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36352
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0396
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 36352

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
454, 452, 453, 456, 457, 454, 459, 459, 
gpgpu_n_tot_thrd_icount = 2293760
gpgpu_n_tot_w_icount = 71680
gpgpu_n_stall_shd_mem = 26633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5115	W0_Idle:217470	W0_Scoreboard:111095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70704
single_issue_nums: WS0:32250	WS1:32294	
dual_issue_nums: WS0:1795	WS1:1773	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 421888 {40:4096,72:3584,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 386 
max_icnt2mem_latency = 60 
maxmrqlatency = 114 
max_icnt2sh_latency = 68 
averagemflatency = 168 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 14 
mrq_lat_table:153 	19 	10 	36 	47 	96 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11288 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2464 	8654 	838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8254 	2139 	1366 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       850       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       839       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       837       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1052       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       841       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       848       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       846       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 521/25 = 20.840000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1060
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1248      1247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1219      1219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1253      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1210      1202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1256      1303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1288      1285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1308      1301    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1291      1278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        386       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        386       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        385       363         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21392 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01852
n_activity=678 dram_eff=0.59
bk0: 68a 21122i bk1: 68a 21079i bk2: 0a 21596i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723577
Bank_Level_Parallism_Col = 1.720000
Bank_Level_Parallism_Ready = 1.410000
write_to_read_ratio_blp_rw_average = 0.368333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018520 
total_CMD = 21598 
util_bw = 400 
Wasted_Col = 207 
Wasted_Row = 12 
Idle = 20979 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 21598 
n_nop = 21392 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.009260 
Either_Row_CoL_Bus_Util = 0.009538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.183165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21392 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01852
n_activity=701 dram_eff=0.5706
bk0: 68a 21123i bk1: 68a 21089i bk2: 0a 21597i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.675719
Bank_Level_Parallism_Col = 1.702838
Bank_Level_Parallism_Ready = 1.390000
write_to_read_ratio_blp_rw_average = 0.369783
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018520 
total_CMD = 21598 
util_bw = 400 
Wasted_Col = 210 
Wasted_Row = 24 
Idle = 20964 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 177 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 21598 
n_nop = 21392 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.009260 
Either_Row_CoL_Bus_Util = 0.009538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.17997
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21392 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01852
n_activity=719 dram_eff=0.5563
bk0: 68a 21125i bk1: 68a 21090i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.656646
Bank_Level_Parallism_Col = 1.687086
Bank_Level_Parallism_Ready = 1.385000
write_to_read_ratio_blp_rw_average = 0.358444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018520 
total_CMD = 21598 
util_bw = 400 
Wasted_Col = 217 
Wasted_Row = 24 
Idle = 20957 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 21598 
n_nop = 21392 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.009260 
Either_Row_CoL_Bus_Util = 0.009538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.177146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.177146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21392 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01852
n_activity=719 dram_eff=0.5563
bk0: 68a 21125i bk1: 68a 21098i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.643987
Bank_Level_Parallism_Col = 1.673841
Bank_Level_Parallism_Ready = 1.365000
write_to_read_ratio_blp_rw_average = 0.358444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018520 
total_CMD = 21598 
util_bw = 400 
Wasted_Col = 217 
Wasted_Row = 24 
Idle = 20957 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 21598 
n_nop = 21392 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.009260 
Either_Row_CoL_Bus_Util = 0.009538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.177516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.177516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21398 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01815
n_activity=674 dram_eff=0.5816
bk0: 68a 21122i bk1: 64a 21131i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.657895
Bank_Level_Parallism_Col = 1.674536
Bank_Level_Parallism_Ready = 1.377551
write_to_read_ratio_blp_rw_average = 0.365093
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018150 
total_CMD = 21598 
util_bw = 392 
Wasted_Col = 212 
Wasted_Row = 12 
Idle = 20982 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 150 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 150 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 21598 
n_nop = 21398 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.009075 
Either_Row_CoL_Bus_Util = 0.009260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.177887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.177887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21404 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01778
n_activity=620 dram_eff=0.6194
bk0: 64a 21154i bk1: 64a 21131i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692708
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.377178
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017779 
total_CMD = 21598 
util_bw = 384 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 21015 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 149 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 149 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 21598 
n_nop = 21404 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.008890 
Either_Row_CoL_Bus_Util = 0.008982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.176405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21404 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01778
n_activity=615 dram_eff=0.6244
bk0: 64a 21152i bk1: 64a 21122i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017779 
total_CMD = 21598 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 21020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 21598 
n_nop = 21404 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.008890 
Either_Row_CoL_Bus_Util = 0.008982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.179785
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21598 n_nop=21404 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01778
n_activity=615 dram_eff=0.6244
bk0: 64a 21152i bk1: 64a 21122i bk2: 0a 21598i bk3: 0a 21598i bk4: 0a 21598i bk5: 0a 21598i bk6: 0a 21598i bk7: 0a 21598i bk8: 0a 21598i bk9: 0a 21598i bk10: 0a 21598i bk11: 0a 21598i bk12: 0a 21598i bk13: 0a 21598i bk14: 0a 21598i bk15: 0a 21598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.726795
Bank_Level_Parallism_Col = 1.727592
Bank_Level_Parallism_Ready = 1.385417
write_to_read_ratio_blp_rw_average = 0.385764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017779 
total_CMD = 21598 
util_bw = 384 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 21020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 178 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 21598 
n_nop = 21404 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.008890 
Either_Row_CoL_Bus_Util = 0.008982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.180248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.180248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[5]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[7]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 11956
L2_total_cache_misses = 265
L2_total_cache_miss_rate = 0.0222
L2_total_cache_pending_hits = 391
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 135
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=20868
icnt_total_pkts_simt_to_mem=23220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7683
	minimum = 6
	maximum = 66
Network latency average = 12.4337
	minimum = 6
	maximum = 54
Slowest packet = 342
Flit latency average = 12.3878
	minimum = 6
	maximum = 52
Slowest flit = 40279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0344454
	minimum = 0 (at node 36)
	maximum = 0.0544512 (at node 20)
Accepted packet rate average = 0.0344454
	minimum = 0 (at node 36)
	maximum = 0.0544512 (at node 20)
Injected flit rate average = 0.0635091
	minimum = 0 (at node 36)
	maximum = 0.0970902 (at node 20)
Accepted flit rate average= 0.0635091
	minimum = 0 (at node 36)
	maximum = 0.105157 (at node 20)
Injected packet length average = 1.84376
Accepted packet length average = 1.84376
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5749 (16 samples)
	minimum = 6 (16 samples)
	maximum = 63.25 (16 samples)
Network latency average = 12.4062 (16 samples)
	minimum = 6 (16 samples)
	maximum = 50.8125 (16 samples)
Flit latency average = 12.3651 (16 samples)
	minimum = 6 (16 samples)
	maximum = 48.8125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0372998 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0615295 (16 samples)
Accepted packet rate average = 0.0372998 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0615295 (16 samples)
Injected flit rate average = 0.0675496 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.115412 (16 samples)
Accepted flit rate average = 0.0675496 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.116151 (16 samples)
Injected packet size average = 1.81099 (16 samples)
Accepted packet size average = 1.81099 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 452505 (inst/sec)
gpgpu_simulation_rate = 2776 (cycle/sec)
gpgpu_silicon_slowdown = 578890x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
