================================================================================ 
Commit: a8650e700624d71767a337b7e1e10c0580ee864c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:22:00 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: fd705de3eba9d201daaf0bfcc2f231142f4f85e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3eea2dde3754e402de495b7e0f28d6f78632e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:56 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: bb65d471395994f66478c0771a1abd09f62be2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9d0c3e3eeb5e947764a4dd63de818e6eadf1f2f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:52 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: 145f61cecf8d36172021f2ab4cb55a7b4deeeb0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6727f3c2709fbe206c1df3649e45ded0815168f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:48 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 7586a04b8ef5fda094e0c3acb4f64f8d3d92d153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: df124aeb21d8e70c395c8491245512b609265c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:44 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 7657d3058410ae48fc7e356b0d2b583b4e5a45e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c5a242fa2ac527d942c63abbf1c55cf05656472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:40 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: cb5f1d7c73312bb384cf735d0ff4bd858a65a2d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 2e7f64cccfe3825a78ee9144a6427dd1a9eadfc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:37 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 1b9ac90492ac4d2aacb1893fc958ced592c0de0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f985c6221c2b9f2a40ce4856e43aba57dd4f344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:29 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: 1d1808eccbe1e76f96345b259900c440faa9d5dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe5590f27bf58d5b3ae79e0248b72dc63dab7a13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:25 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][15010041419][ADL-S ADL-P ADL-M | DDR5] SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module

[Feature Description]
If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot according to the Memory Device (Type 17) of SMBIOS Spec,
whether or not the socket is currently populated. So the SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module.

[Resolution]
Implement the SlotMap according to the BoardId (4 slots for 2DPC boards and 2 slots for 1DPC boards).

[Impacted Area]
 SMBIOS

Register Impacted:
NA

Hsd-es-id: 15010041419
Original commit date: Tue Sep 28 21:26:59 2021 -0700
Change-Id: If6c772f843170a40b9d30db333a829c2a075811d
Original commit hash: 1467270d15c7f6317a0fa969e4726f4f9f8866a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 75019df63d34e2ad1d11c22a172b668d4e9c6dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:18 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: 50f968c837cba6529824bd940b069af03466b4b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: beb4d349d8c8f258dd05054bb8d7a7791c223f22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:14 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 1033446482f044769cf16f12da11244186099fe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 828bb5cdc741f9f5f25244e96aaed8faec168942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:21:10 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][RPL]: Enlarge FvSetupData Size for GCC Build

Enlarge FvSetupData Size for Gcc build fail

Hsd-es-id: 15010040494
Original commit date: Fri Oct 1 15:34:42 2021 +0800
Change-Id: I50db241f5cd4ea786ebdec1f505485a55699de16
Original commit hash: c4440e61e0d646310799f23c0c9788b566c68273

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: daafd522d81df946b80603b7c13fd69358ceff80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:13:17 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: b09726d38542a1c87c87954ce2d8bf77f601cf7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 61af2849161365b43b8a72f6eadba99355cdd416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:13:13 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: 23e35496030e236ed443ceb0f7d9cc8a210b069f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e9604313929b8379ba1b3f20cb2db504af8b3493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:13:09 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: bbd31efd1aacdf0a5e1a5f62ba24db81f439343b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33d64594a7a4b6cdf53db86412a31a6e9c501e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:13:04 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: 89dd170ddfb8f1fd70b98afaee0da05a54ee7e39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: e58cc66f53b2ea539f6dcdf8c807950d4e53f272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:58 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: 6f132996f54c85e121c4867f8bf727ef0eaae5a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 17321d6cb51d1aef1025fa76ce782dd5f5f6ff2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:54 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 2c89c650562513e5b5d529b3ea856ea8ccfae699

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3bf39c33a8c19731052b0ad7bea09d03f5775d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:50 2021 -0700 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: 35120edf96442dedf19aa6c3db6afa9a87647726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Hid.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: c38c3c47d7bc2f001aa72d5cfa535be9ca5fe26e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:46 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 0056a90bb33e04c0f7c556f7fdc580c5ddb65991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 0b2ab58dfa6f6cc60e43be2fb3bc683accdc6123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:42 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][RPL] PeiDxeTpmPlatformHierarchyLib: Fix Klocwork issues.

- Only free Rand variable when the allocation was successful.
- Reorganized platform hierarchy configuration blocks to allow error
handling of the memory allocations. Upon error, the platform hierarchy
will be disabled.

Hsd-es-id: 14015210724
Original commit date: Tue Sep 28 16:47:55 2021 -0700
Change-Id: I4cb37d7ef254738b66e91aaf220f011bd7e1971f
Original commit hash: 7fbbedb792c5f48fc84dd6041b0563ae0290d0cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: a599007f3c0224e9e2f7022d367ac1f551b179b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:38 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: b1446ea2dff11bc7a30ef2470e01c86156c28c52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 1f554cdb0567250b17c699940f603809b53d6f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:35 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] Remove unused patch tables from ADL-P code

Hsd-es-id: NA
Original commit date: Thu Sep 30 16:32:30 2021 +0530
Change-Id: I3d5284fe29751a1aa50d132411cf5a7b0a868919
Original commit hash: 9ef97d00cd4c3771cc14105d6e478834c1de29d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: c98223df65bb38c3e9fa5073129c18eb9694a9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:31 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: 8363037465eac6c442683eb74dd956a1e3fdf39e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: af2eba08239011f8345fba55abc821bcd9785032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:27 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Fix build failure External RPL-P

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:36:41 2021 +0800
Change-Id: I49aebeb453bf520141e3cee4a2827c1d33bed282
Original commit hash: 6b67f223fbea1621e4f238ca69273499cd5903e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 67ee74ffcef283bbe427e552df258c5332818639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:23 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: 812c13c842cc32a006c30560f5469a4bf97a45e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80e68211b0e482458d9e0e705eeed77848d08622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:19 2021 -0700 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: 0145137f8fa84c95eaf59320ef4fac483f188d50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 2e221a6dc0ca7223a3ef2bba5039457bece04d4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:12 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: f6d30efd29043e8fdfc035cccda4dc86b78f8a72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2ba082b69f0ae627d15bc0e8897e2076f17a90f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:08 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: bb15f5b71c5c951e9ac1fe4e471c08090cae8485

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: c94596ecd297a49a6768324b2056383c99224cb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:12:03 2021 -0700 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: d3d5f0c65ac68ec09f8040e2744831d4f833762a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8a8cd116d0aab68465abb6c3899279d2ab341c75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:59 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: 57429b0586039606a56d580a9e022b88c2b99b91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce24969df686d1d8cb6104965dca0ca752a5e584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:55 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: 8a397734b29559726c0a5a0c3d65f489519460e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ebcaa88ca98d079e09afe46bc92f2bcefc95b843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:51 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 4bc836f9a18c7666c423f655c010e30937240688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: ef4c2a7a9a1ccbb3c420ca11beaca684821c16a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:43 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: 9f46cad05bc2ebb48c7b528201f7b1750626e73d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b3b2084c38ae8dc3ad17e0c7ca563758b1e40845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:39 2021 -0700 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: 757694fec4c650bbf86c2c57de78dab7ea63d4bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: b64e71d9ba242ea76a15302647a2bb70c6b4184c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:35 2021 -0700 
-------------------------------------------------------------------------------- 
RPL-Px board support #3: Display config

Dual eDP on DDI-A/B.

Hsd-es-id: 1509247225
Original commit date: Thu Sep 9 13:50:02 2021 +0800
Change-Id: Ic292816c5b845a7c28fb04143fd870e9015121fe
Original commit hash: 91576b9ef8f8aa09bc890a480050440c6ea6e009

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: b9fbce9d8a8548ac2c2f2d89c1d4b0ae00e0eb01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:31 2021 -0700 
-------------------------------------------------------------------------------- 
RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config

Refer to RPL-Px_LP5_ERB_Platform_Mapping_document_Rev0p1_WW40p2.xlsx

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: dc554a7da78c8e36b4beb8332529cadcbbb74a49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplPxRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 6cf763681e752634fe9565d5c5407ee8d8eed60e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:26 2021 -0700 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 4ce4688397e3463357e094c5580bc469a811c899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 39df2b9842873f4865525db5346bbe64983f5ecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:22 2021 -0700 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: cf54010826ab7f3af74018e18c2281fcf62bf83a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 80b3f2df587b420a411212d55f69212c5105074b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:18 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: adbf29e847bff0236fb674fba83e790bafbb3c49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 659601d41c9932bf47696bac8ffa3fa145497816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:14 2021 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIE LANE15~16 (Gen3/Gen4) function fail on  B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: 2fe3a33f1c06c11c95506089ce9e4ce448bc0601

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: ad545861fd372bfe0dec668492658a3e3f04fa46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:10 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: ead40aa44ac3b33a2c9a1e7877a74e738df7a07a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8b51a176345d7a8cdfb50f52e6ff7cc954180ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:06 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 7456c183603d9773018e5e85c0950e6725f0c77a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6e6b6141e9f465642f8e47eaff147bf02c3c4efb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:11:02 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 78ba73f6aa160bd802a34f7aade22922b8f7f4ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1d56a6fc7960080c5e7c10f38a6fa658d72086f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:58 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation

- Retention to Low Current Mode (1.1V to.1.65V) = 0x2Bh = 43us
- Retention to High Current Mode (1.1V to.1.8V) = 0x36h = 54us

Hsd-es-id: 16014667051
Original commit date: Tue Sep 14 13:01:59 2021 +0530
Change-Id: Id7ddc324eb8daf1243f38e75d8da687988e3e4d9
Original commit hash: 15921c296655729a30f6757f1a186187dd39dc67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 6ba90faf6c54b146eef2e25c7033b6fab56650f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:54 2021 -0700 
-------------------------------------------------------------------------------- 
[TBT][MR][Tigris] Device ID definition of MR HR 2C in RKL reference code is 0x1137

Modify Device ID definition MR_HR_2C to be 0x1133

Hsd-es-id: 1509344665
Original commit date: Tue Jun 22 10:24:59 2021 +0800
Change-Id: I201b3d4984eef48eef9c2486a03f0ad46a044f12
Original commit hash: bca6458a6377ad261aff426172117b0210c48306

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h

================================================================================ 
Commit: 3f1c9fd12f767946db21ecc7383c4555ff149d8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:50 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: 8e8dbfe6f1125556a431dd56756fbfd8c3a446b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/FusaSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 24ec99e4eb55cdccbcd761a1ba8167540b79ff39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:46 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: b0cff9b18c435c03a6969523cc59a727969998c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d6d296989e44e645824033f4c2c84aa713db304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:43 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: f2a22df2e8b4be775c40185ddfd01a4e334d70d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2765fd0d927e0d6d7df893863f14e1351d2b4ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:39 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: 39eca49d8e8ba8f2834a1a380ad88b071344c650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf

================================================================================ 
Commit: 108fbeca8b7bab57287c4d9406f3b26027c3072a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:34 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] I2C1A Pins definition are incorrect.

Change : Corrected to GPP_F12 (SCL) and GPP_13 (SDA)

Hsd-es-id: 16014796516
Original commit date: Mon Sep 27 17:13:01 2021 +0530
Change-Id: I54a11452ca03ea99a972df89084a0bafb4d67622
Original commit hash: 42a93ac861121854627a20ba52659d544c51b770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 3e8e8edd74a5f19695dcec85045564ed1ade7cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:30 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: 5981623e195407d0e888cb390b536b9c1c49ad3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBAepRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: bfc74ba0229fc6c2d7e3cefe19c961fb10574f63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:26 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: bfcb0308ff6784cc08aaeaee94eea204a18d2ab8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 43b6140919b0fa51fed40d23eac7226001446e1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:22 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: a07bbaf7933680cada5e6454cbf145d2b3a5eefc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: fe4033cb6b908b075cb5980cced00470869dc1c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:18 2021 -0700 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000004
- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Sep 28 10:30:32 2021 +0800
Change-Id: I1d2df687506c7c3cd85e713fcb2285410b0b16f5
Original commit hash: 4df1b27d9edfe2c041b5430bc739cdd5c1623266

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8e0ac22e07ea8ae796d6e806978ae59572edfe2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:14 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: 2ef48f43e4991b3afee0f1cb0795c2cb53fb7116

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e8046b52c2073f32f10623bece367918764ec1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:10 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: 484ff178e7e967d3ac7f2f3b8b5b426e1c37f06b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8e7ba23f168e4cc993d50d7d7fb985cf7b78eb42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:06 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: 908f6a2b00e0818ef81a5ce225f5d79e50abc07b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99428a988f15cd91f7b0267f075bcb865754abe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:10:02 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: 8755be6033e755c35d099eb4c4d0190d5859fa0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d0b6694cf49dab857221190fc249acc766c5effa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 14:09:58 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: e04044c4c06d319baf3f9be86b3218755b836bca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
