<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * File: Sim_NL_XZ.h</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> * Code generated for Simulink model 'Sim_NL_XZ'.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> * Model version                  : 1.11</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> * Simulink Coder version         : 8.10 (R2016a) 10-Feb-2016</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * C/C++ source code generated on : Thu Dec 14 10:46:42 2017</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * Embedded hardware selection: ARM Compatible-&gt;ARM Cortex</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * Code generation objectives:</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> *    1. Execution efficiency</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> *    2. RAM efficiency</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="ct"> */</span></td></tr>
<tr name="17" id="17">
<td>17</td><td></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="pp">#ifndef</span> <a id="18c9" class="tk">RTW_HEADER_Sim_NL_XZ_h_</a></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="pp">#define</span> <a id="19c9" class="tk">RTW_HEADER_Sim_NL_XZ_h_</a></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="pp">#include &lt;math.h&gt;</span></td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="pp">#ifndef</span> <a id="21c9" class="tk">Sim_NL_XZ_COMMON_INCLUDES_</a></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="pp"># define</span> <a id="22c10" class="tk">Sim_NL_XZ_COMMON_INCLUDES_</a></td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="pp">#include "rtwtypes.h"</span></td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="pp">#include "rtw_continuous.h"</span></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="pp">#include "rtw_solver.h"</span></td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="pp">#endif</span>                                 <span class="ct">/* Sim_NL_XZ_COMMON_INCLUDES_ */</span></td></tr>
<tr name="27" id="27">
<td>27</td><td></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="ct">/* Shared type includes */</span></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="pp">#include "model_reference_types.h"</span></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="pp">#include "rt_nrand_Upu32_Yd_f_pw_snf.h"</span></td></tr>
<tr name="31" id="31">
<td>31</td><td></td></tr>
<tr name="32" id="32">
<td>32</td><td><span class="ct">/* Forward declaration for rtModel */</span></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <a id="33c16" class="tk">tag_RTM_Sim_NL_XZ_T</a> <a id="33c36" class="tk">RT_MODEL_Sim_NL_XZ_T</a>;</td></tr>
<tr name="34" id="34">
<td>34</td><td></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="ct">/* Block signals and states (auto storage) for model 'Sim_NL_XZ' */</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="37" id="37">
<td>37</td><td>  <a id="37c3" class="tk">real_T</a> <a id="37c10" class="tk">dx</a>[4];                        <span class="ct">/* '<a class="ct blk" blk_line="37">&lt;Root&gt;/MATLAB Function</a>' */</span></td></tr>
<tr name="38" id="38">
<td>38</td><td>  <a id="38c3" class="tk">real_T</a> <a id="38c10" class="tk">Output</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="38">&lt;S1&gt;/Output</a>' */</span></td></tr>
<tr name="39" id="39">
<td>39</td><td>  <a id="39c3" class="tk">real_T</a> <a id="39c10" class="tk">Sum</a>;                          <span class="ct">/* '<a class="ct blk" blk_line="39">&lt;Root&gt;/Sum</a>' */</span></td></tr>
<tr name="40" id="40">
<td>40</td><td>  <a id="40c3" class="tk">real_T</a> <a id="40c10" class="tk">NextOutput</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="40">&lt;S1&gt;/White Noise</a>' */</span></td></tr>
<tr name="41" id="41">
<td>41</td><td>  <a id="41c3" class="tk">uint32_T</a> <a id="41c12" class="tk">RandSeed</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="41">&lt;S1&gt;/White Noise</a>' */</span></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="br">}</span> <a id="42c3" class="tk">DW_Sim_NL_XZ_f_T</a>;</td></tr>
<tr name="43" id="43">
<td>43</td><td></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct">/* Continuous states for model 'Sim_NL_XZ' */</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="46" id="46">
<td>46</td><td>  <a id="46c3" class="tk">real_T</a> <a id="46c10" class="tk">Integrator_CSTATE</a>[4];         <span class="ct">/* '<a class="ct blk" blk_line="46">&lt;Root&gt;/Integrator</a>' */</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="br">}</span> <a id="47c3" class="tk">X_Sim_NL_XZ_n_T</a>;</td></tr>
<tr name="48" id="48">
<td>48</td><td></td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="ct">/* State derivatives for model 'Sim_NL_XZ' */</span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="51" id="51">
<td>51</td><td>  <a id="51c3" class="tk">real_T</a> <a id="51c10" class="tk">Integrator_CSTATE</a>[4];         <span class="ct">/* '<a class="ct blk" blk_line="51">&lt;Root&gt;/Integrator</a>' */</span></td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="br">}</span> <a id="52c3" class="tk">XDot_Sim_NL_XZ_n_T</a>;</td></tr>
<tr name="53" id="53">
<td>53</td><td></td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="ct">/* State Disabled for model 'Sim_NL_XZ' */</span></td></tr>
<tr name="55" id="55">
<td>55</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="56" id="56">
<td>56</td><td>  <a id="56c3" class="tk">boolean_T</a> <a id="56c13" class="tk">Integrator_CSTATE</a>[4];      <span class="ct">/* '<a class="ct blk" blk_line="56">&lt;Root&gt;/Integrator</a>' */</span></td></tr>
<tr name="57" id="57">
<td>57</td><td><span class="br">}</span> <a id="57c3" class="tk">XDis_Sim_NL_XZ_n_T</a>;</td></tr>
<tr name="58" id="58">
<td>58</td><td></td></tr>
<tr name="59" id="59">
<td>59</td><td><span class="ct">/* Real-time Model Data Structure */</span></td></tr>
<tr name="60" id="60">
<td>60</td><td><span class="kw">struct</span> <a id="60c8" class="tk">tag_RTM_Sim_NL_XZ_T</a> <span class="br">{</span></td></tr>
<tr name="61" id="61">
<td>61</td><td>  <span class="kw">const</span> <a id="61c9" class="tk">char_T</a> <a id="61c16" class="tk">*</a><a id="61c17" class="tk">*</a><a id="61c18" class="tk">errorStatus</a>;</td></tr>
<tr name="62" id="62">
<td>62</td><td>  <a id="62c3" class="tk">RTWSolverInfo</a> <a id="62c17" class="tk">*</a><a id="62c18" class="tk">solverInfo</a>;</td></tr>
<tr name="63" id="63">
<td>63</td><td></td></tr>
<tr name="64" id="64">
<td>64</td><td>  <span class="ct">/*</span></td></tr>
<tr name="65" id="65">
<td>65</td><td><span class="ct">   * Timing:</span></td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="ct">   * The following substructure contains information regarding</span></td></tr>
<tr name="67" id="67">
<td>67</td><td><span class="ct">   * the timing information for the model.</span></td></tr>
<tr name="68" id="68">
<td>68</td><td><span class="ct">   */</span></td></tr>
<tr name="69" id="69">
<td>69</td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="70" id="70">
<td>70</td><td>    <a id="70c5" class="tk">time_T</a> <a id="70c12" class="tk">stepSize0</a>;</td></tr>
<tr name="71" id="71">
<td>71</td><td>    <a id="71c5" class="tk">SimTimeStep</a> <a id="71c17" class="tk">*</a><a id="71c18" class="tk">simTimeStep</a>;</td></tr>
<tr name="72" id="72">
<td>72</td><td>    <a id="72c5" class="tk">boolean_T</a> <a id="72c15" class="tk">*</a><a id="72c16" class="tk">stopRequestedFlag</a>;</td></tr>
<tr name="73" id="73">
<td>73</td><td>  <span class="br">}</span> <a id="73c5" class="tk">Timing</a>;</td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="br">}</span>;</td></tr>
<tr name="75" id="75">
<td>75</td><td></td></tr>
<tr name="76" id="76">
<td>76</td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="77" id="77">
<td>77</td><td>  <a id="77c3" class="tk">DW_Sim_NL_XZ_f_T</a> <a id="77c20" class="tk">rtdw</a>;</td></tr>
<tr name="78" id="78">
<td>78</td><td>  <a id="78c3" class="tk">RT_MODEL_Sim_NL_XZ_T</a> <a id="78c24" class="tk">rtm</a>;</td></tr>
<tr name="79" id="79">
<td>79</td><td><span class="br">}</span> <a id="79c3" class="tk">MdlrefDW_Sim_NL_XZ_T</a>;</td></tr>
<tr name="80" id="80">
<td>80</td><td></td></tr>
<tr name="81" id="81">
<td>81</td><td><span class="ct">/* Model reference registration function */</span></td></tr>
<tr name="82" id="82">
<td>82</td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="82c13" class="tk">Sim_NL_XZ_initialize</a>(<span class="kw">const</span> <a id="82c40" class="tk">char_T</a> <a id="82c47" class="tk">*</a><a id="82c48" class="tk">*</a><a id="82c49" class="tk">rt_errorStatus</a>, <a id="82c65" class="tk">boolean_T</a></td></tr>
<tr name="83" id="83">
<td>83</td><td>  <a id="83c3" class="tk">*</a><a id="83c4" class="tk">rt_stopRequested</a>, <a id="83c22" class="tk">RTWSolverInfo</a> <a id="83c36" class="tk">*</a><a id="83c37" class="tk">rt_solverInfo</a>, <a id="83c52" class="tk">RT_MODEL_Sim_NL_XZ_T</a> <a id="83c73" class="tk">*</a><span class="kw">const</span></td></tr>
<tr name="84" id="84">
<td>84</td><td>  <a id="84c3" class="tk">Sim_NL_XZ_M</a>);</td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="85c13" class="tk">Sim_NL_XZ_Init</a>(<a id="85c28" class="tk">DW_Sim_NL_XZ_f_T</a> <a id="85c45" class="tk">*</a><a id="85c46" class="tk">localDW</a>, <a id="85c55" class="tk">X_Sim_NL_XZ_n_T</a> <a id="85c71" class="tk">*</a><a id="85c72" class="tk">localX</a>);</td></tr>
<tr name="86" id="86">
<td>86</td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="86c13" class="tk">Sim_NL_XZ_Deriv</a>(<a id="86c29" class="tk">DW_Sim_NL_XZ_f_T</a> <a id="86c46" class="tk">*</a><a id="86c47" class="tk">localDW</a>, <a id="86c56" class="tk">XDot_Sim_NL_XZ_n_T</a></td></tr>
<tr name="87" id="87">
<td>87</td><td>  <a id="87c3" class="tk">*</a><a id="87c4" class="tk">localXdot</a>);</td></tr>
<tr name="88" id="88">
<td>88</td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="88c13" class="tk">Sim_NL_XZ_Update</a>(<a id="88c30" class="tk">RT_MODEL_Sim_NL_XZ_T</a> <a id="88c51" class="tk">*</a> <span class="kw">const</span> <a id="88c59" class="tk">Sim_NL_XZ_M</a>,</td></tr>
<tr name="89" id="89">
<td>89</td><td>  <a id="89c3" class="tk">DW_Sim_NL_XZ_f_T</a> <a id="89c20" class="tk">*</a><a id="89c21" class="tk">localDW</a>);</td></tr>
<tr name="90" id="90">
<td>90</td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="90c13" class="tk">Sim_NL_XZ</a>(<a id="90c23" class="tk">RT_MODEL_Sim_NL_XZ_T</a> <a id="90c44" class="tk">*</a> <span class="kw">const</span> <a id="90c52" class="tk">Sim_NL_XZ_M</a>, <span class="kw">const</span> <a id="90c71" class="tk">real_T</a></td></tr>
<tr name="91" id="91">
<td>91</td><td>                      <a id="91c23" class="tk">*</a><a id="91c24" class="tk">rtu_T_y</a>, <a id="91c33" class="tk">real_T</a> <a id="91c40" class="tk">*</a><a id="91c41" class="tk">rty_phi_y</a>, <a id="91c52" class="tk">real_T</a> <a id="91c59" class="tk">*</a><a id="91c60" class="tk">rty_theta_y</a>, <a id="91c73" class="tk">real_T</a></td></tr>
<tr name="92" id="92">
<td>92</td><td>                      <a id="92c23" class="tk">*</a><a id="92c24" class="tk">rty_phi_y_dot</a>, <a id="92c39" class="tk">real_T</a> <a id="92c46" class="tk">*</a><a id="92c47" class="tk">rty_theta_y_dot</a>, <a id="92c64" class="tk">real_T</a> <a id="92c71" class="tk">rty_x</a>[4],</td></tr>
<tr name="93" id="93">
<td>93</td><td>                      <a id="93c23" class="tk">DW_Sim_NL_XZ_f_T</a> <a id="93c40" class="tk">*</a><a id="93c41" class="tk">localDW</a>, <a id="93c50" class="tk">X_Sim_NL_XZ_n_T</a> <a id="93c66" class="tk">*</a><a id="93c67" class="tk">localX</a>);</td></tr>
<tr name="94" id="94">
<td>94</td><td></td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="ct">/*-</span></td></tr>
<tr name="96" id="96">
<td>96</td><td><span class="ct"> * These blocks were eliminated from the model due to optimizations:</span></td></tr>
<tr name="97" id="97">
<td>97</td><td><span class="ct"> *</span></td></tr>
<tr name="98" id="98">
<td>98</td><td><span class="ct"> * Block '<a class="ct blk" blk_line="98">&lt;Root&gt;/phi_y_dot_plot</a>' : Unused code path elimination</span></td></tr>
<tr name="99" id="99">
<td>99</td><td><span class="ct"> * Block '<a class="ct blk" blk_line="99">&lt;Root&gt;/phi_y_plot</a>' : Unused code path elimination</span></td></tr>
<tr name="100" id="100">
<td>100</td><td><span class="ct"> * Block '<a class="ct blk" blk_line="100">&lt;Root&gt;/theta_y_dot_plot</a>' : Unused code path elimination</span></td></tr>
<tr name="101" id="101">
<td>101</td><td><span class="ct"> * Block '<a class="ct blk" blk_line="101">&lt;Root&gt;/theta_y_plot</a>' : Unused code path elimination</span></td></tr>
<tr name="102" id="102">
<td>102</td><td><span class="ct"> */</span></td></tr>
<tr name="103" id="103">
<td>103</td><td></td></tr>
<tr name="104" id="104">
<td>104</td><td><span class="ct">/*-</span></td></tr>
<tr name="105" id="105">
<td>105</td><td><span class="ct"> * The generated code includes comments that allow you to trace directly</span></td></tr>
<tr name="106" id="106">
<td>106</td><td><span class="ct"> * back to the appropriate location in the model.  The basic format</span></td></tr>
<tr name="107" id="107">
<td>107</td><td><span class="ct"> * is &lt;system&gt;/block_name, where system is the system number (uniquely</span></td></tr>
<tr name="108" id="108">
<td>108</td><td><span class="ct"> * assigned by Simulink) and block_name is the name of the block.</span></td></tr>
<tr name="109" id="109">
<td>109</td><td><span class="ct"> *</span></td></tr>
<tr name="110" id="110">
<td>110</td><td><span class="ct"> * Use the MATLAB hilite_system command to trace the generated code back</span></td></tr>
<tr name="111" id="111">
<td>111</td><td><span class="ct"> * to the model.  For example,</span></td></tr>
<tr name="112" id="112">
<td>112</td><td><span class="ct"> *</span></td></tr>
<tr name="113" id="113">
<td>113</td><td><span class="ct"> * hilite_system('<a class="ct blk" blk_line="113">&lt;S3&gt;</a>')    - opens system 3</span></td></tr>
<tr name="114" id="114">
<td>114</td><td><span class="ct"> * hilite_system('<a class="ct blk" blk_line="114">&lt;S3&gt;/Kp</a>') - opens and selects block Kp which resides in S3</span></td></tr>
<tr name="115" id="115">
<td>115</td><td><span class="ct"> *</span></td></tr>
<tr name="116" id="116">
<td>116</td><td><span class="ct"> * Here is the system hierarchy for this model</span></td></tr>
<tr name="117" id="117">
<td>117</td><td><span class="ct"> *</span></td></tr>
<tr name="118" id="118">
<td>118</td><td><span class="ct"> * '<a class="ct blk" blk_line="118">&lt;Root&gt;</a>' : 'Sim_NL_XZ'</span></td></tr>
<tr name="119" id="119">
<td>119</td><td><span class="ct"> * '<a class="ct blk" blk_line="119">&lt;S1&gt;</a>'   : 'Sim_NL_XZ/Band-Limited White Noise'</span></td></tr>
<tr name="120" id="120">
<td>120</td><td><span class="ct"> * '<a class="ct blk" blk_line="120">&lt;S2&gt;</a>'   : 'Sim_NL_XZ/MATLAB Function'</span></td></tr>
<tr name="121" id="121">
<td>121</td><td><span class="ct"> */</span></td></tr>
<tr name="122" id="122">
<td>122</td><td><span class="pp">#endif</span>                                 <span class="ct">/* RTW_HEADER_Sim_NL_XZ_h_ */</span></td></tr>
<tr name="123" id="123">
<td>123</td><td></td></tr>
<tr name="124" id="124">
<td>124</td><td><span class="ct">/*</span></td></tr>
<tr name="125" id="125">
<td>125</td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="126" id="126">
<td>126</td><td><span class="ct"> *</span></td></tr>
<tr name="127" id="127">
<td>127</td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="128" id="128">
<td>128</td><td><span class="ct"> */</span></td></tr>
<tr name="129" id="129">
<td>129</td><td></td></tr>
</table>
</pre>
</body>
</html>
