{
  "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
  "modules": {
    "UAR_4bit": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:1.1-52.10"
      },
      "ports": {
        "d_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "select": {
          "direction": "input",
          "bits": [ 7, 8 ]
        },
        "q": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12 ]
        }
      },
      "cells": {
        "$flatten\\bit0.$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:23.1-25.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 6 ],
            "D": [ 13 ],
            "Q": [ 9 ]
          }
        },
        "$flatten\\bit0.\\mux.$procmux$3": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2, 10, "0", 9 ],
            "S": [ 14, 15, 16, 17 ],
            "Y": [ 13 ]
          }
        },
        "$flatten\\bit0.\\mux.$procmux$4_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 14 ]
          }
        },
        "$flatten\\bit0.\\mux.$procmux$5_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 15 ]
          }
        },
        "$flatten\\bit0.\\mux.$procmux$6_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0" ],
            "Y": [ 16 ]
          }
        },
        "$flatten\\bit0.\\mux.$procmux$7_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 17 ]
          }
        },
        "$flatten\\bit1.$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:23.1-25.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 6 ],
            "D": [ 18 ],
            "Q": [ 10 ]
          }
        },
        "$flatten\\bit1.\\mux.$procmux$3": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3, 11, 9, 10 ],
            "S": [ 19, 20, 21, 22 ],
            "Y": [ 18 ]
          }
        },
        "$flatten\\bit1.\\mux.$procmux$4_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 19 ]
          }
        },
        "$flatten\\bit1.\\mux.$procmux$5_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 20 ]
          }
        },
        "$flatten\\bit1.\\mux.$procmux$6_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0" ],
            "Y": [ 21 ]
          }
        },
        "$flatten\\bit1.\\mux.$procmux$7_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 22 ]
          }
        },
        "$flatten\\bit2.$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:23.1-25.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 6 ],
            "D": [ 23 ],
            "Q": [ 11 ]
          }
        },
        "$flatten\\bit2.\\mux.$procmux$3": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 4, 12, 10, 11 ],
            "S": [ 24, 25, 26, 27 ],
            "Y": [ 23 ]
          }
        },
        "$flatten\\bit2.\\mux.$procmux$4_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 24 ]
          }
        },
        "$flatten\\bit2.\\mux.$procmux$5_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 25 ]
          }
        },
        "$flatten\\bit2.\\mux.$procmux$6_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0" ],
            "Y": [ 26 ]
          }
        },
        "$flatten\\bit2.\\mux.$procmux$7_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 27 ]
          }
        },
        "$flatten\\bit3.$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:23.1-25.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 6 ],
            "D": [ 28 ],
            "Q": [ 12 ]
          }
        },
        "$flatten\\bit3.\\mux.$procmux$3": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5, "0", 11, 12 ],
            "S": [ 29, 30, 31, 32 ],
            "Y": [ 28 ]
          }
        },
        "$flatten\\bit3.\\mux.$procmux$4_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 29 ]
          }
        },
        "$flatten\\bit3.\\mux.$procmux$5_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 30 ]
          }
        },
        "$flatten\\bit3.\\mux.$procmux$6_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0" ],
            "Y": [ 31 ]
          }
        },
        "$flatten\\bit3.\\mux.$procmux$7_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:0.0-0.0|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:11.3-17.10|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 32 ]
          }
        }
      },
      "netnames": {
        "$flatten\\bit0.\\mux.$procmux$4_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$flatten\\bit0.\\mux.$procmux$5_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$flatten\\bit0.\\mux.$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$flatten\\bit0.\\mux.$procmux$7_CMP": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$flatten\\bit1.\\mux.$procmux$4_CMP": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$flatten\\bit1.\\mux.$procmux$5_CMP": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$flatten\\bit1.\\mux.$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "$flatten\\bit1.\\mux.$procmux$7_CMP": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$flatten\\bit2.\\mux.$procmux$4_CMP": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$flatten\\bit2.\\mux.$procmux$5_CMP": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "$flatten\\bit2.\\mux.$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "$flatten\\bit2.\\mux.$procmux$7_CMP": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "$flatten\\bit3.\\mux.$procmux$4_CMP": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "$flatten\\bit3.\\mux.$procmux$5_CMP": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "$flatten\\bit3.\\mux.$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
          }
        },
        "$flatten\\bit3.\\mux.$procmux$7_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "bit0.d_left": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bit0 d_left",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:2.16-2.22"
          }
        },
        "bit0.d_mux_out": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "bit0 d_mux_out",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:10.6-10.15"
          }
        },
        "bit0.mux.d_hold": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "bit0 mux d_hold",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:13.5-20.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/mux_4to1.v:2.16-2.22|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:13.10-20.2"
          }
        },
        "bit1.d_left": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bit1 d_left",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:2.16-2.22"
          }
        },
        "bit1.d_mux_out": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "bit1 d_mux_out",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:23.5-30.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:10.6-10.15"
          }
        },
        "bit2.d_left": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "bit2 d_left",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:2.16-2.22"
          }
        },
        "bit2.d_mux_out": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "bit2 d_mux_out",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:33.5-40.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:10.6-10.15"
          }
        },
        "bit3.d_mux_out": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "bit3 d_mux_out",
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:43.5-50.2|/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR.v:10.6-10.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:3.16-3.19"
          }
        },
        "d_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:2.22-2.26"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12 ],
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:5.23-5.24"
          }
        },
        "select": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "/media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/RTL_design_Verification/struct_design/UAR_4bit.v:4.22-4.28"
          }
        }
      }
    }
  }
}
