ARM GAS  C:\Temp\cc1m7Gih.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_rcu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c"
  20              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  21              		.align	1
  22              		.global	rcu_periph_clock_enable
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	rcu_periph_clock_enable:
  28              	.LVL0:
  29              	.LFB117:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \file    gd32f30x_rcu.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief   RCU driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\cc1m7Gih.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define clock source */
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define startup timeout count */
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deinit(void)
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CFG0 register */
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
ARM GAS  C:\Temp\cc1m7Gih.s 			page 3


  87:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x = A,B,C,D,E,F,G): GPIO ports clock
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x = 0,1): DMA clock
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for 
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x = 0,1,2): SPI clock
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x = 0,1,2): USART clock
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x = 3,4): UART clock
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x = 0,1): I2C clock
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x = 0,1,CAN1 is only available for CL series): CAN clock
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x = 0,1,2,ADC2 is not available for CL series): ADC clock
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  30              		.loc 1 138 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
ARM GAS  C:\Temp\cc1m7Gih.s 			page 4


 139:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 139 5 view .LVU1
  36 0000 8309     		lsrs	r3, r0, #6
  37 0002 03F18043 		add	r3, r3, #1073741824
  38 0006 03F50433 		add	r3, r3, #135168
  39 000a 1A68     		ldr	r2, [r3]
  40              		.loc 1 139 28 is_stmt 0 view .LVU2
  41 000c 00F01F00 		and	r0, r0, #31
  42              	.LVL1:
  43              		.loc 1 139 28 view .LVU3
  44 0010 0121     		movs	r1, #1
  45 0012 8140     		lsls	r1, r1, r0
  46              		.loc 1 139 25 view .LVU4
  47 0014 0A43     		orrs	r2, r2, r1
  48 0016 1A60     		str	r2, [r3]
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  49              		.loc 1 140 1 view .LVU5
  50 0018 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE117:
  54              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  55              		.align	1
  56              		.global	rcu_periph_clock_disable
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	rcu_periph_clock_disable:
  62              	.LVL2:
  63              	.LFB118:
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x = A,B,C,D,E,F,G): GPIO ports clock
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x = 0,1): DMA clock
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for 
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x = 0,1,2): SPI clock
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x = 0,1,2): USART clock
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x = 3,4): UART clock
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x = 0,1): I2C clock
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x = 0,1,CAN1 is only available for CL series): CAN clock
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x = 0,1,2,ADC2 is not available for CL series): ADC clock
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
ARM GAS  C:\Temp\cc1m7Gih.s 			page 5


 169:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  64              		.loc 1 174 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  69              		.loc 1 175 5 view .LVU7
  70 0000 8309     		lsrs	r3, r0, #6
  71 0002 03F18043 		add	r3, r3, #1073741824
  72 0006 03F50433 		add	r3, r3, #135168
  73 000a 1A68     		ldr	r2, [r3]
  74              		.loc 1 175 29 is_stmt 0 view .LVU8
  75 000c 00F01F00 		and	r0, r0, #31
  76              	.LVL3:
  77              		.loc 1 175 29 view .LVU9
  78 0010 0121     		movs	r1, #1
  79 0012 8140     		lsls	r1, r1, r0
  80              		.loc 1 175 25 view .LVU10
  81 0014 22EA0102 		bic	r2, r2, r1
  82 0018 1A60     		str	r2, [r3]
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  83              		.loc 1 176 1 view .LVU11
  84 001a 7047     		bx	lr
  85              		.cfi_endproc
  86              	.LFE118:
  88              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  89              		.align	1
  90              		.global	rcu_periph_clock_sleep_enable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	rcu_periph_clock_sleep_enable:
  96              	.LVL4:
  97              	.LFB119:
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  98              		.loc 1 188 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
ARM GAS  C:\Temp\cc1m7Gih.s 			page 6


 189:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 103              		.loc 1 189 5 view .LVU13
 104 0000 8309     		lsrs	r3, r0, #6
 105 0002 03F18043 		add	r3, r3, #1073741824
 106 0006 03F50433 		add	r3, r3, #135168
 107 000a 1A68     		ldr	r2, [r3]
 108              		.loc 1 189 28 is_stmt 0 view .LVU14
 109 000c 00F01F00 		and	r0, r0, #31
 110              	.LVL5:
 111              		.loc 1 189 28 view .LVU15
 112 0010 0121     		movs	r1, #1
 113 0012 8140     		lsls	r1, r1, r0
 114              		.loc 1 189 25 view .LVU16
 115 0014 0A43     		orrs	r2, r2, r1
 116 0016 1A60     		str	r2, [r3]
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 117              		.loc 1 190 1 view .LVU17
 118 0018 7047     		bx	lr
 119              		.cfi_endproc
 120              	.LFE119:
 122              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 123              		.align	1
 124              		.global	rcu_periph_clock_sleep_disable
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	rcu_periph_clock_sleep_disable:
 130              	.LVL6:
 131              	.LFB120:
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 132              		.loc 1 202 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 137              		.loc 1 203 5 view .LVU19
 138 0000 8309     		lsrs	r3, r0, #6
 139 0002 03F18043 		add	r3, r3, #1073741824
 140 0006 03F50433 		add	r3, r3, #135168
 141 000a 1A68     		ldr	r2, [r3]
 142              		.loc 1 203 29 is_stmt 0 view .LVU20
 143 000c 00F01F00 		and	r0, r0, #31
 144              	.LVL7:
 145              		.loc 1 203 29 view .LVU21
 146 0010 0121     		movs	r1, #1
ARM GAS  C:\Temp\cc1m7Gih.s 			page 7


 147 0012 8140     		lsls	r1, r1, r0
 148              		.loc 1 203 25 view .LVU22
 149 0014 22EA0102 		bic	r2, r2, r1
 150 0018 1A60     		str	r2, [r3]
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 151              		.loc 1 204 1 view .LVU23
 152 001a 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE120:
 156              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 157              		.align	1
 158              		.global	rcu_periph_reset_enable
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 163              	rcu_periph_reset_enable:
 164              	.LVL8:
 165              	.LFB121:
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the peripherals
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x = A,B,C,D,E,F,G): reset GPIO ports
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x = 0,1,2): reset SPI
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x = 0,1,2): reset USART
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x = 3,4): reset UART
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x = 0,1): reset I2C
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x = 0,1,CAN1 is only available for CL series): reset CAN
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x = 0,1,2,ADC2 is not available for CL series): reset ADC
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 166              		.loc 1 231 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 171              		.loc 1 232 5 view .LVU25
 172 0000 8309     		lsrs	r3, r0, #6
 173 0002 03F18043 		add	r3, r3, #1073741824
 174 0006 03F50433 		add	r3, r3, #135168
 175 000a 1A68     		ldr	r2, [r3]
 176              		.loc 1 232 34 is_stmt 0 view .LVU26
ARM GAS  C:\Temp\cc1m7Gih.s 			page 8


 177 000c 00F01F00 		and	r0, r0, #31
 178              	.LVL9:
 179              		.loc 1 232 34 view .LVU27
 180 0010 0121     		movs	r1, #1
 181 0012 8140     		lsls	r1, r1, r0
 182              		.loc 1 232 31 view .LVU28
 183 0014 0A43     		orrs	r2, r2, r1
 184 0016 1A60     		str	r2, [r3]
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 185              		.loc 1 233 1 view .LVU29
 186 0018 7047     		bx	lr
 187              		.cfi_endproc
 188              	.LFE121:
 190              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 191              		.align	1
 192              		.global	rcu_periph_reset_disable
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	rcu_periph_reset_disable:
 198              	.LVL10:
 199              	.LFB122:
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 237:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x = A,B,C,D,E,F,G): reset GPIO ports
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x = 0,1,2): reset SPI
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x = 0,1,2): reset USART
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x = 3,4): reset UART
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x = 0,1): reset I2C
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x = 0,1,CAN1 is only available for CL series): reset CAN
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x = 0,1,2,ADC2 is not available for CL series): reset ADC
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 200              		.loc 1 260 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 205              		.loc 1 261 5 view .LVU31
 206 0000 8309     		lsrs	r3, r0, #6
ARM GAS  C:\Temp\cc1m7Gih.s 			page 9


 207 0002 03F18043 		add	r3, r3, #1073741824
 208 0006 03F50433 		add	r3, r3, #135168
 209 000a 1A68     		ldr	r2, [r3]
 210              		.loc 1 261 35 is_stmt 0 view .LVU32
 211 000c 00F01F00 		and	r0, r0, #31
 212              	.LVL11:
 213              		.loc 1 261 35 view .LVU33
 214 0010 0121     		movs	r1, #1
 215 0012 8140     		lsls	r1, r1, r0
 216              		.loc 1 261 31 view .LVU34
 217 0014 22EA0102 		bic	r2, r2, r1
 218 0018 1A60     		str	r2, [r3]
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 219              		.loc 1 262 1 view .LVU35
 220 001a 7047     		bx	lr
 221              		.cfi_endproc
 222              	.LFE122:
 224              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 225              		.align	1
 226              		.global	rcu_bkp_reset_enable
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	rcu_bkp_reset_enable:
 232              	.LFB123:
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 265:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the BKP domain
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 233              		.loc 1 271 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 238              		.loc 1 272 5 view .LVU37
 239 0000 024A     		ldr	r2, .L8
 240 0002 136A     		ldr	r3, [r2, #32]
 241              		.loc 1 272 15 is_stmt 0 view .LVU38
 242 0004 43F48033 		orr	r3, r3, #65536
 243 0008 1362     		str	r3, [r2, #32]
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 244              		.loc 1 273 1 view .LVU39
 245 000a 7047     		bx	lr
 246              	.L9:
 247              		.align	2
 248              	.L8:
 249 000c 00100240 		.word	1073876992
 250              		.cfi_endproc
 251              	.LFE123:
 253              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 254              		.align	1
ARM GAS  C:\Temp\cc1m7Gih.s 			page 10


 255              		.global	rcu_bkp_reset_disable
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	rcu_bkp_reset_disable:
 261              	.LFB124:
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 280:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 262              		.loc 1 282 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 267              		.loc 1 283 5 view .LVU41
 268 0000 024A     		ldr	r2, .L11
 269 0002 136A     		ldr	r3, [r2, #32]
 270              		.loc 1 283 15 is_stmt 0 view .LVU42
 271 0004 23F48033 		bic	r3, r3, #65536
 272 0008 1362     		str	r3, [r2, #32]
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 273              		.loc 1 284 1 view .LVU43
 274 000a 7047     		bx	lr
 275              	.L12:
 276              		.align	2
 277              	.L11:
 278 000c 00100240 		.word	1073876992
 279              		.cfi_endproc
 280              	.LFE124:
 282              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 283              		.align	1
 284              		.global	rcu_system_clock_source_config
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	rcu_system_clock_source_config:
 290              	.LVL12:
 291              	.LFB125:
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the system clock source
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
ARM GAS  C:\Temp\cc1m7Gih.s 			page 11


 297:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 292              		.loc 1 297 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 297              		.loc 1 298 5 view .LVU45
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 298              		.loc 1 300 5 view .LVU46
 299              		.loc 1 300 9 is_stmt 0 view .LVU47
 300 0000 034A     		ldr	r2, .L14
 301 0002 5368     		ldr	r3, [r2, #4]
 302              	.LVL13:
 301:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 303              		.loc 1 302 5 is_stmt 1 view .LVU48
 304              		.loc 1 302 9 is_stmt 0 view .LVU49
 305 0004 23F00303 		bic	r3, r3, #3
 306              	.LVL14:
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 307              		.loc 1 303 5 is_stmt 1 view .LVU50
 308              		.loc 1 303 21 is_stmt 0 view .LVU51
 309 0008 0343     		orrs	r3, r3, r0
 310              	.LVL15:
 311              		.loc 1 303 14 view .LVU52
 312 000a 5360     		str	r3, [r2, #4]
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 313              		.loc 1 304 1 view .LVU53
 314 000c 7047     		bx	lr
 315              	.L15:
 316 000e 00BF     		.align	2
 317              	.L14:
 318 0010 00100240 		.word	1073876992
 319              		.cfi_endproc
 320              	.LFE125:
 322              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 323              		.align	1
 324              		.global	rcu_system_clock_source_get
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	rcu_system_clock_source_get:
 330              	.LFB126:
 305:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock source
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
ARM GAS  C:\Temp\cc1m7Gih.s 			page 12


 331              		.loc 1 316 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 336              		.loc 1 317 5 view .LVU55
 337              		.loc 1 317 22 is_stmt 0 view .LVU56
 338 0000 024B     		ldr	r3, .L17
 339 0002 5868     		ldr	r0, [r3, #4]
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 340              		.loc 1 318 1 view .LVU57
 341 0004 00F00C00 		and	r0, r0, #12
 342 0008 7047     		bx	lr
 343              	.L18:
 344 000a 00BF     		.align	2
 345              	.L17:
 346 000c 00100240 		.word	1073876992
 347              		.cfi_endproc
 348              	.LFE126:
 350              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 351              		.align	1
 352              		.global	rcu_ahb_clock_config
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	rcu_ahb_clock_config:
 358              	.LVL16:
 359              	.LFB127:
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx(x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as C
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 326:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 360              		.loc 1 329 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 365              		.loc 1 330 5 view .LVU59
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 366              		.loc 1 332 5 view .LVU60
 367              		.loc 1 332 9 is_stmt 0 view .LVU61
 368 0000 034A     		ldr	r2, .L20
 369 0002 5368     		ldr	r3, [r2, #4]
 370              	.LVL17:
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
ARM GAS  C:\Temp\cc1m7Gih.s 			page 13


 371              		.loc 1 335 5 is_stmt 1 view .LVU62
 372              		.loc 1 335 9 is_stmt 0 view .LVU63
 373 0004 23F0F003 		bic	r3, r3, #240
 374              	.LVL18:
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 375              		.loc 1 336 5 is_stmt 1 view .LVU64
 376              		.loc 1 336 21 is_stmt 0 view .LVU65
 377 0008 0343     		orrs	r3, r3, r0
 378              	.LVL19:
 379              		.loc 1 336 14 view .LVU66
 380 000a 5360     		str	r3, [r2, #4]
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 381              		.loc 1 337 1 view .LVU67
 382 000c 7047     		bx	lr
 383              	.L21:
 384 000e 00BF     		.align	2
 385              	.L20:
 386 0010 00100240 		.word	1073876992
 387              		.cfi_endproc
 388              	.LFE127:
 390              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 391              		.align	1
 392              		.global	rcu_apb1_clock_config
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	rcu_apb1_clock_config:
 398              	.LVL20:
 399              	.LFB128:
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 339:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 400              		.loc 1 352 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 405              		.loc 1 353 5 view .LVU69
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 406              		.loc 1 355 5 view .LVU70
 407              		.loc 1 355 9 is_stmt 0 view .LVU71
 408 0000 034A     		ldr	r2, .L23
 409 0002 5368     		ldr	r3, [r2, #4]
ARM GAS  C:\Temp\cc1m7Gih.s 			page 14


 410              	.LVL21:
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 411              		.loc 1 358 5 is_stmt 1 view .LVU72
 412              		.loc 1 358 9 is_stmt 0 view .LVU73
 413 0004 23F4E063 		bic	r3, r3, #1792
 414              	.LVL22:
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 415              		.loc 1 359 5 is_stmt 1 view .LVU74
 416              		.loc 1 359 21 is_stmt 0 view .LVU75
 417 0008 0343     		orrs	r3, r3, r0
 418              	.LVL23:
 419              		.loc 1 359 14 view .LVU76
 420 000a 5360     		str	r3, [r2, #4]
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 421              		.loc 1 360 1 view .LVU77
 422 000c 7047     		bx	lr
 423              	.L24:
 424 000e 00BF     		.align	2
 425              	.L23:
 426 0010 00100240 		.word	1073876992
 427              		.cfi_endproc
 428              	.LFE128:
 430              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 431              		.align	1
 432              		.global	rcu_apb2_clock_config
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	rcu_apb2_clock_config:
 438              	.LVL24:
 439              	.LFB129:
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 440              		.loc 1 375 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 445              		.loc 1 376 5 view .LVU79
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
ARM GAS  C:\Temp\cc1m7Gih.s 			page 15


 446              		.loc 1 378 5 view .LVU80
 447              		.loc 1 378 9 is_stmt 0 view .LVU81
 448 0000 034A     		ldr	r2, .L26
 449 0002 5368     		ldr	r3, [r2, #4]
 450              	.LVL25:
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 451              		.loc 1 381 5 is_stmt 1 view .LVU82
 452              		.loc 1 381 9 is_stmt 0 view .LVU83
 453 0004 23F46053 		bic	r3, r3, #14336
 454              	.LVL26:
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 455              		.loc 1 382 5 is_stmt 1 view .LVU84
 456              		.loc 1 382 21 is_stmt 0 view .LVU85
 457 0008 0343     		orrs	r3, r3, r0
 458              	.LVL27:
 459              		.loc 1 382 14 view .LVU86
 460 000a 5360     		str	r3, [r2, #4]
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 461              		.loc 1 383 1 view .LVU87
 462 000c 7047     		bx	lr
 463              	.L27:
 464 000e 00BF     		.align	2
 465              	.L26:
 466 0010 00100240 		.word	1073876992
 467              		.cfi_endproc
 468              	.LFE129:
 470              		.section	.text.rcu_ckout0_config,"ax",%progbits
 471              		.align	1
 472              		.global	rcu_ckout0_config
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	rcu_ckout0_config:
 478              	.LVL28:
 479              	.LFB130:
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 392:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL / 2 selected
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2 / 2 selected
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 480              		.loc 1 402 1 is_stmt 1 view -0
ARM GAS  C:\Temp\cc1m7Gih.s 			page 16


 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 485              		.loc 1 403 5 view .LVU89
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 486              		.loc 1 405 5 view .LVU90
 487              		.loc 1 405 9 is_stmt 0 view .LVU91
 488 0000 034A     		ldr	r2, .L29
 489 0002 5368     		ldr	r3, [r2, #4]
 490              	.LVL29:
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 491              		.loc 1 408 5 is_stmt 1 view .LVU92
 492              		.loc 1 408 9 is_stmt 0 view .LVU93
 493 0004 23F0E063 		bic	r3, r3, #117440512
 494              	.LVL30:
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 495              		.loc 1 409 5 is_stmt 1 view .LVU94
 496              		.loc 1 409 21 is_stmt 0 view .LVU95
 497 0008 0343     		orrs	r3, r3, r0
 498              	.LVL31:
 499              		.loc 1 409 14 view .LVU96
 500 000a 5360     		str	r3, [r2, #4]
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 501              		.loc 1 410 1 view .LVU97
 502 000c 7047     		bx	lr
 503              	.L30:
 504 000e 00BF     		.align	2
 505              	.L29:
 506 0010 00100240 		.word	1073876992
 507              		.cfi_endproc
 508              	.LFE130:
 510              		.section	.text.rcu_pll_config,"ax",%progbits
 511              		.align	1
 512              		.global	rcu_pll_config
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	rcu_pll_config:
 518              	.LVL32:
 519              	.LFB131:
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M / 2 clock selected as source clock of PLL
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5): PLL clock *
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 422:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  C:\Temp\cc1m7Gih.s 			page 17


 423:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 520              		.loc 1 425 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		@ link register save eliminated.
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 525              		.loc 1 426 5 view .LVU99
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 526              		.loc 1 428 5 view .LVU100
 527              		.loc 1 428 9 is_stmt 0 view .LVU101
 528 0000 044A     		ldr	r2, .L32
 529 0002 5368     		ldr	r3, [r2, #4]
 530              	.LVL33:
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 430:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 531              		.loc 1 431 5 is_stmt 1 view .LVU102
 532              		.loc 1 431 9 is_stmt 0 view .LVU103
 533 0004 23F09043 		bic	r3, r3, #1207959552
 534              	.LVL34:
 535              		.loc 1 431 9 view .LVU104
 536 0008 23F47413 		bic	r3, r3, #3997696
 537              	.LVL35:
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 538              		.loc 1 432 5 is_stmt 1 view .LVU105
 539              		.loc 1 432 21 is_stmt 0 view .LVU106
 540 000c 0843     		orrs	r0, r0, r1
 541              	.LVL36:
 542              		.loc 1 432 9 view .LVU107
 543 000e 1843     		orrs	r0, r0, r3
 544              	.LVL37:
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 545              		.loc 1 434 5 is_stmt 1 view .LVU108
 546              		.loc 1 434 14 is_stmt 0 view .LVU109
 547 0010 5060     		str	r0, [r2, #4]
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 548              		.loc 1 435 1 view .LVU110
 549 0012 7047     		bx	lr
 550              	.L33:
 551              		.align	2
 552              	.L32:
 553 0014 00100240 		.word	1073876992
 554              		.cfi_endproc
 555              	.LFE131:
 557              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 558              		.align	1
 559              		.global	rcu_pllpresel_config
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 564              	rcu_pllpresel_config:
 565              	.LVL38:
ARM GAS  C:\Temp\cc1m7Gih.s 			page 18


 566              	.LFB132:
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 567              		.loc 1 447 1 is_stmt 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571              		@ link register save eliminated.
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 572              		.loc 1 448 5 view .LVU112
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 573              		.loc 1 450 5 view .LVU113
 574              		.loc 1 450 9 is_stmt 0 view .LVU114
 575 0000 034A     		ldr	r2, .L35
 576 0002 D36A     		ldr	r3, [r2, #44]
 577              	.LVL39:
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source preselection */
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 578              		.loc 1 453 5 is_stmt 1 view .LVU115
 579              		.loc 1 453 9 is_stmt 0 view .LVU116
 580 0004 23F08043 		bic	r3, r3, #1073741824
 581              	.LVL40:
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= pll_presel;
 582              		.loc 1 454 5 is_stmt 1 view .LVU117
 583              		.loc 1 454 9 is_stmt 0 view .LVU118
 584 0008 0343     		orrs	r3, r3, r0
 585              	.LVL41:
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 586              		.loc 1 456 5 is_stmt 1 view .LVU119
 587              		.loc 1 456 14 is_stmt 0 view .LVU120
 588 000a D362     		str	r3, [r2, #44]
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 589              		.loc 1 457 1 view .LVU121
 590 000c 7047     		bx	lr
 591              	.L36:
 592 000e 00BF     		.align	2
 593              	.L35:
 594 0010 00100240 		.word	1073876992
 595              		.cfi_endproc
 596              	.LFE132:
 598              		.section	.text.rcu_predv0_config,"ax",%progbits
 599              		.align	1
 600              		.global	rcu_predv0_config
 601              		.syntax unified
ARM GAS  C:\Temp\cc1m7Gih.s 			page 19


 602              		.thumb
 603              		.thumb_func
 605              	rcu_predv0_config:
 606              	.LVL42:
 607              	.LFB133:
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx (x = 1, 2): PREDV0 input source clock is divided x
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 608              		.loc 1 468 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 613              		.loc 1 469 5 view .LVU123
 470:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 614              		.loc 1 471 5 view .LVU124
 615              		.loc 1 471 9 is_stmt 0 view .LVU125
 616 0000 054B     		ldr	r3, .L40
 617 0002 5B68     		ldr	r3, [r3, #4]
 618              	.LVL43:
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 619              		.loc 1 473 5 is_stmt 1 view .LVU126
 620              		.loc 1 473 9 is_stmt 0 view .LVU127
 621 0004 23F40033 		bic	r3, r3, #131072
 622              	.LVL44:
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 623              		.loc 1 474 5 is_stmt 1 view .LVU128
 624              		.loc 1 474 7 is_stmt 0 view .LVU129
 625 0008 0128     		cmp	r0, #1
 626 000a 02D0     		beq	.L39
 627              	.L38:
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 628              		.loc 1 479 5 is_stmt 1 view .LVU130
 629              		.loc 1 479 14 is_stmt 0 view .LVU131
 630 000c 024A     		ldr	r2, .L40
 631 000e 5360     		str	r3, [r2, #4]
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 632              		.loc 1 480 1 view .LVU132
 633 0010 7047     		bx	lr
 634              	.L39:
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 635              		.loc 1 476 9 is_stmt 1 view .LVU133
ARM GAS  C:\Temp\cc1m7Gih.s 			page 20


 476:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 636              		.loc 1 476 13 is_stmt 0 view .LVU134
 637 0012 43F40033 		orr	r3, r3, #131072
 638              	.LVL45:
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 639              		.loc 1 476 13 view .LVU135
 640 0016 F9E7     		b	.L38
 641              	.L41:
 642              		.align	2
 643              	.L40:
 644 0018 00100240 		.word	1073876992
 645              		.cfi_endproc
 646              	.LFE133:
 648              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 649              		.align	1
 650              		.global	rcu_adc_clock_config
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	rcu_adc_clock_config:
 656              	.LVL46:
 657              	.LFB134:
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx (x = 1..16): PREDV0 input source clock is divided x
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 496:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 510:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx (x = 1..16): PREDV1 input source clock is divided x
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
ARM GAS  C:\Temp\cc1m7Gih.s 			page 21


 516:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= predv1_div;
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20): PLL1 clock * x
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40): PLL2 clock * x
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 552:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 554:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 557:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2 / 2
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2 / 4
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2 / 6
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2 / 8
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2 / 12
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2 / 16
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB / 5
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB / 6
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB / 10
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB / 20
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  C:\Temp\cc1m7Gih.s 			page 22


 573:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 658              		.loc 1 575 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662              		@ link register save eliminated.
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 663              		.loc 1 576 5 view .LVU137
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 664              		.loc 1 579 5 view .LVU138
 665              		.loc 1 579 10 is_stmt 0 view .LVU139
 666 0000 134A     		ldr	r2, .L49
 667 0002 5368     		ldr	r3, [r2, #4]
 668              	.LVL47:
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 669              		.loc 1 580 5 is_stmt 1 view .LVU140
 670              		.loc 1 580 10 is_stmt 0 view .LVU141
 671 0004 23F08053 		bic	r3, r3, #268435456
 672              	.LVL48:
 673              		.loc 1 580 10 view .LVU142
 674 0008 23F44043 		bic	r3, r3, #49152
 675              	.LVL49:
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 676              		.loc 1 581 5 is_stmt 1 view .LVU143
 677              		.loc 1 581 10 is_stmt 0 view .LVU144
 678 000c D26A     		ldr	r2, [r2, #44]
 679              	.LVL50:
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 680              		.loc 1 582 5 is_stmt 1 view .LVU145
 681              		.loc 1 582 10 is_stmt 0 view .LVU146
 682 000e 22F00052 		bic	r2, r2, #536870912
 683              	.LVL51:
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(adc_psc){
 684              		.loc 1 585 5 is_stmt 1 view .LVU147
 685 0012 0B28     		cmp	r0, #11
 686 0014 09D8     		bhi	.L43
 687 0016 DFE800F0 		tbb	[pc, r0]
 688              	.L45:
 689 001a 06       		.byte	(.L47-.L45)/2
 690 001b 06       		.byte	(.L47-.L45)/2
 691 001c 06       		.byte	(.L47-.L45)/2
 692 001d 06       		.byte	(.L47-.L45)/2
 693 001e 08       		.byte	(.L43-.L45)/2
 694 001f 0C       		.byte	(.L46-.L45)/2
 695 0020 08       		.byte	(.L43-.L45)/2
 696 0021 0C       		.byte	(.L46-.L45)/2
 697 0022 13       		.byte	(.L44-.L45)/2
 698 0023 13       		.byte	(.L44-.L45)/2
 699 0024 13       		.byte	(.L44-.L45)/2
 700 0025 13       		.byte	(.L44-.L45)/2
 701              		.p2align 1
ARM GAS  C:\Temp\cc1m7Gih.s 			page 23


 702              	.L47:
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 703              		.loc 1 590 13 view .LVU148
 704              		.loc 1 590 18 is_stmt 0 view .LVU149
 705 0026 43EA8033 		orr	r3, r3, r0, lsl #14
 706              	.LVL52:
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 707              		.loc 1 591 13 is_stmt 1 view .LVU150
 708              	.L43:
 592:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 594:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         default:
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the register */
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 709              		.loc 1 613 5 view .LVU151
 710              		.loc 1 613 14 is_stmt 0 view .LVU152
 711 002a 0949     		ldr	r1, .L49
 712 002c 4B60     		str	r3, [r1, #4]
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 713              		.loc 1 614 5 is_stmt 1 view .LVU153
 714              		.loc 1 614 14 is_stmt 0 view .LVU154
 715 002e CA62     		str	r2, [r1, #44]
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 716              		.loc 1 615 1 view .LVU155
 717 0030 7047     		bx	lr
 718              	.LVL53:
 719              	.L46:
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 720              		.loc 1 595 13 is_stmt 1 view .LVU156
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 721              		.loc 1 596 13 view .LVU157
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 722              		.loc 1 596 31 is_stmt 0 view .LVU158
 723 0032 0849     		ldr	r1, .L49+4
 724 0034 01EA8031 		and	r1, r1, r0, lsl #14
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
ARM GAS  C:\Temp\cc1m7Gih.s 			page 24


 725              		.loc 1 596 18 view .LVU159
 726 0038 0B43     		orrs	r3, r3, r1
 727              	.LVL54:
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 728              		.loc 1 596 18 view .LVU160
 729 003a 43F08053 		orr	r3, r3, #268435456
 730              	.LVL55:
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 731              		.loc 1 597 13 is_stmt 1 view .LVU161
 732 003e F4E7     		b	.L43
 733              	.LVL56:
 734              	.L44:
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 735              		.loc 1 603 13 view .LVU162
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 736              		.loc 1 604 13 view .LVU163
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 737              		.loc 1 604 30 is_stmt 0 view .LVU164
 738 0040 0549     		ldr	r1, .L49+8
 739 0042 01EA8031 		and	r1, r1, r0, lsl #14
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 740              		.loc 1 604 18 view .LVU165
 741 0046 0B43     		orrs	r3, r3, r1
 742              	.LVL57:
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 743              		.loc 1 605 13 is_stmt 1 view .LVU166
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 744              		.loc 1 605 18 is_stmt 0 view .LVU167
 745 0048 42F00052 		orr	r2, r2, #536870912
 746              	.LVL58:
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 747              		.loc 1 606 13 is_stmt 1 view .LVU168
 748 004c EDE7     		b	.L43
 749              	.L50:
 750 004e 00BF     		.align	2
 751              	.L49:
 752 0050 00100240 		.word	1073876992
 753 0054 00C0FEFF 		.word	-81920
 754 0058 00C0FCFF 		.word	-212992
 755              		.cfi_endproc
 756              	.LFE134:
 758              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 759              		.align	1
 760              		.global	rcu_usb_clock_config
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	rcu_usb_clock_config:
 766              	.LVL59:
 767              	.LFB135:
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the USBD / USBFS prescaler factor
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD / USBFS prescaler select CK_PLL / 1.5
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD / USBFS prescaler select CK_PLL / 1
ARM GAS  C:\Temp\cc1m7Gih.s 			page 25


 623:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD / USBFS prescaler select CK_PLL / 2.5
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD / USBFS prescaler select CK_PLL / 2
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD / USBFS prescaler select CK_PLL / 3
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD / USBFS prescaler select CK_PLL / 3.5
 627:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD / USBFS prescaler select CK_PLL / 4
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 632:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 768              		.loc 1 632 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 773              		.loc 1 633 5 view .LVU170
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 774              		.loc 1 635 5 view .LVU171
 775              		.loc 1 635 9 is_stmt 0 view .LVU172
 776 0000 034A     		ldr	r2, .L52
 777 0002 5368     		ldr	r3, [r2, #4]
 778              	.LVL60:
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* configure the USBD / USBFS prescaler factor */
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 779              		.loc 1 639 5 is_stmt 1 view .LVU173
 780              		.loc 1 639 9 is_stmt 0 view .LVU174
 781 0004 23F44003 		bic	r3, r3, #12582912
 782              	.LVL61:
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 783              		.loc 1 644 5 is_stmt 1 view .LVU175
 784              		.loc 1 644 21 is_stmt 0 view .LVU176
 785 0008 0343     		orrs	r3, r3, r0
 786              	.LVL62:
 787              		.loc 1 644 14 view .LVU177
 788 000a 5360     		str	r3, [r2, #4]
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 789              		.loc 1 645 1 view .LVU178
 790 000c 7047     		bx	lr
 791              	.L53:
 792 000e 00BF     		.align	2
 793              	.L52:
 794 0010 00100240 		.word	1073876992
 795              		.cfi_endproc
 796              	.LFE135:
 798              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 799              		.align	1
 800              		.global	rcu_rtc_clock_config
 801              		.syntax unified
 802              		.thumb
ARM GAS  C:\Temp\cc1m7Gih.s 			page 26


 803              		.thumb_func
 805              	rcu_rtc_clock_config:
 806              	.LVL63:
 807              	.LFB136:
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL / 128 selected as RTC source clock
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 808              		.loc 1 659 1 is_stmt 1 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 813              		.loc 1 660 5 view .LVU180
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
 814              		.loc 1 662 5 view .LVU181
 815              		.loc 1 662 9 is_stmt 0 view .LVU182
 816 0000 034A     		ldr	r2, .L55
 817 0002 136A     		ldr	r3, [r2, #32]
 818              	.LVL64:
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 819              		.loc 1 664 5 is_stmt 1 view .LVU183
 820              		.loc 1 664 9 is_stmt 0 view .LVU184
 821 0004 23F44073 		bic	r3, r3, #768
 822              	.LVL65:
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 823              		.loc 1 665 5 is_stmt 1 view .LVU185
 824              		.loc 1 665 22 is_stmt 0 view .LVU186
 825 0008 0343     		orrs	r3, r3, r0
 826              	.LVL66:
 827              		.loc 1 665 15 view .LVU187
 828 000a 1362     		str	r3, [r2, #32]
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 829              		.loc 1 666 1 view .LVU188
 830 000c 7047     		bx	lr
 831              	.L56:
 832 000e 00BF     		.align	2
 833              	.L55:
 834 0010 00100240 		.word	1073876992
 835              		.cfi_endproc
 836              	.LFE136:
 838              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 839              		.align	1
 840              		.global	rcu_ck48m_clock_config
ARM GAS  C:\Temp\cc1m7Gih.s 			page 27


 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 845              	rcu_ck48m_clock_config:
 846              	.LVL67:
 847              	.LFB137:
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 677:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 708:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
ARM GAS  C:\Temp\cc1m7Gih.s 			page 28


 718:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 848              		.loc 1 718 1 is_stmt 1 view -0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 852              		@ link register save eliminated.
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 853              		.loc 1 719 5 view .LVU190
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 854              		.loc 1 721 5 view .LVU191
 855              		.loc 1 721 9 is_stmt 0 view .LVU192
 856 0000 044A     		ldr	r2, .L58
 857 0002 D2F8C030 		ldr	r3, [r2, #192]
 858              	.LVL68:
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 859              		.loc 1 723 5 is_stmt 1 view .LVU193
 860              		.loc 1 723 9 is_stmt 0 view .LVU194
 861 0006 23F00103 		bic	r3, r3, #1
 862              	.LVL69:
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 863              		.loc 1 724 5 is_stmt 1 view .LVU195
 864              		.loc 1 724 23 is_stmt 0 view .LVU196
 865 000a 0343     		orrs	r3, r3, r0
 866              	.LVL70:
 867              		.loc 1 724 16 view .LVU197
 868 000c C2F8C030 		str	r3, [r2, #192]
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 869              		.loc 1 725 1 view .LVU198
 870 0010 7047     		bx	lr
 871              	.L59:
 872 0012 00BF     		.align	2
 873              	.L58:
 874 0014 00100240 		.word	1073876992
 875              		.cfi_endproc
 876              	.LFE137:
 878              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 879              		.align	1
 880              		.global	rcu_lxtal_drive_capability_config
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	rcu_lxtal_drive_capability_config:
 886              	.LVL71:
 887              	.LFB138:
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 734:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  C:\Temp\cc1m7Gih.s 			page 29


 737:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 888              		.loc 1 739 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 893              		.loc 1 740 5 view .LVU200
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 894              		.loc 1 742 5 view .LVU201
 895              		.loc 1 742 9 is_stmt 0 view .LVU202
 896 0000 034A     		ldr	r2, .L61
 897 0002 136A     		ldr	r3, [r2, #32]
 898              	.LVL72:
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 899              		.loc 1 745 5 is_stmt 1 view .LVU203
 900              		.loc 1 745 9 is_stmt 0 view .LVU204
 901 0004 23F01803 		bic	r3, r3, #24
 902              	.LVL73:
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 903              		.loc 1 746 5 is_stmt 1 view .LVU205
 904              		.loc 1 746 22 is_stmt 0 view .LVU206
 905 0008 0343     		orrs	r3, r3, r0
 906              	.LVL74:
 907              		.loc 1 746 15 view .LVU207
 908 000a 1362     		str	r3, [r2, #32]
 747:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 909              		.loc 1 747 1 view .LVU208
 910 000c 7047     		bx	lr
 911              	.L62:
 912 000e 00BF     		.align	2
 913              	.L61:
 914 0010 00100240 		.word	1073876992
 915              		.cfi_endproc
 916              	.LFE138:
 918              		.section	.text.rcu_osci_on,"ax",%progbits
 919              		.align	1
 920              		.global	rcu_osci_on
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 925              	rcu_osci_on:
 926              	.LVL75:
 927              	.LFB140:
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 750:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
ARM GAS  C:\Temp\cc1m7Gih.s 			page 30


 756:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 772:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 778:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait LXTAL stable */
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 794:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC8M stable */
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC48M stable */
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
ARM GAS  C:\Temp\cc1m7Gih.s 			page 31


 813:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 820:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 821:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC40K stable */
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 829:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL stable */
 837:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 847:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL1 stable */
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL2 stable */
 863:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 865:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
ARM GAS  C:\Temp\cc1m7Gih.s 			page 32


 870:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 871:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 872:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 873:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 874:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 875:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 876:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 877:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 878:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 879:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return value */
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return reval;
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 883:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 884:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 885:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn on the oscillator
 886:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 887:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 888:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 889:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 890:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 892:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 893:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 894:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 895:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 896:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 897:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 898:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 899:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 900:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 928              		.loc 1 900 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 901:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 933              		.loc 1 901 5 view .LVU210
 934 0000 8309     		lsrs	r3, r0, #6
 935 0002 03F18043 		add	r3, r3, #1073741824
 936 0006 03F50433 		add	r3, r3, #135168
 937 000a 1A68     		ldr	r2, [r3]
 938              		.loc 1 901 26 is_stmt 0 view .LVU211
 939 000c 00F01F00 		and	r0, r0, #31
 940              	.LVL76:
 941              		.loc 1 901 26 view .LVU212
 942 0010 0121     		movs	r1, #1
 943 0012 8140     		lsls	r1, r1, r0
 944              		.loc 1 901 23 view .LVU213
 945 0014 0A43     		orrs	r2, r2, r1
 946 0016 1A60     		str	r2, [r3]
 902:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 947              		.loc 1 902 1 view .LVU214
 948 0018 7047     		bx	lr
 949              		.cfi_endproc
 950              	.LFE140:
 952              		.section	.text.rcu_osci_off,"ax",%progbits
ARM GAS  C:\Temp\cc1m7Gih.s 			page 33


 953              		.align	1
 954              		.global	rcu_osci_off
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	rcu_osci_off:
 960              	.LVL77:
 961              	.LFB141:
 903:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 904:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 905:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn off the oscillator
 906:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 908:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 909:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 910:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 911:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 912:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 913:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 914:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 915:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 916:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 917:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 918:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 919:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 920:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 962              		.loc 1 920 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 921:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 967              		.loc 1 921 5 view .LVU216
 968 0000 8309     		lsrs	r3, r0, #6
 969 0002 03F18043 		add	r3, r3, #1073741824
 970 0006 03F50433 		add	r3, r3, #135168
 971 000a 1A68     		ldr	r2, [r3]
 972              		.loc 1 921 27 is_stmt 0 view .LVU217
 973 000c 00F01F00 		and	r0, r0, #31
 974              	.LVL78:
 975              		.loc 1 921 27 view .LVU218
 976 0010 0121     		movs	r1, #1
 977 0012 8140     		lsls	r1, r1, r0
 978              		.loc 1 921 23 view .LVU219
 979 0014 22EA0102 		bic	r2, r2, r1
 980 0018 1A60     		str	r2, [r3]
 922:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 981              		.loc 1 922 1 view .LVU220
 982 001a 7047     		bx	lr
 983              		.cfi_endproc
 984              	.LFE141:
 986              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 987              		.align	1
 988              		.global	rcu_osci_bypass_mode_enable
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
ARM GAS  C:\Temp\cc1m7Gih.s 			page 34


 993              	rcu_osci_bypass_mode_enable:
 994              	.LVL79:
 995              	.LFB142:
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 924:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 925:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 927:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 928:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 930:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 931:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 932:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 933:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 934:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 996              		.loc 1 934 1 is_stmt 1 view -0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 935:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1001              		.loc 1 935 5 view .LVU222
 936:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 937:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1002              		.loc 1 937 5 view .LVU223
 1003 0000 1028     		cmp	r0, #16
 1004 0002 03D0     		beq	.L66
 1005 0004 B0F5006F 		cmp	r0, #2048
 1006 0008 0AD0     		beq	.L67
 1007 000a 7047     		bx	lr
 1008              	.L66:
 938:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
 939:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 940:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1009              		.loc 1 940 9 view .LVU224
 1010              		.loc 1 940 13 is_stmt 0 view .LVU225
 1011 000c 094B     		ldr	r3, .L69
 1012 000e 1A68     		ldr	r2, [r3]
 1013              	.LVL80:
 941:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1014              		.loc 1 941 9 is_stmt 1 view .LVU226
 1015 0010 1968     		ldr	r1, [r3]
 1016              		.loc 1 941 17 is_stmt 0 view .LVU227
 1017 0012 21F48031 		bic	r1, r1, #65536
 1018 0016 1960     		str	r1, [r3]
 942:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1019              		.loc 1 942 9 is_stmt 1 view .LVU228
 1020              		.loc 1 942 24 is_stmt 0 view .LVU229
 1021 0018 42F48022 		orr	r2, r2, #262144
 1022              	.LVL81:
 1023              		.loc 1 942 17 view .LVU230
 1024 001c 1A60     		str	r2, [r3]
 943:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1025              		.loc 1 943 9 is_stmt 1 view .LVU231
 1026 001e 7047     		bx	lr
 1027              	.LVL82:
 1028              	.L67:
ARM GAS  C:\Temp\cc1m7Gih.s 			page 35


 944:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
 945:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 946:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1029              		.loc 1 946 9 view .LVU232
 1030              		.loc 1 946 13 is_stmt 0 view .LVU233
 1031 0020 044B     		ldr	r3, .L69
 1032 0022 1A6A     		ldr	r2, [r3, #32]
 1033              	.LVL83:
 947:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1034              		.loc 1 947 9 is_stmt 1 view .LVU234
 1035 0024 196A     		ldr	r1, [r3, #32]
 1036              		.loc 1 947 19 is_stmt 0 view .LVU235
 1037 0026 21F00101 		bic	r1, r1, #1
 1038 002a 1962     		str	r1, [r3, #32]
 948:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1039              		.loc 1 948 9 is_stmt 1 view .LVU236
 1040              		.loc 1 948 26 is_stmt 0 view .LVU237
 1041 002c 42F00402 		orr	r2, r2, #4
 1042              	.LVL84:
 1043              		.loc 1 948 19 view .LVU238
 1044 0030 1A62     		str	r2, [r3, #32]
 949:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1045              		.loc 1 949 9 is_stmt 1 view .LVU239
 950:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 951:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 952:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 953:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 954:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 955:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 956:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 957:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 958:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 959:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 960:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 961:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 962:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1046              		.loc 1 962 1 is_stmt 0 view .LVU240
 1047 0032 7047     		bx	lr
 1048              	.L70:
 1049              		.align	2
 1050              	.L69:
 1051 0034 00100240 		.word	1073876992
 1052              		.cfi_endproc
 1053              	.LFE142:
 1055              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1056              		.align	1
 1057              		.global	rcu_osci_bypass_mode_disable
 1058              		.syntax unified
 1059              		.thumb
 1060              		.thumb_func
 1062              	rcu_osci_bypass_mode_disable:
 1063              	.LVL85:
 1064              	.LFB143:
 963:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 964:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 965:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 966:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
ARM GAS  C:\Temp\cc1m7Gih.s 			page 36


 967:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 968:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 969:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 970:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 971:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 972:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 973:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 974:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1065              		.loc 1 974 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 975:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1070              		.loc 1 975 5 view .LVU242
 976:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 977:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1071              		.loc 1 977 5 view .LVU243
 1072 0000 1028     		cmp	r0, #16
 1073 0002 03D0     		beq	.L72
 1074 0004 B0F5006F 		cmp	r0, #2048
 1075 0008 0AD0     		beq	.L73
 1076 000a 7047     		bx	lr
 1077              	.L72:
 978:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
 979:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 980:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1078              		.loc 1 980 9 view .LVU244
 1079              		.loc 1 980 13 is_stmt 0 view .LVU245
 1080 000c 094B     		ldr	r3, .L75
 1081 000e 1A68     		ldr	r2, [r3]
 1082              	.LVL86:
 981:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1083              		.loc 1 981 9 is_stmt 1 view .LVU246
 1084 0010 1968     		ldr	r1, [r3]
 1085              		.loc 1 981 17 is_stmt 0 view .LVU247
 1086 0012 21F48031 		bic	r1, r1, #65536
 1087 0016 1960     		str	r1, [r3]
 982:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1088              		.loc 1 982 9 is_stmt 1 view .LVU248
 1089              		.loc 1 982 24 is_stmt 0 view .LVU249
 1090 0018 22F48022 		bic	r2, r2, #262144
 1091              	.LVL87:
 1092              		.loc 1 982 17 view .LVU250
 1093 001c 1A60     		str	r2, [r3]
 983:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1094              		.loc 1 983 9 is_stmt 1 view .LVU251
 1095 001e 7047     		bx	lr
 1096              	.LVL88:
 1097              	.L73:
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
 985:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 986:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1098              		.loc 1 986 9 view .LVU252
 1099              		.loc 1 986 13 is_stmt 0 view .LVU253
 1100 0020 044B     		ldr	r3, .L75
 1101 0022 1A6A     		ldr	r2, [r3, #32]
ARM GAS  C:\Temp\cc1m7Gih.s 			page 37


 1102              	.LVL89:
 987:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1103              		.loc 1 987 9 is_stmt 1 view .LVU254
 1104 0024 196A     		ldr	r1, [r3, #32]
 1105              		.loc 1 987 19 is_stmt 0 view .LVU255
 1106 0026 21F00101 		bic	r1, r1, #1
 1107 002a 1962     		str	r1, [r3, #32]
 988:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1108              		.loc 1 988 9 is_stmt 1 view .LVU256
 1109              		.loc 1 988 26 is_stmt 0 view .LVU257
 1110 002c 22F00402 		bic	r2, r2, #4
 1111              	.LVL90:
 1112              		.loc 1 988 19 view .LVU258
 1113 0030 1A62     		str	r2, [r3, #32]
 989:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1114              		.loc 1 989 9 is_stmt 1 view .LVU259
 990:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 991:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 992:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 993:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 994:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 995:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 996:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 997:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 999:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1001:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1002:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1115              		.loc 1 1002 1 is_stmt 0 view .LVU260
 1116 0032 7047     		bx	lr
 1117              	.L76:
 1118              		.align	2
 1119              	.L75:
 1120 0034 00100240 		.word	1073876992
 1121              		.cfi_endproc
 1122              	.LFE143:
 1124              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1125              		.align	1
 1126              		.global	rcu_irc8m_adjust_value_set
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	rcu_irc8m_adjust_value_set:
 1132              	.LVL91:
 1133              	.LFB144:
1003:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1004:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1005:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1006:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1007:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1010:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1011:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1012:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1134              		.loc 1 1012 1 is_stmt 1 view -0
ARM GAS  C:\Temp\cc1m7Gih.s 			page 38


 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		@ link register save eliminated.
1013:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1139              		.loc 1 1013 5 view .LVU262
1014:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1015:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CTL;
 1140              		.loc 1 1015 5 view .LVU263
 1141              		.loc 1 1015 9 is_stmt 0 view .LVU264
 1142 0000 044A     		ldr	r2, .L78
 1143 0002 1368     		ldr	r3, [r2]
 1144              	.LVL92:
1016:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1017:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1145              		.loc 1 1017 5 is_stmt 1 view .LVU265
 1146              		.loc 1 1017 9 is_stmt 0 view .LVU266
 1147 0004 23F0F803 		bic	r3, r3, #248
 1148              	.LVL93:
1018:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 1149              		.loc 1 1018 5 is_stmt 1 view .LVU267
 1150              		.loc 1 1018 62 is_stmt 0 view .LVU268
 1151 0008 C000     		lsls	r0, r0, #3
 1152              	.LVL94:
 1153              		.loc 1 1018 62 view .LVU269
 1154 000a C0B2     		uxtb	r0, r0
 1155              		.loc 1 1018 20 view .LVU270
 1156 000c 1843     		orrs	r0, r0, r3
 1157              		.loc 1 1018 13 view .LVU271
 1158 000e 1060     		str	r0, [r2]
1019:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1159              		.loc 1 1019 1 view .LVU272
 1160 0010 7047     		bx	lr
 1161              	.L79:
 1162 0012 00BF     		.align	2
 1163              	.L78:
 1164 0014 00100240 		.word	1073876992
 1165              		.cfi_endproc
 1166              	.LFE144:
 1168              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1169              		.align	1
 1170              		.global	rcu_hxtal_clock_monitor_enable
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1175              	rcu_hxtal_clock_monitor_enable:
 1176              	.LFB145:
1020:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1021:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1022:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1023:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1024:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1025:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1026:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1027:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1028:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1029:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
ARM GAS  C:\Temp\cc1m7Gih.s 			page 39


 1177              		.loc 1 1029 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
1030:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1182              		.loc 1 1030 5 view .LVU274
 1183 0000 024A     		ldr	r2, .L81
 1184 0002 1368     		ldr	r3, [r2]
 1185              		.loc 1 1030 13 is_stmt 0 view .LVU275
 1186 0004 43F40023 		orr	r3, r3, #524288
 1187 0008 1360     		str	r3, [r2]
1031:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1188              		.loc 1 1031 1 view .LVU276
 1189 000a 7047     		bx	lr
 1190              	.L82:
 1191              		.align	2
 1192              	.L81:
 1193 000c 00100240 		.word	1073876992
 1194              		.cfi_endproc
 1195              	.LFE145:
 1197              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1198              		.align	1
 1199              		.global	rcu_hxtal_clock_monitor_disable
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	rcu_hxtal_clock_monitor_disable:
 1205              	.LFB146:
1032:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1033:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1034:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1035:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1036:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1037:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1038:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1039:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1040:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1206              		.loc 1 1040 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
1041:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1211              		.loc 1 1041 5 view .LVU278
 1212 0000 024A     		ldr	r2, .L84
 1213 0002 1368     		ldr	r3, [r2]
 1214              		.loc 1 1041 13 is_stmt 0 view .LVU279
 1215 0004 23F40023 		bic	r3, r3, #524288
 1216 0008 1360     		str	r3, [r2]
1042:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1217              		.loc 1 1042 1 view .LVU280
 1218 000a 7047     		bx	lr
 1219              	.L85:
 1220              		.align	2
 1221              	.L84:
 1222 000c 00100240 		.word	1073876992
ARM GAS  C:\Temp\cc1m7Gih.s 			page 40


 1223              		.cfi_endproc
 1224              	.LFE146:
 1226              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1227              		.align	1
 1228              		.global	rcu_deepsleep_voltage_set
 1229              		.syntax unified
 1230              		.thumb
 1231              		.thumb_func
 1233              	rcu_deepsleep_voltage_set:
 1234              	.LVL95:
 1235              	.LFB147:
1043:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1044:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1045:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1046:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1047:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1048:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1049:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1050:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1051:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1052:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1053:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1054:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1055:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1056:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {    
 1236              		.loc 1 1056 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
1057:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1241              		.loc 1 1057 5 view .LVU282
 1242              		.loc 1 1057 11 is_stmt 0 view .LVU283
 1243 0000 00F00700 		and	r0, r0, #7
 1244              	.LVL96:
1058:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 1245              		.loc 1 1058 5 is_stmt 1 view .LVU284
 1246              		.loc 1 1058 13 is_stmt 0 view .LVU285
 1247 0004 014B     		ldr	r3, .L87
 1248 0006 5863     		str	r0, [r3, #52]
1059:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1249              		.loc 1 1059 1 view .LVU286
 1250 0008 7047     		bx	lr
 1251              	.L88:
 1252 000a 00BF     		.align	2
 1253              	.L87:
 1254 000c 00100240 		.word	1073876992
 1255              		.cfi_endproc
 1256              	.LFE147:
 1258              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1259              		.align	1
 1260              		.global	rcu_clock_freq_get
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	rcu_clock_freq_get:
 1266              	.LVL97:
ARM GAS  C:\Temp\cc1m7Gih.s 			page 41


 1267              	.LFB148:
1060:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1061:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1062:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1063:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1064:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1065:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1066:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1067:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1068:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1069:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1070:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1071:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1072:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1073:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1268              		.loc 1 1073 1 is_stmt 1 view -0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 32
 1271              		@ frame_needed = 0, uses_anonymous_args = 0
 1272              		.loc 1 1073 1 is_stmt 0 view .LVU288
 1273 0000 10B5     		push	{r4, lr}
 1274              	.LCFI0:
 1275              		.cfi_def_cfa_offset 8
 1276              		.cfi_offset 4, -8
 1277              		.cfi_offset 14, -4
 1278 0002 88B0     		sub	sp, sp, #32
 1279              	.LCFI1:
 1280              		.cfi_def_cfa_offset 40
 1281 0004 8446     		mov	ip, r0
1074:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1282              		.loc 1 1074 5 is_stmt 1 view .LVU289
 1283              	.LVL98:
1075:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1284              		.loc 1 1075 5 view .LVU290
1076:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1285              		.loc 1 1076 5 view .LVU291
1077:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1078:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1079:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1080:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1081:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1082:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1286              		.loc 1 1082 5 view .LVU292
 1287              		.loc 1 1082 13 is_stmt 0 view .LVU293
 1288 0006 3B4C     		ldr	r4, .L110
 1289 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1290              	.LVL99:
 1291              		.loc 1 1082 13 view .LVU294
 1292 000c 0DF1200E 		add	lr, sp, #32
 1293 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1083:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1294              		.loc 1 1083 5 is_stmt 1 view .LVU295
 1295              		.loc 1 1083 13 is_stmt 0 view .LVU296
 1296 0014 02AB     		add	r3, sp, #8
 1297 0016 1034     		adds	r4, r4, #16
 1298 0018 94E80300 		ldm	r4, {r0, r1}
 1299 001c 83E80300 		stm	r3, {r0, r1}
ARM GAS  C:\Temp\cc1m7Gih.s 			page 42


1084:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1300              		.loc 1 1084 5 is_stmt 1 view .LVU297
 1301              		.loc 1 1084 13 is_stmt 0 view .LVU298
 1302 0020 6B46     		mov	r3, sp
 1303 0022 83E80300 		stm	r3, {r0, r1}
1085:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1086:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1304              		.loc 1 1086 5 is_stmt 1 view .LVU299
 1305              		.loc 1 1086 11 is_stmt 0 view .LVU300
 1306 0026 344B     		ldr	r3, .L110+4
 1307 0028 5B68     		ldr	r3, [r3, #4]
 1308              		.loc 1 1086 9 view .LVU301
 1309 002a C3F38103 		ubfx	r3, r3, #2, #2
 1310              	.LVL100:
1087:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(sws){
 1311              		.loc 1 1087 5 is_stmt 1 view .LVU302
 1312 002e 022B     		cmp	r3, #2
 1313 0030 23D0     		beq	.L109
1088:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1089:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_IRC8M:
1090:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1314              		.loc 1 1090 20 is_stmt 0 view .LVU303
 1315 0032 3248     		ldr	r0, .L110+8
 1316              	.LVL101:
 1317              	.L90:
1091:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1092:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1093:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_HXTAL:
1094:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1095:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1096:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1097:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_PLL:
1098:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M / 2 */
1099:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1100:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1101:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
1102:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1103:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
1104:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
1105:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
1106:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1107:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
1108:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
1109:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1110:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
1111:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1112:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1113:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1114:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
1115:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1116:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
1117:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
1118:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1119:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
1120:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1121:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* source clock use PLL1 */
1122:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
ARM GAS  C:\Temp\cc1m7Gih.s 			page 43


1123:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1124:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1125:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 if(17U == pll1mf){
1126:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                     pll1mf = 20U;
1127:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 }
1128:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = (ck_src / predv1)*pll1mf;
1129:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1130:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1131:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src /= predv0;
1132:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1133:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1134:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is IRC8M / 2 */
1135:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE / 2U;
1136:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1137:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1138:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL multiplication factor */
1139:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1140:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1141:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
1142:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1143:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
1144:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
1145:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1146:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(pllmf < 15U){
1147:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
1148:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
1149:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
1150:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1151:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf = 63U;
1152:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1153:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
1154:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1155:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(15U == pllmf){
1156:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src / 2U;
1157:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1158:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1159:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1160:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1161:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1162:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1163:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1164:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1165:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1166:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1167:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1168:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1318              		.loc 1 1168 5 is_stmt 1 view .LVU304
 1319              		.loc 1 1168 11 is_stmt 0 view .LVU305
 1320 0034 3049     		ldr	r1, .L110+4
 1321 0036 4B68     		ldr	r3, [r1, #4]
 1322              		.loc 1 1168 9 view .LVU306
 1323 0038 C3F30313 		ubfx	r3, r3, #4, #4
 1324              	.LVL102:
1169:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
 1325              		.loc 1 1169 5 is_stmt 1 view .LVU307
 1326              		.loc 1 1169 22 is_stmt 0 view .LVU308
 1327 003c 2033     		adds	r3, r3, #32
ARM GAS  C:\Temp\cc1m7Gih.s 			page 44


 1328              	.LVL103:
 1329              		.loc 1 1169 22 view .LVU309
 1330 003e 6B44     		add	r3, sp, r3
 1331              	.LVL104:
 1332              		.loc 1 1169 22 view .LVU310
 1333 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1334              	.LVL105:
1170:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1335              		.loc 1 1170 5 is_stmt 1 view .LVU311
 1336              		.loc 1 1170 14 is_stmt 0 view .LVU312
 1337 0044 20FA02F2 		lsr	r2, r0, r2
 1338              	.LVL106:
1171:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1172:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1173:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1339              		.loc 1 1173 5 is_stmt 1 view .LVU313
 1340              		.loc 1 1173 11 is_stmt 0 view .LVU314
 1341 0048 4B68     		ldr	r3, [r1, #4]
 1342              	.LVL107:
 1343              		.loc 1 1173 9 view .LVU315
 1344 004a C3F30223 		ubfx	r3, r3, #8, #3
 1345              	.LVL108:
1174:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 1346              		.loc 1 1174 5 is_stmt 1 view .LVU316
 1347              		.loc 1 1174 23 is_stmt 0 view .LVU317
 1348 004e 2033     		adds	r3, r3, #32
 1349              	.LVL109:
 1350              		.loc 1 1174 23 view .LVU318
 1351 0050 6B44     		add	r3, sp, r3
 1352              	.LVL110:
 1353              		.loc 1 1174 23 view .LVU319
 1354 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1355              	.LVL111:
1175:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1356              		.loc 1 1175 5 is_stmt 1 view .LVU320
 1357              		.loc 1 1175 15 is_stmt 0 view .LVU321
 1358 0056 22FA03F4 		lsr	r4, r2, r3
 1359              	.LVL112:
1176:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1177:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1178:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1360              		.loc 1 1178 5 is_stmt 1 view .LVU322
 1361              		.loc 1 1178 11 is_stmt 0 view .LVU323
 1362 005a 4B68     		ldr	r3, [r1, #4]
 1363              	.LVL113:
 1364              		.loc 1 1178 9 view .LVU324
 1365 005c C3F3C223 		ubfx	r3, r3, #11, #3
 1366              	.LVL114:
1179:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 1367              		.loc 1 1179 5 is_stmt 1 view .LVU325
 1368              		.loc 1 1179 23 is_stmt 0 view .LVU326
 1369 0060 2033     		adds	r3, r3, #32
 1370              	.LVL115:
 1371              		.loc 1 1179 23 view .LVU327
 1372 0062 6B44     		add	r3, sp, r3
 1373              	.LVL116:
 1374              		.loc 1 1179 23 view .LVU328
ARM GAS  C:\Temp\cc1m7Gih.s 			page 45


 1375 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 1376              	.LVL117:
1180:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1377              		.loc 1 1180 5 is_stmt 1 view .LVU329
 1378              		.loc 1 1180 15 is_stmt 0 view .LVU330
 1379 0068 22FA03F3 		lsr	r3, r2, r3
 1380              	.LVL118:
1181:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1182:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return the clocks frequency */
1183:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(clock){
 1381              		.loc 1 1183 5 is_stmt 1 view .LVU331
 1382 006c BCF1030F 		cmp	ip, #3
 1383 0070 37D8     		bhi	.L97
 1384 0072 DFE80CF0 		tbb	[pc, ip]
 1385              	.L99:
 1386 0076 39       		.byte	(.L89-.L99)/2
 1387 0077 38       		.byte	(.L101-.L99)/2
 1388 0078 3B       		.byte	(.L100-.L99)/2
 1389 0079 3D       		.byte	(.L98-.L99)/2
 1390              	.LVL119:
 1391              		.p2align 1
 1392              	.L109:
1099:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1393              		.loc 1 1099 9 view .LVU332
1099:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1394              		.loc 1 1099 19 is_stmt 0 view .LVU333
 1395 007a 1F4B     		ldr	r3, .L110+4
 1396              	.LVL120:
1099:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1397              		.loc 1 1099 19 view .LVU334
 1398 007c 5B68     		ldr	r3, [r3, #4]
 1399              	.LVL121:
1101:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 1400              		.loc 1 1101 9 is_stmt 1 view .LVU335
1101:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 1401              		.loc 1 1101 11 is_stmt 0 view .LVU336
 1402 007e 13F4803F 		tst	r3, #65536
 1403 0082 0ED0     		beq	.L104
1103:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 1404              		.loc 1 1103 13 is_stmt 1 view .LVU337
1103:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 1405              		.loc 1 1103 26 is_stmt 0 view .LVU338
 1406 0084 1C4B     		ldr	r3, .L110+4
 1407              	.LVL122:
1103:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 1408              		.loc 1 1103 26 view .LVU339
 1409 0086 DB6A     		ldr	r3, [r3, #44]
 1410              	.LVL123:
1105:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 1411              		.loc 1 1105 13 is_stmt 1 view .LVU340
1105:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 1412              		.loc 1 1105 15 is_stmt 0 view .LVU341
 1413 0088 13F0804F 		tst	r3, #1073741824
 1414 008c 07D1     		bne	.L105
1107:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
 1415              		.loc 1 1107 24 view .LVU342
 1416 008e 1B4A     		ldr	r2, .L110+8
ARM GAS  C:\Temp\cc1m7Gih.s 			page 46


 1417              	.L92:
 1418              	.LVL124:
1114:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1419              		.loc 1 1114 13 is_stmt 1 view .LVU343
1114:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1420              		.loc 1 1114 26 is_stmt 0 view .LVU344
 1421 0090 194B     		ldr	r3, .L110+4
 1422              	.LVL125:
1114:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1423              		.loc 1 1114 26 view .LVU345
 1424 0092 5B68     		ldr	r3, [r3, #4]
 1425              	.LVL126:
1116:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 1426              		.loc 1 1116 13 is_stmt 1 view .LVU346
1116:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 1427              		.loc 1 1116 15 is_stmt 0 view .LVU347
 1428 0094 13F4003F 		tst	r3, #131072
 1429 0098 04D0     		beq	.L91
1117:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 1430              		.loc 1 1117 17 is_stmt 1 view .LVU348
1117:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 1431              		.loc 1 1117 24 is_stmt 0 view .LVU349
 1432 009a 5208     		lsrs	r2, r2, #1
 1433              	.LVL127:
1117:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 1434              		.loc 1 1117 24 view .LVU350
 1435 009c 02E0     		b	.L91
 1436              	.LVL128:
 1437              	.L105:
1110:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 1438              		.loc 1 1110 24 view .LVU351
 1439 009e 184A     		ldr	r2, .L110+12
 1440 00a0 F6E7     		b	.L92
 1441              	.LVL129:
 1442              	.L104:
1135:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1443              		.loc 1 1135 20 view .LVU352
 1444 00a2 184A     		ldr	r2, .L110+16
 1445              	.LVL130:
 1446              	.L91:
1139:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1447              		.loc 1 1139 9 is_stmt 1 view .LVU353
1139:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1448              		.loc 1 1139 17 is_stmt 0 view .LVU354
 1449 00a4 144B     		ldr	r3, .L110+4
 1450 00a6 5868     		ldr	r0, [r3, #4]
1139:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1451              		.loc 1 1139 15 view .LVU355
 1452 00a8 C0F38340 		ubfx	r0, r0, #18, #4
 1453              	.LVL131:
1140:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 1454              		.loc 1 1140 9 is_stmt 1 view .LVU356
1140:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 1455              		.loc 1 1140 13 is_stmt 0 view .LVU357
 1456 00ac 5B68     		ldr	r3, [r3, #4]
1140:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 1457              		.loc 1 1140 11 view .LVU358
ARM GAS  C:\Temp\cc1m7Gih.s 			page 47


 1458 00ae 13F0006F 		tst	r3, #134217728
 1459 00b2 01D0     		beq	.L93
1141:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1460              		.loc 1 1141 13 is_stmt 1 view .LVU359
1141:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1461              		.loc 1 1141 19 is_stmt 0 view .LVU360
 1462 00b4 40F01000 		orr	r0, r0, #16
 1463              	.LVL132:
 1464              	.L93:
1143:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 1465              		.loc 1 1143 9 is_stmt 1 view .LVU361
1143:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 1466              		.loc 1 1143 13 is_stmt 0 view .LVU362
 1467 00b8 0F4B     		ldr	r3, .L110+4
 1468 00ba 5B68     		ldr	r3, [r3, #4]
1143:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 1469              		.loc 1 1143 11 view .LVU363
 1470 00bc 13F0804F 		tst	r3, #1073741824
 1471 00c0 09D0     		beq	.L94
1144:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1472              		.loc 1 1144 13 is_stmt 1 view .LVU364
1144:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1473              		.loc 1 1144 19 is_stmt 0 view .LVU365
 1474 00c2 40F02000 		orr	r0, r0, #32
 1475              	.LVL133:
1146:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 1476              		.loc 1 1146 9 is_stmt 1 view .LVU366
 1477              	.L95:
1148:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 1478              		.loc 1 1148 15 view .LVU367
1148:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 1479              		.loc 1 1148 33 is_stmt 0 view .LVU368
 1480 00c6 A0F10F03 		sub	r3, r0, #15
1148:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 1481              		.loc 1 1148 17 view .LVU369
 1482 00ca 2F2B     		cmp	r3, #47
 1483 00cc 07D8     		bhi	.L106
1149:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 1484              		.loc 1 1149 13 is_stmt 1 view .LVU370
1149:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 1485              		.loc 1 1149 19 is_stmt 0 view .LVU371
 1486 00ce 0130     		adds	r0, r0, #1
 1487              	.LVL134:
 1488              	.L96:
1153:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 1489              		.loc 1 1153 9 is_stmt 1 view .LVU372
1153:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 1490              		.loc 1 1153 20 is_stmt 0 view .LVU373
 1491 00d0 02FB00F0 		mul	r0, r2, r0
 1492              	.LVL135:
1160:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 1493              		.loc 1 1160 9 is_stmt 1 view .LVU374
 1494 00d4 AEE7     		b	.L90
 1495              	.LVL136:
 1496              	.L94:
1146:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 1497              		.loc 1 1146 9 view .LVU375
ARM GAS  C:\Temp\cc1m7Gih.s 			page 48


1146:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 1498              		.loc 1 1146 11 is_stmt 0 view .LVU376
 1499 00d6 0E28     		cmp	r0, #14
 1500 00d8 F5D8     		bhi	.L95
1147:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 1501              		.loc 1 1147 13 is_stmt 1 view .LVU377
1147:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 1502              		.loc 1 1147 19 is_stmt 0 view .LVU378
 1503 00da 0230     		adds	r0, r0, #2
 1504              	.LVL137:
1147:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 1505              		.loc 1 1147 19 view .LVU379
 1506 00dc F8E7     		b	.L96
 1507              	.L106:
1151:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1508              		.loc 1 1151 19 view .LVU380
 1509 00de 3F20     		movs	r0, #63
 1510              	.LVL138:
1151:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1511              		.loc 1 1151 19 view .LVU381
 1512 00e0 F6E7     		b	.L96
 1513              	.LVL139:
 1514              	.L97:
 1515              		.loc 1 1183 5 view .LVU382
 1516 00e2 0020     		movs	r0, #0
 1517              	.LVL140:
 1518              		.loc 1 1183 5 view .LVU383
 1519 00e4 00E0     		b	.L89
 1520              	.LVL141:
 1521              	.L101:
1184:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_SYS:
1185:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = cksys_freq;
1186:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1187:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_AHB:
1188:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 1522              		.loc 1 1188 9 is_stmt 1 view .LVU384
1189:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1523              		.loc 1 1189 9 view .LVU385
1188:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1524              		.loc 1 1188 17 is_stmt 0 view .LVU386
 1525 00e6 1046     		mov	r0, r2
 1526              	.LVL142:
 1527              	.L89:
1190:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB1:
1191:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb1_freq;
1192:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1193:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
1194:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb2_freq;
1195:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1196:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1197:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1198:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1199:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return ck_freq;
1200:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1528              		.loc 1 1200 1 view .LVU387
 1529 00e8 08B0     		add	sp, sp, #32
 1530              	.LCFI2:
ARM GAS  C:\Temp\cc1m7Gih.s 			page 49


 1531              		.cfi_remember_state
 1532              		.cfi_def_cfa_offset 8
 1533              		@ sp needed
 1534 00ea 10BD     		pop	{r4, pc}
 1535              	.LVL143:
 1536              	.L100:
 1537              	.LCFI3:
 1538              		.cfi_restore_state
1191:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1539              		.loc 1 1191 9 is_stmt 1 view .LVU388
1192:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 1540              		.loc 1 1192 9 view .LVU389
1191:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1541              		.loc 1 1191 17 is_stmt 0 view .LVU390
 1542 00ec 2046     		mov	r0, r4
 1543              	.LVL144:
1192:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 1544              		.loc 1 1192 9 view .LVU391
 1545 00ee FBE7     		b	.L89
 1546              	.LVL145:
 1547              	.L98:
1194:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1548              		.loc 1 1194 9 is_stmt 1 view .LVU392
1195:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 1549              		.loc 1 1195 9 view .LVU393
1194:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1550              		.loc 1 1194 17 is_stmt 0 view .LVU394
 1551 00f0 1846     		mov	r0, r3
 1552              	.LVL146:
1199:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1553              		.loc 1 1199 5 is_stmt 1 view .LVU395
1199:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1554              		.loc 1 1199 12 is_stmt 0 view .LVU396
 1555 00f2 F9E7     		b	.L89
 1556              	.L111:
 1557              		.align	2
 1558              	.L110:
 1559 00f4 00000000 		.word	.LANCHOR0
 1560 00f8 00100240 		.word	1073876992
 1561 00fc 00127A00 		.word	8000000
 1562 0100 006CDC02 		.word	48000000
 1563 0104 00093D00 		.word	4000000
 1564              		.cfi_endproc
 1565              	.LFE148:
 1567              		.section	.text.rcu_flag_get,"ax",%progbits
 1568              		.align	1
 1569              		.global	rcu_flag_get
 1570              		.syntax unified
 1571              		.thumb
 1572              		.thumb_func
 1574              	rcu_flag_get:
 1575              	.LVL147:
 1576              	.LFB149:
1201:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1202:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1203:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
1204:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
ARM GAS  C:\Temp\cc1m7Gih.s 			page 50


1205:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1206:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
1207:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1208:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1209:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
1210:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
1211:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1212:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
1213:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1214:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1215:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
1216:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1217:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1218:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1219:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1220:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1221:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1222:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1223:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
1224:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1577              		.loc 1 1224 1 is_stmt 1 view -0
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 0
 1580              		@ frame_needed = 0, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
1225:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu flag */
1226:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 1582              		.loc 1 1226 5 view .LVU398
 1583              		.loc 1 1226 18 is_stmt 0 view .LVU399
 1584 0000 8309     		lsrs	r3, r0, #6
 1585 0002 03F18043 		add	r3, r3, #1073741824
 1586 0006 03F50433 		add	r3, r3, #135168
 1587 000a 1B68     		ldr	r3, [r3]
 1588              		.loc 1 1226 38 view .LVU400
 1589 000c 00F01F00 		and	r0, r0, #31
 1590              	.LVL148:
 1591              		.loc 1 1226 14 view .LVU401
 1592 0010 C340     		lsrs	r3, r3, r0
 1593              		.loc 1 1226 7 view .LVU402
 1594 0012 13F0010F 		tst	r3, #1
 1595 0016 01D0     		beq	.L114
1227:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 1596              		.loc 1 1227 16 view .LVU403
 1597 0018 0120     		movs	r0, #1
 1598 001a 7047     		bx	lr
 1599              	.L114:
1228:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
1229:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 1600              		.loc 1 1229 16 view .LVU404
 1601 001c 0020     		movs	r0, #0
1230:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1231:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1602              		.loc 1 1231 1 view .LVU405
 1603 001e 7047     		bx	lr
 1604              		.cfi_endproc
 1605              	.LFE149:
 1607              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
ARM GAS  C:\Temp\cc1m7Gih.s 			page 51


 1608              		.align	1
 1609              		.global	rcu_osci_stab_wait
 1610              		.syntax unified
 1611              		.thumb
 1612              		.thumb_func
 1614              	rcu_osci_stab_wait:
 1615              	.LVL149:
 1616              	.LFB139:
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1617              		.loc 1 765 1 is_stmt 1 view -0
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 0
 1620              		@ frame_needed = 0, uses_anonymous_args = 0
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1621              		.loc 1 765 1 is_stmt 0 view .LVU407
 1622 0000 10B5     		push	{r4, lr}
 1623              	.LCFI4:
 1624              		.cfi_def_cfa_offset 8
 1625              		.cfi_offset 4, -8
 1626              		.cfi_offset 14, -4
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1627              		.loc 1 766 5 is_stmt 1 view .LVU408
 1628              	.LVL150:
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1629              		.loc 1 767 5 view .LVU409
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1630              		.loc 1 768 5 view .LVU410
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1631              		.loc 1 770 5 view .LVU411
 1632 0002 B0F5006F 		cmp	r0, #2048
 1633 0006 3ED0     		beq	.L136
 1634 0008 0CD8     		bhi	.L117
 1635 000a 1028     		cmp	r0, #16
 1636 000c 26D0     		beq	.L137
 1637 000e 1828     		cmp	r0, #24
 1638 0010 02D1     		bne	.L149
 1639 0012 0020     		movs	r0, #0
 1640              	.LVL151:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1641              		.loc 1 770 5 is_stmt 0 view .LVU412
 1642 0014 0446     		mov	r4, r0
 1643 0016 71E0     		b	.L119
 1644              	.LVL152:
 1645              	.L149:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1646              		.loc 1 770 5 view .LVU413
 1647 0018 10B9     		cbnz	r0, .L150
 1648 001a 0020     		movs	r0, #0
 1649              	.LVL153:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1650              		.loc 1 770 5 view .LVU414
 1651 001c 0446     		mov	r4, r0
 1652 001e 39E0     		b	.L120
 1653              	.LVL154:
 1654              	.L150:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1655              		.loc 1 770 5 view .LVU415
ARM GAS  C:\Temp\cc1m7Gih.s 			page 52


 1656 0020 0020     		movs	r0, #0
 1657              	.LVL155:
 1658              	.L121:
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1659              		.loc 1 881 5 is_stmt 1 view .LVU416
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1660              		.loc 1 882 1 is_stmt 0 view .LVU417
 1661 0022 10BD     		pop	{r4, pc}
 1662              	.LVL156:
 1663              	.L117:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1664              		.loc 1 770 5 view .LVU418
 1665 0024 B0F5106F 		cmp	r0, #2304
 1666 0028 61D0     		beq	.L140
 1667 002a 43F21003 		movw	r3, #12304
 1668 002e 9842     		cmp	r0, r3
 1669 0030 02D1     		bne	.L151
 1670 0032 0020     		movs	r0, #0
 1671              	.LVL157:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1672              		.loc 1 770 5 view .LVU419
 1673 0034 0446     		mov	r4, r0
 1674 0036 3DE0     		b	.L123
 1675              	.LVL158:
 1676              	.L151:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1677              		.loc 1 770 5 view .LVU420
 1678 0038 0020     		movs	r0, #0
 1679              	.LVL159:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1680              		.loc 1 770 5 view .LVU421
 1681 003a F2E7     		b	.L121
 1682              	.LVL160:
 1683              	.L125:
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1684              		.loc 1 774 13 is_stmt 1 view .LVU422
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1685              		.loc 1 774 25 is_stmt 0 view .LVU423
 1686 003c 1120     		movs	r0, #17
 1687              	.LVL161:
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1688              		.loc 1 774 25 view .LVU424
 1689 003e FFF7FEFF 		bl	rcu_flag_get
 1690              	.LVL162:
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1691              		.loc 1 775 13 is_stmt 1 view .LVU425
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1692              		.loc 1 775 20 is_stmt 0 view .LVU426
 1693 0042 0134     		adds	r4, r4, #1
 1694              	.LVL163:
 1695              	.L118:
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1696              		.loc 1 773 36 is_stmt 1 view .LVU427
 1697 0044 18B9     		cbnz	r0, .L124
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1698              		.loc 1 773 36 is_stmt 0 discriminator 1 view .LVU428
 1699 0046 4FF6FF73 		movw	r3, #65535
ARM GAS  C:\Temp\cc1m7Gih.s 			page 53


 1700 004a 9C42     		cmp	r4, r3
 1701 004c F6D1     		bne	.L125
 1702              	.L124:
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1703              		.loc 1 779 9 is_stmt 1 view .LVU429
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1704              		.loc 1 779 21 is_stmt 0 view .LVU430
 1705 004e 1120     		movs	r0, #17
 1706              	.LVL164:
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1707              		.loc 1 779 21 view .LVU431
 1708 0050 FFF7FEFF 		bl	rcu_flag_get
 1709              	.LVL165:
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1710              		.loc 1 779 11 view .LVU432
 1711 0054 0028     		cmp	r0, #0
 1712 0056 E4D0     		beq	.L121
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1713              		.loc 1 780 19 view .LVU433
 1714 0058 0120     		movs	r0, #1
 1715 005a E2E7     		b	.L121
 1716              	.LVL166:
 1717              	.L137:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1718              		.loc 1 770 5 view .LVU434
 1719 005c 0020     		movs	r0, #0
 1720              	.LVL167:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1721              		.loc 1 770 5 view .LVU435
 1722 005e 0446     		mov	r4, r0
 1723 0060 F0E7     		b	.L118
 1724              	.LVL168:
 1725              	.L127:
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1726              		.loc 1 787 13 is_stmt 1 view .LVU436
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1727              		.loc 1 787 25 is_stmt 0 view .LVU437
 1728 0062 40F60100 		movw	r0, #2049
 1729              	.LVL169:
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1730              		.loc 1 787 25 view .LVU438
 1731 0066 FFF7FEFF 		bl	rcu_flag_get
 1732              	.LVL170:
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1733              		.loc 1 788 13 is_stmt 1 view .LVU439
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1734              		.loc 1 788 20 is_stmt 0 view .LVU440
 1735 006a 0134     		adds	r4, r4, #1
 1736              	.LVL171:
 1737              	.L116:
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1738              		.loc 1 786 36 is_stmt 1 view .LVU441
 1739 006c 18B9     		cbnz	r0, .L126
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1740              		.loc 1 786 36 is_stmt 0 discriminator 1 view .LVU442
 1741 006e 6FF07C43 		mvn	r3, #-67108864
 1742 0072 9C42     		cmp	r4, r3
ARM GAS  C:\Temp\cc1m7Gih.s 			page 54


 1743 0074 F5D1     		bne	.L127
 1744              	.L126:
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1745              		.loc 1 792 9 is_stmt 1 view .LVU443
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1746              		.loc 1 792 21 is_stmt 0 view .LVU444
 1747 0076 40F60100 		movw	r0, #2049
 1748              	.LVL172:
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1749              		.loc 1 792 21 view .LVU445
 1750 007a FFF7FEFF 		bl	rcu_flag_get
 1751              	.LVL173:
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1752              		.loc 1 792 11 view .LVU446
 1753 007e 0028     		cmp	r0, #0
 1754 0080 CFD0     		beq	.L121
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1755              		.loc 1 793 19 view .LVU447
 1756 0082 0120     		movs	r0, #1
 1757 0084 CDE7     		b	.L121
 1758              	.LVL174:
 1759              	.L136:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1760              		.loc 1 770 5 view .LVU448
 1761 0086 0020     		movs	r0, #0
 1762              	.LVL175:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1763              		.loc 1 770 5 view .LVU449
 1764 0088 0446     		mov	r4, r0
 1765 008a EFE7     		b	.L116
 1766              	.LVL176:
 1767              	.L129:
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1768              		.loc 1 800 13 is_stmt 1 view .LVU450
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1769              		.loc 1 800 25 is_stmt 0 view .LVU451
 1770 008c 0120     		movs	r0, #1
 1771              	.LVL177:
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1772              		.loc 1 800 25 view .LVU452
 1773 008e FFF7FEFF 		bl	rcu_flag_get
 1774              	.LVL178:
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1775              		.loc 1 801 13 is_stmt 1 view .LVU453
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1776              		.loc 1 801 20 is_stmt 0 view .LVU454
 1777 0092 0134     		adds	r4, r4, #1
 1778              	.LVL179:
 1779              	.L120:
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1780              		.loc 1 799 36 is_stmt 1 view .LVU455
 1781 0094 10B9     		cbnz	r0, .L128
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1782              		.loc 1 799 36 is_stmt 0 discriminator 1 view .LVU456
 1783 0096 B4F5A06F 		cmp	r4, #1280
 1784 009a F7D1     		bne	.L129
 1785              	.L128:
ARM GAS  C:\Temp\cc1m7Gih.s 			page 55


 805:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1786              		.loc 1 805 9 is_stmt 1 view .LVU457
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1787              		.loc 1 805 21 is_stmt 0 view .LVU458
 1788 009c 0120     		movs	r0, #1
 1789              	.LVL180:
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1790              		.loc 1 805 21 view .LVU459
 1791 009e FFF7FEFF 		bl	rcu_flag_get
 1792              	.LVL181:
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1793              		.loc 1 805 11 view .LVU460
 1794 00a2 0028     		cmp	r0, #0
 1795 00a4 BDD0     		beq	.L121
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1796              		.loc 1 806 19 view .LVU461
 1797 00a6 0120     		movs	r0, #1
 1798 00a8 BBE7     		b	.L121
 1799              	.LVL182:
 1800              	.L131:
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1801              		.loc 1 813 13 is_stmt 1 view .LVU462
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1802              		.loc 1 813 25 is_stmt 0 view .LVU463
 1803 00aa 43F21100 		movw	r0, #12305
 1804              	.LVL183:
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1805              		.loc 1 813 25 view .LVU464
 1806 00ae FFF7FEFF 		bl	rcu_flag_get
 1807              	.LVL184:
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1808              		.loc 1 814 13 is_stmt 1 view .LVU465
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1809              		.loc 1 814 20 is_stmt 0 view .LVU466
 1810 00b2 0134     		adds	r4, r4, #1
 1811              	.LVL185:
 1812              	.L123:
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1813              		.loc 1 812 36 is_stmt 1 view .LVU467
 1814 00b4 10B9     		cbnz	r0, .L130
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1815              		.loc 1 812 36 is_stmt 0 discriminator 1 view .LVU468
 1816 00b6 174B     		ldr	r3, .L152
 1817 00b8 9C42     		cmp	r4, r3
 1818 00ba F6D1     		bne	.L131
 1819              	.L130:
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1820              		.loc 1 818 9 is_stmt 1 view .LVU469
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1821              		.loc 1 818 22 is_stmt 0 view .LVU470
 1822 00bc 43F21100 		movw	r0, #12305
 1823              	.LVL186:
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1824              		.loc 1 818 22 view .LVU471
 1825 00c0 FFF7FEFF 		bl	rcu_flag_get
 1826              	.LVL187:
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
ARM GAS  C:\Temp\cc1m7Gih.s 			page 56


 1827              		.loc 1 818 12 view .LVU472
 1828 00c4 0028     		cmp	r0, #0
 1829 00c6 ACD0     		beq	.L121
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1830              		.loc 1 819 19 view .LVU473
 1831 00c8 0120     		movs	r0, #1
 1832 00ca AAE7     		b	.L121
 1833              	.LVL188:
 1834              	.L133:
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1835              		.loc 1 826 13 is_stmt 1 view .LVU474
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1836              		.loc 1 826 25 is_stmt 0 view .LVU475
 1837 00cc 40F60110 		movw	r0, #2305
 1838              	.LVL189:
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1839              		.loc 1 826 25 view .LVU476
 1840 00d0 FFF7FEFF 		bl	rcu_flag_get
 1841              	.LVL190:
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1842              		.loc 1 827 13 is_stmt 1 view .LVU477
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1843              		.loc 1 827 20 is_stmt 0 view .LVU478
 1844 00d4 0134     		adds	r4, r4, #1
 1845              	.LVL191:
 1846              	.L122:
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1847              		.loc 1 825 36 is_stmt 1 view .LVU479
 1848 00d6 10B9     		cbnz	r0, .L132
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1849              		.loc 1 825 36 is_stmt 0 discriminator 1 view .LVU480
 1850 00d8 0E4B     		ldr	r3, .L152
 1851 00da 9C42     		cmp	r4, r3
 1852 00dc F6D1     		bne	.L133
 1853              	.L132:
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1854              		.loc 1 831 9 is_stmt 1 view .LVU481
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1855              		.loc 1 831 21 is_stmt 0 view .LVU482
 1856 00de 40F60110 		movw	r0, #2305
 1857              	.LVL192:
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1858              		.loc 1 831 21 view .LVU483
 1859 00e2 FFF7FEFF 		bl	rcu_flag_get
 1860              	.LVL193:
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1861              		.loc 1 831 11 view .LVU484
 1862 00e6 0028     		cmp	r0, #0
 1863 00e8 9BD0     		beq	.L121
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1864              		.loc 1 832 19 view .LVU485
 1865 00ea 0120     		movs	r0, #1
 1866 00ec 99E7     		b	.L121
 1867              	.LVL194:
 1868              	.L140:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1869              		.loc 1 770 5 view .LVU486
ARM GAS  C:\Temp\cc1m7Gih.s 			page 57


 1870 00ee 0020     		movs	r0, #0
 1871              	.LVL195:
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1872              		.loc 1 770 5 view .LVU487
 1873 00f0 0446     		mov	r4, r0
 1874 00f2 F0E7     		b	.L122
 1875              	.LVL196:
 1876              	.L135:
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1877              		.loc 1 839 13 is_stmt 1 view .LVU488
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1878              		.loc 1 839 25 is_stmt 0 view .LVU489
 1879 00f4 1920     		movs	r0, #25
 1880              	.LVL197:
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1881              		.loc 1 839 25 view .LVU490
 1882 00f6 FFF7FEFF 		bl	rcu_flag_get
 1883              	.LVL198:
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1884              		.loc 1 840 13 is_stmt 1 view .LVU491
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1885              		.loc 1 840 20 is_stmt 0 view .LVU492
 1886 00fa 0134     		adds	r4, r4, #1
 1887              	.LVL199:
 1888              	.L119:
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1889              		.loc 1 838 36 is_stmt 1 view .LVU493
 1890 00fc 10B9     		cbnz	r0, .L134
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1891              		.loc 1 838 36 is_stmt 0 discriminator 1 view .LVU494
 1892 00fe 054B     		ldr	r3, .L152
 1893 0100 9C42     		cmp	r4, r3
 1894 0102 F7D1     		bne	.L135
 1895              	.L134:
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1896              		.loc 1 844 9 is_stmt 1 view .LVU495
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1897              		.loc 1 844 21 is_stmt 0 view .LVU496
 1898 0104 1920     		movs	r0, #25
 1899              	.LVL200:
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1900              		.loc 1 844 21 view .LVU497
 1901 0106 FFF7FEFF 		bl	rcu_flag_get
 1902              	.LVL201:
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1903              		.loc 1 844 11 view .LVU498
 1904 010a 0028     		cmp	r0, #0
 1905 010c 89D0     		beq	.L121
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1906              		.loc 1 845 19 view .LVU499
 1907 010e 0120     		movs	r0, #1
 1908 0110 87E7     		b	.L121
 1909              	.L153:
 1910 0112 00BF     		.align	2
 1911              	.L152:
 1912 0114 FFFF0F00 		.word	1048575
 1913              		.cfi_endproc
ARM GAS  C:\Temp\cc1m7Gih.s 			page 58


 1914              	.LFE139:
 1916              		.section	.text.rcu_deinit,"ax",%progbits
 1917              		.align	1
 1918              		.global	rcu_deinit
 1919              		.syntax unified
 1920              		.thumb
 1921              		.thumb_func
 1923              	rcu_deinit:
 1924              	.LFB116:
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
 1925              		.loc 1 66 1 is_stmt 1 view -0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929 0000 10B5     		push	{r4, lr}
 1930              	.LCFI5:
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 4, -8
 1933              		.cfi_offset 14, -4
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1934              		.loc 1 68 5 view .LVU501
 1935 0002 194C     		ldr	r4, .L156
 1936 0004 2368     		ldr	r3, [r4]
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1937              		.loc 1 68 13 is_stmt 0 view .LVU502
 1938 0006 43F00103 		orr	r3, r3, #1
 1939 000a 2360     		str	r3, [r4]
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1940              		.loc 1 69 5 is_stmt 1 view .LVU503
 1941 000c 0020     		movs	r0, #0
 1942 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1943              	.LVL202:
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1944              		.loc 1 71 5 view .LVU504
 1945 0012 6368     		ldr	r3, [r4, #4]
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1946              		.loc 1 71 14 is_stmt 0 view .LVU505
 1947 0014 23F00303 		bic	r3, r3, #3
 1948 0018 6360     		str	r3, [r4, #4]
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1949              		.loc 1 74 5 is_stmt 1 view .LVU506
 1950 001a 2368     		ldr	r3, [r4]
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1951              		.loc 1 74 13 is_stmt 0 view .LVU507
 1952 001c 23F08473 		bic	r3, r3, #17301504
 1953 0020 23F48033 		bic	r3, r3, #65536
 1954 0024 2360     		str	r3, [r4]
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1955              		.loc 1 75 5 is_stmt 1 view .LVU508
 1956 0026 2368     		ldr	r3, [r4]
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1957              		.loc 1 75 13 is_stmt 0 view .LVU509
 1958 0028 23F48023 		bic	r3, r3, #262144
 1959 002c 2360     		str	r3, [r4]
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1960              		.loc 1 79 5 is_stmt 1 view .LVU510
 1961 002e 6368     		ldr	r3, [r4, #4]
ARM GAS  C:\Temp\cc1m7Gih.s 			page 59


  79:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1962              		.loc 1 79 14 is_stmt 0 view .LVU511
 1963 0030 23F05F43 		bic	r3, r3, #-553648128
 1964 0034 23F47F03 		bic	r3, r3, #16711680
 1965 0038 23F47F43 		bic	r3, r3, #65280
 1966 003c 23F0F303 		bic	r3, r3, #243
 1967 0040 6360     		str	r3, [r4, #4]
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1968              		.loc 1 88 5 is_stmt 1 view .LVU512
 1969 0042 2368     		ldr	r3, [r4]
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1970              		.loc 1 88 13 is_stmt 0 view .LVU513
 1971 0044 23F08473 		bic	r3, r3, #17301504
 1972 0048 23F48033 		bic	r3, r3, #65536
 1973 004c 2360     		str	r3, [r4]
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1974              		.loc 1 89 5 is_stmt 1 view .LVU514
 1975 004e 2368     		ldr	r3, [r4]
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1976              		.loc 1 89 13 is_stmt 0 view .LVU515
 1977 0050 23F48023 		bic	r3, r3, #262144
 1978 0054 2360     		str	r3, [r4]
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1979              		.loc 1 96 5 is_stmt 1 view .LVU516
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1980              		.loc 1 96 13 is_stmt 0 view .LVU517
 1981 0056 4FF41F03 		mov	r3, #10420224
 1982 005a A360     		str	r3, [r4, #8]
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1983              		.loc 1 97 5 is_stmt 1 view .LVU518
 1984 005c E36A     		ldr	r3, [r4, #44]
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1985              		.loc 1 97 14 is_stmt 0 view .LVU519
 1986 005e 23F0C043 		bic	r3, r3, #1610612736
 1987 0062 E362     		str	r3, [r4, #44]
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1988              		.loc 1 104 1 view .LVU520
 1989 0064 10BD     		pop	{r4, pc}
 1990              	.L157:
 1991 0066 00BF     		.align	2
 1992              	.L156:
 1993 0068 00100240 		.word	1073876992
 1994              		.cfi_endproc
 1995              	.LFE116:
 1997              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 1998              		.align	1
 1999              		.global	rcu_all_reset_flag_clear
 2000              		.syntax unified
 2001              		.thumb
 2002              		.thumb_func
 2004              	rcu_all_reset_flag_clear:
 2005              	.LFB150:
1232:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1233:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1234:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear all the reset flag
1235:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1236:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  C:\Temp\cc1m7Gih.s 			page 60


1237:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1238:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1239:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
1240:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2006              		.loc 1 1240 1 is_stmt 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		@ link register save eliminated.
1241:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2011              		.loc 1 1241 5 view .LVU522
 2012 0000 024A     		ldr	r2, .L159
 2013 0002 536A     		ldr	r3, [r2, #36]
 2014              		.loc 1 1241 16 is_stmt 0 view .LVU523
 2015 0004 43F08073 		orr	r3, r3, #16777216
 2016 0008 5362     		str	r3, [r2, #36]
1242:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2017              		.loc 1 1242 1 view .LVU524
 2018 000a 7047     		bx	lr
 2019              	.L160:
 2020              		.align	2
 2021              	.L159:
 2022 000c 00100240 		.word	1073876992
 2023              		.cfi_endproc
 2024              	.LFE150:
 2026              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2027              		.align	1
 2028              		.global	rcu_interrupt_flag_get
 2029              		.syntax unified
 2030              		.thumb
 2031              		.thumb_func
 2033              	rcu_interrupt_flag_get:
 2034              	.LVL203:
 2035              	.LFB151:
1243:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1244:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1245:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
1246:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
1247:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1248:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
1249:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
1250:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
1251:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
1252:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
1253:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
1254:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
1255:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
1256:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
1257:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1258:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
1259:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1260:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
1261:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2036              		.loc 1 1261 1 is_stmt 1 view -0
 2037              		.cfi_startproc
 2038              		@ args = 0, pretend = 0, frame = 0
 2039              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\cc1m7Gih.s 			page 61


 2040              		@ link register save eliminated.
1262:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
1263:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 2041              		.loc 1 1263 5 view .LVU526
 2042              		.loc 1 1263 18 is_stmt 0 view .LVU527
 2043 0000 8309     		lsrs	r3, r0, #6
 2044 0002 03F18043 		add	r3, r3, #1073741824
 2045 0006 03F50433 		add	r3, r3, #135168
 2046 000a 1B68     		ldr	r3, [r3]
 2047              		.loc 1 1263 42 view .LVU528
 2048 000c 00F01F00 		and	r0, r0, #31
 2049              	.LVL204:
 2050              		.loc 1 1263 14 view .LVU529
 2051 0010 C340     		lsrs	r3, r3, r0
 2052              		.loc 1 1263 7 view .LVU530
 2053 0012 13F0010F 		tst	r3, #1
 2054 0016 01D0     		beq	.L163
1264:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 2055              		.loc 1 1264 16 view .LVU531
 2056 0018 0120     		movs	r0, #1
 2057 001a 7047     		bx	lr
 2058              	.L163:
1265:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
1266:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 2059              		.loc 1 1266 16 view .LVU532
 2060 001c 0020     		movs	r0, #0
1267:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1268:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2061              		.loc 1 1268 1 view .LVU533
 2062 001e 7047     		bx	lr
 2063              		.cfi_endproc
 2064              	.LFE151:
 2066              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2067              		.align	1
 2068              		.global	rcu_interrupt_flag_clear
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2073              	rcu_interrupt_flag_clear:
 2074              	.LVL205:
 2075              	.LFB152:
1269:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1270:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1271:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear the interrupt flags
1272:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
1273:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1274:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
1275:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1276:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
1277:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1278:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1279:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
1280:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
1281:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1282:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
1283:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1284:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  C:\Temp\cc1m7Gih.s 			page 62


1285:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1286:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
1287:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2076              		.loc 1 1287 1 is_stmt 1 view -0
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 0
 2079              		@ frame_needed = 0, uses_anonymous_args = 0
 2080              		@ link register save eliminated.
1288:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 2081              		.loc 1 1288 5 view .LVU535
 2082 0000 8309     		lsrs	r3, r0, #6
 2083 0002 03F18043 		add	r3, r3, #1073741824
 2084 0006 03F50433 		add	r3, r3, #135168
 2085 000a 1A68     		ldr	r2, [r3]
 2086              		.loc 1 1288 30 is_stmt 0 view .LVU536
 2087 000c 00F01F00 		and	r0, r0, #31
 2088              	.LVL206:
 2089              		.loc 1 1288 30 view .LVU537
 2090 0010 0121     		movs	r1, #1
 2091 0012 8140     		lsls	r1, r1, r0
 2092              		.loc 1 1288 27 view .LVU538
 2093 0014 0A43     		orrs	r2, r2, r1
 2094 0016 1A60     		str	r2, [r3]
1289:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2095              		.loc 1 1289 1 view .LVU539
 2096 0018 7047     		bx	lr
 2097              		.cfi_endproc
 2098              	.LFE152:
 2100              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2101              		.align	1
 2102              		.global	rcu_interrupt_enable
 2103              		.syntax unified
 2104              		.thumb
 2105              		.thumb_func
 2107              	rcu_interrupt_enable:
 2108              	.LVL207:
 2109              	.LFB153:
1290:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1291:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1292:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
1293:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
1294:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1295:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
1296:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1297:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
1298:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1299:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1300:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
1301:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
1302:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1303:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1304:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1305:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1306:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
1307:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2110              		.loc 1 1307 1 is_stmt 1 view -0
 2111              		.cfi_startproc
ARM GAS  C:\Temp\cc1m7Gih.s 			page 63


 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
1308:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 2115              		.loc 1 1308 5 view .LVU541
 2116 0000 8309     		lsrs	r3, r0, #6
 2117 0002 03F18043 		add	r3, r3, #1073741824
 2118 0006 03F50433 		add	r3, r3, #135168
 2119 000a 1A68     		ldr	r2, [r3]
 2120              		.loc 1 1308 31 is_stmt 0 view .LVU542
 2121 000c 00F01F00 		and	r0, r0, #31
 2122              	.LVL208:
 2123              		.loc 1 1308 31 view .LVU543
 2124 0010 0121     		movs	r1, #1
 2125 0012 8140     		lsls	r1, r1, r0
 2126              		.loc 1 1308 28 view .LVU544
 2127 0014 0A43     		orrs	r2, r2, r1
 2128 0016 1A60     		str	r2, [r3]
1309:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2129              		.loc 1 1309 1 view .LVU545
 2130 0018 7047     		bx	lr
 2131              		.cfi_endproc
 2132              	.LFE153:
 2134              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2135              		.align	1
 2136              		.global	rcu_interrupt_disable
 2137              		.syntax unified
 2138              		.thumb
 2139              		.thumb_func
 2141              	rcu_interrupt_disable:
 2142              	.LVL209:
 2143              	.LFB154:
1310:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1311:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1312:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
1313:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
1314:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1315:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
1316:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1317:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
1318:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1319:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1320:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
1321:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
1322:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1323:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1324:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1325:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1326:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
1327:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2144              		.loc 1 1327 1 is_stmt 1 view -0
 2145              		.cfi_startproc
 2146              		@ args = 0, pretend = 0, frame = 0
 2147              		@ frame_needed = 0, uses_anonymous_args = 0
 2148              		@ link register save eliminated.
1328:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 2149              		.loc 1 1328 5 view .LVU547
ARM GAS  C:\Temp\cc1m7Gih.s 			page 64


 2150 0000 8309     		lsrs	r3, r0, #6
 2151 0002 03F18043 		add	r3, r3, #1073741824
 2152 0006 03F50433 		add	r3, r3, #135168
 2153 000a 1A68     		ldr	r2, [r3]
 2154              		.loc 1 1328 32 is_stmt 0 view .LVU548
 2155 000c 00F01F00 		and	r0, r0, #31
 2156              	.LVL210:
 2157              		.loc 1 1328 32 view .LVU549
 2158 0010 0121     		movs	r1, #1
 2159 0012 8140     		lsls	r1, r1, r0
 2160              		.loc 1 1328 28 view .LVU550
 2161 0014 22EA0102 		bic	r2, r2, r1
 2162 0018 1A60     		str	r2, [r3]
1329:./GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2163              		.loc 1 1329 1 view .LVU551
 2164 001a 7047     		bx	lr
 2165              		.cfi_endproc
 2166              	.LFE154:
 2168              		.section	.rodata
 2169              		.align	2
 2170              		.set	.LANCHOR0,. + 0
 2171              	.LC0:
 2172 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2172      00000000 
 2172      01020304 
 2172      06
 2173 000d 070809   		.ascii	"\007\010\011"
 2174              	.LC1:
 2175 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2175      01020304 
 2176              		.text
 2177              	.Letext0:
 2178              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2179              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2180              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2181              		.file 5 "GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  C:\Temp\cc1m7Gih.s 			page 65


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rcu.c
  C:\Temp\cc1m7Gih.s:21     .text.rcu_periph_clock_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:27     .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
  C:\Temp\cc1m7Gih.s:55     .text.rcu_periph_clock_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:61     .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
  C:\Temp\cc1m7Gih.s:89     .text.rcu_periph_clock_sleep_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:95     .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
  C:\Temp\cc1m7Gih.s:123    .text.rcu_periph_clock_sleep_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:129    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
  C:\Temp\cc1m7Gih.s:157    .text.rcu_periph_reset_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:163    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
  C:\Temp\cc1m7Gih.s:191    .text.rcu_periph_reset_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:197    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
  C:\Temp\cc1m7Gih.s:225    .text.rcu_bkp_reset_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:231    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
  C:\Temp\cc1m7Gih.s:249    .text.rcu_bkp_reset_enable:0000000c $d
  C:\Temp\cc1m7Gih.s:254    .text.rcu_bkp_reset_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:260    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
  C:\Temp\cc1m7Gih.s:278    .text.rcu_bkp_reset_disable:0000000c $d
  C:\Temp\cc1m7Gih.s:283    .text.rcu_system_clock_source_config:00000000 $t
  C:\Temp\cc1m7Gih.s:289    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
  C:\Temp\cc1m7Gih.s:318    .text.rcu_system_clock_source_config:00000010 $d
  C:\Temp\cc1m7Gih.s:323    .text.rcu_system_clock_source_get:00000000 $t
  C:\Temp\cc1m7Gih.s:329    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
  C:\Temp\cc1m7Gih.s:346    .text.rcu_system_clock_source_get:0000000c $d
  C:\Temp\cc1m7Gih.s:351    .text.rcu_ahb_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:357    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
  C:\Temp\cc1m7Gih.s:386    .text.rcu_ahb_clock_config:00000010 $d
  C:\Temp\cc1m7Gih.s:391    .text.rcu_apb1_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:397    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
  C:\Temp\cc1m7Gih.s:426    .text.rcu_apb1_clock_config:00000010 $d
  C:\Temp\cc1m7Gih.s:431    .text.rcu_apb2_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:437    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
  C:\Temp\cc1m7Gih.s:466    .text.rcu_apb2_clock_config:00000010 $d
  C:\Temp\cc1m7Gih.s:471    .text.rcu_ckout0_config:00000000 $t
  C:\Temp\cc1m7Gih.s:477    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
  C:\Temp\cc1m7Gih.s:506    .text.rcu_ckout0_config:00000010 $d
  C:\Temp\cc1m7Gih.s:511    .text.rcu_pll_config:00000000 $t
  C:\Temp\cc1m7Gih.s:517    .text.rcu_pll_config:00000000 rcu_pll_config
  C:\Temp\cc1m7Gih.s:553    .text.rcu_pll_config:00000014 $d
  C:\Temp\cc1m7Gih.s:558    .text.rcu_pllpresel_config:00000000 $t
  C:\Temp\cc1m7Gih.s:564    .text.rcu_pllpresel_config:00000000 rcu_pllpresel_config
  C:\Temp\cc1m7Gih.s:594    .text.rcu_pllpresel_config:00000010 $d
  C:\Temp\cc1m7Gih.s:599    .text.rcu_predv0_config:00000000 $t
  C:\Temp\cc1m7Gih.s:605    .text.rcu_predv0_config:00000000 rcu_predv0_config
  C:\Temp\cc1m7Gih.s:644    .text.rcu_predv0_config:00000018 $d
  C:\Temp\cc1m7Gih.s:649    .text.rcu_adc_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:655    .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
  C:\Temp\cc1m7Gih.s:689    .text.rcu_adc_clock_config:0000001a $d
  C:\Temp\cc1m7Gih.s:701    .text.rcu_adc_clock_config:00000026 $t
  C:\Temp\cc1m7Gih.s:752    .text.rcu_adc_clock_config:00000050 $d
  C:\Temp\cc1m7Gih.s:759    .text.rcu_usb_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:765    .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
  C:\Temp\cc1m7Gih.s:794    .text.rcu_usb_clock_config:00000010 $d
  C:\Temp\cc1m7Gih.s:799    .text.rcu_rtc_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:805    .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
ARM GAS  C:\Temp\cc1m7Gih.s 			page 66


  C:\Temp\cc1m7Gih.s:834    .text.rcu_rtc_clock_config:00000010 $d
  C:\Temp\cc1m7Gih.s:839    .text.rcu_ck48m_clock_config:00000000 $t
  C:\Temp\cc1m7Gih.s:845    .text.rcu_ck48m_clock_config:00000000 rcu_ck48m_clock_config
  C:\Temp\cc1m7Gih.s:874    .text.rcu_ck48m_clock_config:00000014 $d
  C:\Temp\cc1m7Gih.s:879    .text.rcu_lxtal_drive_capability_config:00000000 $t
  C:\Temp\cc1m7Gih.s:885    .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
  C:\Temp\cc1m7Gih.s:914    .text.rcu_lxtal_drive_capability_config:00000010 $d
  C:\Temp\cc1m7Gih.s:919    .text.rcu_osci_on:00000000 $t
  C:\Temp\cc1m7Gih.s:925    .text.rcu_osci_on:00000000 rcu_osci_on
  C:\Temp\cc1m7Gih.s:953    .text.rcu_osci_off:00000000 $t
  C:\Temp\cc1m7Gih.s:959    .text.rcu_osci_off:00000000 rcu_osci_off
  C:\Temp\cc1m7Gih.s:987    .text.rcu_osci_bypass_mode_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:993    .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
  C:\Temp\cc1m7Gih.s:1051   .text.rcu_osci_bypass_mode_enable:00000034 $d
  C:\Temp\cc1m7Gih.s:1056   .text.rcu_osci_bypass_mode_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:1062   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
  C:\Temp\cc1m7Gih.s:1120   .text.rcu_osci_bypass_mode_disable:00000034 $d
  C:\Temp\cc1m7Gih.s:1125   .text.rcu_irc8m_adjust_value_set:00000000 $t
  C:\Temp\cc1m7Gih.s:1131   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
  C:\Temp\cc1m7Gih.s:1164   .text.rcu_irc8m_adjust_value_set:00000014 $d
  C:\Temp\cc1m7Gih.s:1169   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:1175   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
  C:\Temp\cc1m7Gih.s:1193   .text.rcu_hxtal_clock_monitor_enable:0000000c $d
  C:\Temp\cc1m7Gih.s:1198   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:1204   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
  C:\Temp\cc1m7Gih.s:1222   .text.rcu_hxtal_clock_monitor_disable:0000000c $d
  C:\Temp\cc1m7Gih.s:1227   .text.rcu_deepsleep_voltage_set:00000000 $t
  C:\Temp\cc1m7Gih.s:1233   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
  C:\Temp\cc1m7Gih.s:1254   .text.rcu_deepsleep_voltage_set:0000000c $d
  C:\Temp\cc1m7Gih.s:1259   .text.rcu_clock_freq_get:00000000 $t
  C:\Temp\cc1m7Gih.s:1265   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
  C:\Temp\cc1m7Gih.s:1386   .text.rcu_clock_freq_get:00000076 $d
  C:\Temp\cc1m7Gih.s:1391   .text.rcu_clock_freq_get:0000007a $t
  C:\Temp\cc1m7Gih.s:1559   .text.rcu_clock_freq_get:000000f4 $d
  C:\Temp\cc1m7Gih.s:1568   .text.rcu_flag_get:00000000 $t
  C:\Temp\cc1m7Gih.s:1574   .text.rcu_flag_get:00000000 rcu_flag_get
  C:\Temp\cc1m7Gih.s:1608   .text.rcu_osci_stab_wait:00000000 $t
  C:\Temp\cc1m7Gih.s:1614   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
  C:\Temp\cc1m7Gih.s:1912   .text.rcu_osci_stab_wait:00000114 $d
  C:\Temp\cc1m7Gih.s:1917   .text.rcu_deinit:00000000 $t
  C:\Temp\cc1m7Gih.s:1923   .text.rcu_deinit:00000000 rcu_deinit
  C:\Temp\cc1m7Gih.s:1993   .text.rcu_deinit:00000068 $d
  C:\Temp\cc1m7Gih.s:1998   .text.rcu_all_reset_flag_clear:00000000 $t
  C:\Temp\cc1m7Gih.s:2004   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
  C:\Temp\cc1m7Gih.s:2022   .text.rcu_all_reset_flag_clear:0000000c $d
  C:\Temp\cc1m7Gih.s:2027   .text.rcu_interrupt_flag_get:00000000 $t
  C:\Temp\cc1m7Gih.s:2033   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
  C:\Temp\cc1m7Gih.s:2067   .text.rcu_interrupt_flag_clear:00000000 $t
  C:\Temp\cc1m7Gih.s:2073   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
  C:\Temp\cc1m7Gih.s:2101   .text.rcu_interrupt_enable:00000000 $t
  C:\Temp\cc1m7Gih.s:2107   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
  C:\Temp\cc1m7Gih.s:2135   .text.rcu_interrupt_disable:00000000 $t
  C:\Temp\cc1m7Gih.s:2141   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
  C:\Temp\cc1m7Gih.s:2169   .rodata:00000000 $d

NO UNDEFINED SYMBOLS
