Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Sep 21 13:39:53 2023
| Host         : pc3401h running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file crc_8_timing_summary_routed.rpt -pb crc_8_timing_summary_routed.pb -rpx crc_8_timing_summary_routed.rpx -warn_on_violation
| Design       : crc_8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.352        0.000                      0                   16        0.191        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.352        0.000                      0                   16        0.191        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 crc_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.668ns (28.868%)  route 1.646ns (71.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[7]/Q
                         net (fo=3, routed)           1.021     6.674    crc_out_OBUF[7]
    SLICE_X64Y80         LUT4 (Prop_lut4_I1_O)        0.150     6.824 r  crc_Q[2]_i_1/O
                         net (fo=2, routed)           0.625     7.450    p_0_in[2]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)       -0.274    14.802    crc_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 crc_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.666ns (35.506%)  route 1.210ns (64.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[7]/Q
                         net (fo=3, routed)           0.672     6.326    crc_out_OBUF[7]
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.148     6.474 r  crc_Q[0]_i_1/O
                         net (fo=2, routed)           0.538     7.012    p_0_in[0]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)       -0.271    14.805    crc_Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 crc_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.671ns (36.274%)  route 1.179ns (63.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[6]/Q
                         net (fo=1, routed)           0.655     6.309    crc_out_OBUF[6]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.153     6.462 r  crc_Q[7]_i_1/O
                         net (fo=2, routed)           0.524     6.986    p_0_in[7]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)       -0.265    14.814    crc_Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 crc_Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.642ns (32.873%)  route 1.311ns (67.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[4]/Q
                         net (fo=1, routed)           1.121     6.775    crc_out_OBUF[4]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.899 r  crc_Q[5]_i_1/O
                         net (fo=2, routed)           0.190     7.089    p_0_in[5]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)       -0.081    14.998    crc_Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 crc_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.666ns (38.367%)  route 1.070ns (61.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[7]/Q
                         net (fo=3, routed)           0.672     6.326    crc_out_OBUF[7]
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.148     6.474 r  crc_Q[0]_i_1/O
                         net (fo=2, routed)           0.398     6.872    p_0_in[0]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[0]/C
                         clock pessimism              0.274    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)       -0.271    14.808    crc_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 crc_Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.580ns (30.325%)  route 1.333ns (69.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  crc_Q_reg[2]/Q
                         net (fo=1, routed)           0.803     6.394    crc_out_OBUF[2]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  crc_Q[3]_i_1/O
                         net (fo=2, routed)           0.529     7.047    p_0_in[3]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]/C
                         clock pessimism              0.274    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y80         FDCE (Setup_fdce_C_D)       -0.045    15.033    crc_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 crc_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.671ns (40.408%)  route 0.990ns (59.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[6]/Q
                         net (fo=1, routed)           0.655     6.309    crc_out_OBUF[6]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.153     6.462 r  crc_Q[7]_i_1/O
                         net (fo=2, routed)           0.334     6.796    p_0_in[7]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X64Y81         FDCE (Setup_fdce_C_D)       -0.235    14.866    crc_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 crc_Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.635ns (40.052%)  route 0.950ns (59.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  crc_Q_reg[3]/Q
                         net (fo=1, routed)           0.426     6.079    crc_out_OBUF[3]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.117     6.196 r  crc_Q[4]_i_1/O
                         net (fo=2, routed)           0.524     6.720    p_0_in[4]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y81         FDCE (Setup_fdce_C_D)       -0.255    14.822    crc_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 crc_Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.580ns (33.655%)  route 1.143ns (66.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  crc_Q_reg[2]/Q
                         net (fo=1, routed)           0.803     6.394    crc_out_OBUF[2]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  crc_Q[3]_i_1/O
                         net (fo=2, routed)           0.340     6.858    p_0_in[3]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y80         FDCE (Setup_fdce_C_D)       -0.028    15.050    crc_Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 crc_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.642ns (38.786%)  route 1.013ns (61.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  crc_Q_reg[7]/Q
                         net (fo=3, routed)           0.672     6.326    crc_out_OBUF[7]
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.124     6.450 r  crc_Q[1]_i_1/O
                         net (fo=2, routed)           0.341     6.791    p_0_in[1]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)       -0.081    14.995    crc_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  8.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 crc_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  crc_Q_reg[1]/Q
                         net (fo=1, routed)           0.140     1.749    crc_out_OBUF[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.046     1.795 r  crc_Q[2]_i_1/O
                         net (fo=2, routed)           0.000     1.795    p_0_in[2]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)         0.123     1.604    crc_Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 crc_Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.304%)  route 0.198ns (48.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  crc_Q_reg[5]/Q
                         net (fo=1, routed)           0.198     1.832    crc_out_OBUF[5]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  crc_Q[6]_i_1/O
                         net (fo=2, routed)           0.000     1.877    p_0_in[6]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.121     1.590    crc_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 crc_Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.174%)  route 0.208ns (52.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  crc_Q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.697    crc_out_OBUF[0]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  crc_Q[1]_i_1/O
                         net (fo=2, routed)           0.121     1.864    p_0_in[1]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]_lopt_replica/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.070     1.552    crc_Q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 crc_Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.174%)  route 0.208ns (52.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  crc_Q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.697    crc_out_OBUF[0]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  crc_Q[1]_i_1/O
                         net (fo=2, routed)           0.121     1.864    p_0_in[1]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.066     1.548    crc_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 crc_Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.133%)  route 0.254ns (54.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  crc_Q_reg[5]/Q
                         net (fo=1, routed)           0.198     1.832    crc_out_OBUF[5]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  crc_Q[6]_i_1/O
                         net (fo=2, routed)           0.056     1.932    p_0_in[6]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y81         FDCE (Hold_fdce_C_D)         0.070     1.552    crc_Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 crc_Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.212ns (44.994%)  route 0.259ns (55.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  crc_Q_reg[3]/Q
                         net (fo=1, routed)           0.145     1.777    crc_out_OBUF[3]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.048     1.825 r  crc_Q[4]_i_1/O
                         net (fo=2, routed)           0.114     1.939    p_0_in[4]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[4]_lopt_replica/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)        -0.010     1.458    crc_Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 crc_Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.830%)  route 0.398ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  crc_Q_reg[2]/Q
                         net (fo=1, routed)           0.279     1.888    crc_out_OBUF[2]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  crc_Q[3]_i_1/O
                         net (fo=2, routed)           0.119     2.053    p_0_in[3]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)         0.063     1.544    crc_Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 crc_Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.212ns (39.891%)  route 0.319ns (60.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  crc_Q_reg[3]/Q
                         net (fo=1, routed)           0.145     1.777    crc_out_OBUF[3]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.048     1.825 r  crc_Q[4]_i_1/O
                         net (fo=2, routed)           0.174     2.000    p_0_in[4]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)        -0.014     1.469    crc_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 crc_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.187ns (34.981%)  route 0.348ns (65.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  crc_Q_reg[1]/Q
                         net (fo=1, routed)           0.140     1.749    crc_out_OBUF[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.046     1.795 r  crc_Q[2]_i_1/O
                         net (fo=2, routed)           0.207     2.003    p_0_in[2]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.002     1.470    crc_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 crc_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.451%)  route 0.335ns (61.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  crc_Q_reg[6]/Q
                         net (fo=1, routed)           0.221     1.854    crc_out_OBUF[6]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  crc_Q[7]_i_1/O
                         net (fo=2, routed)           0.113     2.013    p_0_in[7]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)        -0.005     1.464    crc_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   crc_Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   crc_Q_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   crc_Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   crc_Q_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   crc_Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y80   crc_Q_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y80   crc_Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y80   crc_Q_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   crc_Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   crc_Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   crc_Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   crc_Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   crc_Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   crc_Q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crc_Q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 3.064ns (55.573%)  route 2.450ns (44.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  crc_Q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.450     8.041    crc_Q_reg[0]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         2.608    10.649 r  crc_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.649    crc_out[0]
    P1                                                                r  crc_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 3.067ns (61.687%)  route 1.905ns (38.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  crc_Q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.905     7.496    crc_Q_reg[1]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         2.611    10.107 r  crc_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.107    crc_out[1]
    P3                                                                r  crc_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 3.061ns (62.912%)  route 1.805ns (37.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  crc_Q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.805     7.397    crc_Q_reg[7]_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         2.605    10.002 r  crc_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.002    crc_out[7]
    M3                                                                r  crc_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.831ns  (logic 3.118ns (64.555%)  route 1.712ns (35.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  crc_Q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.712     7.365    crc_Q_reg[2]_lopt_replica_1
    N3                   OBUF (Prop_obuf_I_O)         2.600     9.965 r  crc_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.965    crc_out[2]
    N3                                                                r  crc_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.795ns  (logic 3.121ns (65.083%)  route 1.674ns (34.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  crc_Q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.674     7.327    crc_Q_reg[3]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         2.603     9.930 r  crc_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.930    crc_out[3]
    N1                                                                r  crc_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.779ns  (logic 3.120ns (65.286%)  route 1.659ns (34.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  crc_Q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.659     7.312    crc_Q_reg[4]_lopt_replica_1
    N2                   OBUF (Prop_obuf_I_O)         2.602     9.914 r  crc_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.914    crc_out[4]
    N2                                                                r  crc_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 3.060ns (64.693%)  route 1.670ns (35.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  crc_Q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.670     7.262    crc_Q_reg[6]_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         2.604     9.867 r  crc_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.867    crc_out[6]
    M2                                                                r  crc_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.586ns  (logic 3.060ns (66.733%)  route 1.526ns (33.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  crc_Q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.117    crc_Q_reg[5]_lopt_replica_1
    M1                   OBUF (Prop_obuf_I_O)         2.604     9.722 r  crc_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.722    crc_out[5]
    M1                                                                r  crc_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crc_Q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.543ns  (logic 1.262ns (81.817%)  route 0.281ns (18.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  crc_Q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.891    crc_Q_reg[5]_lopt_replica_1
    M1                   OBUF (Prop_obuf_I_O)         1.121     3.012 r  crc_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.012    crc_out[5]
    M1                                                                r  crc_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.262ns (79.565%)  route 0.324ns (20.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  crc_Q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.324     1.934    crc_Q_reg[6]_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         1.121     3.056 r  crc_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.056    crc_out[6]
    M2                                                                r  crc_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 1.284ns (79.836%)  route 0.324ns (20.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  crc_Q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.324     1.956    crc_Q_reg[3]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         1.120     3.076 r  crc_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.076    crc_out[3]
    N1                                                                r  crc_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.283ns (79.741%)  route 0.326ns (20.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  crc_Q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.958    crc_Q_reg[4]_lopt_replica_1
    N2                   OBUF (Prop_obuf_I_O)         1.119     3.077 r  crc_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    crc_out[4]
    N2                                                                r  crc_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 1.281ns (78.347%)  route 0.354ns (21.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  crc_Q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.354     1.986    crc_Q_reg[2]_lopt_replica_1
    N3                   OBUF (Prop_obuf_I_O)         1.117     3.104 r  crc_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.104    crc_out[2]
    N3                                                                r  crc_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.263ns (76.565%)  route 0.387ns (23.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  crc_Q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.387     1.997    crc_Q_reg[7]_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         1.122     3.119 r  crc_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.119    crc_out[7]
    M3                                                                r  crc_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.269ns (75.227%)  route 0.418ns (24.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  crc_Q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.418     2.027    crc_Q_reg[1]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         1.128     3.155 r  crc_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.155    crc_out[1]
    P3                                                                r  crc_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_Q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.266ns (65.305%)  route 0.673ns (34.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  crc_Q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.673     2.282    crc_Q_reg[0]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         1.125     3.408 r  crc_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.408    crc_out[0]
    P1                                                                r  crc_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.091ns (35.242%)  route 2.004ns (64.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 f  init_IBUF_inst/O
                         net (fo=8, routed)           1.466     2.407    init_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.150     2.557 r  crc_Q[0]_i_1/O
                         net (fo=2, routed)           0.538     3.095    p_0_in[0]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.073ns  (logic 1.093ns (35.553%)  route 1.981ns (64.447%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 f  init_IBUF_inst/O
                         net (fo=8, routed)           1.456     2.397    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.152     2.549 r  crc_Q[4]_i_1/O
                         net (fo=2, routed)           0.524     3.073    p_0_in[4]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X65Y81         FDCE                                         f  crc_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X64Y81         FDCE                                         f  crc_Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X64Y81         FDCE                                         f  crc_Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X65Y81         FDCE                                         f  crc_Q_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X64Y81         FDCE                                         f  crc_Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X65Y81         FDCE                                         f  crc_Q_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X64Y81         FDCE                                         f  crc_Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            crc_Q_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.058ns (34.438%)  route 2.013ns (65.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.179    resetn_IBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.303 f  crc_Q[7]_i_2/O
                         net (fo=16, routed)          0.769     3.071    crc_Q[7]_i_2_n_0
    SLICE_X65Y81         FDCE                                         f  crc_Q_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.840    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            crc_Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.211ns (33.050%)  route 0.427ns (66.950%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    L3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  data_in_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.589    data_in_IBUF
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.048     0.637 r  crc_Q[2]_i_1/O
                         net (fo=2, routed)           0.000     0.637    p_0_in[2]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.215ns (32.828%)  route 0.439ns (67.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.439     0.609    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.654 r  crc_Q[6]_i_1/O
                         net (fo=2, routed)           0.000     0.654    p_0_in[6]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[6]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.215ns (30.252%)  route 0.495ns (69.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.439     0.609    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.654 r  crc_Q[6]_i_1/O
                         net (fo=2, routed)           0.056     0.710    p_0_in[6]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.219ns (28.349%)  route 0.553ns (71.651%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.439     0.609    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.049     0.658 r  crc_Q[7]_i_1/O
                         net (fo=2, routed)           0.113     0.771    p_0_in[7]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[7]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.215ns (27.211%)  route 0.574ns (72.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.574     0.744    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.789 r  crc_Q[5]_i_1/O
                         net (fo=2, routed)           0.000     0.789    p_0_in[5]
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  crc_Q_reg[5]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.215ns (25.895%)  route 0.614ns (74.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.495     0.665    init_IBUF
    SLICE_X64Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.710 r  crc_Q[3]_i_1/O
                         net (fo=2, routed)           0.119     0.829    p_0_in[3]
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  crc_Q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.219ns (26.294%)  route 0.613ns (73.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.439     0.609    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.049     0.658 r  crc_Q[7]_i_1/O
                         net (fo=2, routed)           0.174     0.832    p_0_in[7]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            crc_Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.215ns (25.415%)  route 0.630ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 f  init_IBUF_inst/O
                         net (fo=8, routed)           0.574     0.744    init_IBUF
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.789 r  crc_Q[5]_i_1/O
                         net (fo=2, routed)           0.056     0.845    p_0_in[5]
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  crc_Q_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            crc_Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.211ns (24.933%)  route 0.634ns (75.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    L3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  data_in_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.589    data_in_IBUF
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.048     0.637 r  crc_Q[2]_i_1/O
                         net (fo=2, routed)           0.207     0.845    p_0_in[2]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[2]/C

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            crc_Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.208ns (23.502%)  route 0.676ns (76.498%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    L3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  data_in_IBUF_inst/O
                         net (fo=3, routed)           0.555     0.717    data_in_IBUF
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.762 r  crc_Q[1]_i_1/O
                         net (fo=2, routed)           0.121     0.884    p_0_in[1]
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  crc_Q_reg[1]/C





