WARNING | 2018-04-08 20:46:42,171 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:46:42,311 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:46:42,369 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/btcl_r32_r32/btcl_r32_r32.o
IRSB {
   t0:Ity_I64 t1:Ity_I32 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I32 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I8 t12:Ity_I8 t13:Ity_I8 t14:Ity_I8 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64 t18:Ity_I32 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I64 t23:Ity_I64

   00 | ------ IMark(0x400000, 3, 0) ------
   01 | t0 = GET:I64(rcx)
   02 | t1 = 64to32(t0)
   03 | t2 = 32Sto64(t1)
   04 | t3 = GET:I64(rsp)
   05 | t4 = Sub64(t3,0x0000000000000120)
   06 | PUT(rsp) = t4
   07 | t5 = GET:I64(rbx)
   08 | t6 = 64to32(t5)
   09 | STle(t4) = t6
   10 | t7 = And64(t2,0x000000000000001f)
   11 | t8 = Sar64(t7,0x03)
   12 | t9 = Add64(t4,t8)
   13 | t10 = And64(t7,0x0000000000000007)
   14 | t11 = 64to8(t10)
   15 | t12 = Shl8(0x01,t11)
   16 | t13 = LDle:I8(t9)
   17 | t14 = Xor8(t13,t12)
   18 | STle(t9) = t14
   19 | PUT(cc_op) = 0x0000000000000000
   20 | PUT(cc_dep2) = 0x0000000000000000
   21 | t15 = 8Uto64(t13)
   22 | t16 = Shr64(t15,t11)
   23 | t17 = And64(t16,0x0000000000000001)
   24 | PUT(cc_dep1) = t17
   25 | PUT(cc_ndep) = 0x0000000000000000
   26 | t18 = LDle:I32(t4)
   27 | t19 = 32Uto64(t18)
   28 | PUT(rbx) = t19
   29 | t20 = Add64(t4,0x0000000000000120)
   30 | PUT(rsp) = t20
   31 | PUT(pc) = 0x0000000000400003
   32 | ------ IMark(0x400003, 1, 0) ------
   33 | t21 = LDle:I64(t20)
   34 | t22 = Add64(t20,0x0000000000000008)
   35 | PUT(rsp) = t22
   36 | t23 = Sub64(t22,0x0000000000000080)
   37 | ====== AbiHint(0xt23, 128, t21) ======
   NEXT: PUT(rip) = t21; Ijk_Ret
}
