
weater_rec_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a3c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08008cd4  08008cd4  00018cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008d14  08008d14  00018d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008d18  08008d18  00018d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  08008d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006a4  20000010  08008d2c  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200006b4  08008d2c  000206b4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002f4c0  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004434  00000000  00000000  0004f4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000018f0  00000000  00000000  00053938  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001748  00000000  00000000  00055228  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0003e74a  00000000  00000000  00056970  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000192f3  00000000  00000000  000950ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0019bd3c  00000000  00000000  000ae3ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  0024a0e9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006aec  00000000  00000000  0024a164  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000010 	.word	0x20000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008cbc 	.word	0x08008cbc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	20000014 	.word	0x20000014
 80002d4:	08008cbc 	.word	0x08008cbc

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ec:	f000 b972 	b.w	80005d4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	4688      	mov	r8, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14b      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000316:	428a      	cmp	r2, r1
 8000318:	4615      	mov	r5, r2
 800031a:	d967      	bls.n	80003ec <__udivmoddi4+0xe4>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0720 	rsb	r7, r2, #32
 8000326:	fa01 f302 	lsl.w	r3, r1, r2
 800032a:	fa20 f707 	lsr.w	r7, r0, r7
 800032e:	4095      	lsls	r5, r2
 8000330:	ea47 0803 	orr.w	r8, r7, r3
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000340:	fa1f fc85 	uxth.w	ip, r5
 8000344:	fb0e 8817 	mls	r8, lr, r7, r8
 8000348:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034c:	fb07 f10c 	mul.w	r1, r7, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800035a:	f080 811b 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8118 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000364:	3f02      	subs	r7, #2
 8000366:	442b      	add	r3, r5
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000370:	fb0e 3310 	mls	r3, lr, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fc0c 	mul.w	ip, r0, ip
 800037c:	45a4      	cmp	ip, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	192c      	adds	r4, r5, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000386:	f080 8107 	bcs.w	8000598 <__udivmoddi4+0x290>
 800038a:	45a4      	cmp	ip, r4
 800038c:	f240 8104 	bls.w	8000598 <__udivmoddi4+0x290>
 8000390:	3802      	subs	r0, #2
 8000392:	442c      	add	r4, r5
 8000394:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000398:	eba4 040c 	sub.w	r4, r4, ip
 800039c:	2700      	movs	r7, #0
 800039e:	b11e      	cbz	r6, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c6 4300 	strd	r4, r3, [r6]
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xbe>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80eb 	beq.w	800058e <__udivmoddi4+0x286>
 80003b8:	2700      	movs	r7, #0
 80003ba:	e9c6 0100 	strd	r0, r1, [r6]
 80003be:	4638      	mov	r0, r7
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f783 	clz	r7, r3
 80003ca:	2f00      	cmp	r7, #0
 80003cc:	d147      	bne.n	800045e <__udivmoddi4+0x156>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd0>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80fa 	bhi.w	80005cc <__udivmoddi4+0x2c4>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4698      	mov	r8, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa0>
 80003e6:	e9c6 4800 	strd	r4, r8, [r6]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa0>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xe8>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 808f 	bne.w	8000518 <__udivmoddi4+0x210>
 80003fa:	1b49      	subs	r1, r1, r5
 80003fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000400:	fa1f f885 	uxth.w	r8, r5
 8000404:	2701      	movs	r7, #1
 8000406:	fbb1 fcfe 	udiv	ip, r1, lr
 800040a:	0c23      	lsrs	r3, r4, #16
 800040c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000410:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000414:	fb08 f10c 	mul.w	r1, r8, ip
 8000418:	4299      	cmp	r1, r3
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x124>
 800041c:	18eb      	adds	r3, r5, r3
 800041e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4299      	cmp	r1, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 800042a:	4684      	mov	ip, r0
 800042c:	1a59      	subs	r1, r3, r1
 800042e:	b2a3      	uxth	r3, r4
 8000430:	fbb1 f0fe 	udiv	r0, r1, lr
 8000434:	fb0e 1410 	mls	r4, lr, r0, r1
 8000438:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800043c:	fb08 f800 	mul.w	r8, r8, r0
 8000440:	45a0      	cmp	r8, r4
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x14c>
 8000444:	192c      	adds	r4, r5, r4
 8000446:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x14a>
 800044c:	45a0      	cmp	r8, r4
 800044e:	f200 80b6 	bhi.w	80005be <__udivmoddi4+0x2b6>
 8000452:	4618      	mov	r0, r3
 8000454:	eba4 0408 	sub.w	r4, r4, r8
 8000458:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800045c:	e79f      	b.n	800039e <__udivmoddi4+0x96>
 800045e:	f1c7 0c20 	rsb	ip, r7, #32
 8000462:	40bb      	lsls	r3, r7
 8000464:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000468:	ea4e 0e03 	orr.w	lr, lr, r3
 800046c:	fa01 f407 	lsl.w	r4, r1, r7
 8000470:	fa20 f50c 	lsr.w	r5, r0, ip
 8000474:	fa21 f30c 	lsr.w	r3, r1, ip
 8000478:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800047c:	4325      	orrs	r5, r4
 800047e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	fb08 3319 	mls	r3, r8, r9, r3
 8000488:	fa1f fa8e 	uxth.w	sl, lr
 800048c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000490:	fb09 f40a 	mul.w	r4, r9, sl
 8000494:	429c      	cmp	r4, r3
 8000496:	fa02 f207 	lsl.w	r2, r2, r7
 800049a:	fa00 f107 	lsl.w	r1, r0, r7
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1e 0303 	adds.w	r3, lr, r3
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004a8:	f080 8087 	bcs.w	80005ba <__udivmoddi4+0x2b2>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f240 8084 	bls.w	80005ba <__udivmoddi4+0x2b2>
 80004b2:	f1a9 0902 	sub.w	r9, r9, #2
 80004b6:	4473      	add	r3, lr
 80004b8:	1b1b      	subs	r3, r3, r4
 80004ba:	b2ad      	uxth	r5, r5
 80004bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c0:	fb08 3310 	mls	r3, r8, r0, r3
 80004c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004cc:	45a2      	cmp	sl, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1e 0404 	adds.w	r4, lr, r4
 80004d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004d8:	d26b      	bcs.n	80005b2 <__udivmoddi4+0x2aa>
 80004da:	45a2      	cmp	sl, r4
 80004dc:	d969      	bls.n	80005b2 <__udivmoddi4+0x2aa>
 80004de:	3802      	subs	r0, #2
 80004e0:	4474      	add	r4, lr
 80004e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	eba4 040a 	sub.w	r4, r4, sl
 80004ee:	454c      	cmp	r4, r9
 80004f0:	46c2      	mov	sl, r8
 80004f2:	464b      	mov	r3, r9
 80004f4:	d354      	bcc.n	80005a0 <__udivmoddi4+0x298>
 80004f6:	d051      	beq.n	800059c <__udivmoddi4+0x294>
 80004f8:	2e00      	cmp	r6, #0
 80004fa:	d069      	beq.n	80005d0 <__udivmoddi4+0x2c8>
 80004fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000500:	eb64 0403 	sbc.w	r4, r4, r3
 8000504:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000508:	40fd      	lsrs	r5, r7
 800050a:	40fc      	lsrs	r4, r7
 800050c:	ea4c 0505 	orr.w	r5, ip, r5
 8000510:	e9c6 5400 	strd	r5, r4, [r6]
 8000514:	2700      	movs	r7, #0
 8000516:	e747      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000518:	f1c2 0320 	rsb	r3, r2, #32
 800051c:	fa20 f703 	lsr.w	r7, r0, r3
 8000520:	4095      	lsls	r5, r2
 8000522:	fa01 f002 	lsl.w	r0, r1, r2
 8000526:	fa21 f303 	lsr.w	r3, r1, r3
 800052a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800052e:	4338      	orrs	r0, r7
 8000530:	0c01      	lsrs	r1, r0, #16
 8000532:	fbb3 f7fe 	udiv	r7, r3, lr
 8000536:	fa1f f885 	uxth.w	r8, r5
 800053a:	fb0e 3317 	mls	r3, lr, r7, r3
 800053e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000542:	fb07 f308 	mul.w	r3, r7, r8
 8000546:	428b      	cmp	r3, r1
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x256>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000554:	d22f      	bcs.n	80005b6 <__udivmoddi4+0x2ae>
 8000556:	428b      	cmp	r3, r1
 8000558:	d92d      	bls.n	80005b6 <__udivmoddi4+0x2ae>
 800055a:	3f02      	subs	r7, #2
 800055c:	4429      	add	r1, r5
 800055e:	1acb      	subs	r3, r1, r3
 8000560:	b281      	uxth	r1, r0
 8000562:	fbb3 f0fe 	udiv	r0, r3, lr
 8000566:	fb0e 3310 	mls	r3, lr, r0, r3
 800056a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056e:	fb00 f308 	mul.w	r3, r0, r8
 8000572:	428b      	cmp	r3, r1
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x27e>
 8000576:	1869      	adds	r1, r5, r1
 8000578:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800057c:	d217      	bcs.n	80005ae <__udivmoddi4+0x2a6>
 800057e:	428b      	cmp	r3, r1
 8000580:	d915      	bls.n	80005ae <__udivmoddi4+0x2a6>
 8000582:	3802      	subs	r0, #2
 8000584:	4429      	add	r1, r5
 8000586:	1ac9      	subs	r1, r1, r3
 8000588:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800058c:	e73b      	b.n	8000406 <__udivmoddi4+0xfe>
 800058e:	4637      	mov	r7, r6
 8000590:	4630      	mov	r0, r6
 8000592:	e709      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000594:	4607      	mov	r7, r0
 8000596:	e6e7      	b.n	8000368 <__udivmoddi4+0x60>
 8000598:	4618      	mov	r0, r3
 800059a:	e6fb      	b.n	8000394 <__udivmoddi4+0x8c>
 800059c:	4541      	cmp	r1, r8
 800059e:	d2ab      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005a4:	eb69 020e 	sbc.w	r2, r9, lr
 80005a8:	3801      	subs	r0, #1
 80005aa:	4613      	mov	r3, r2
 80005ac:	e7a4      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005ae:	4660      	mov	r0, ip
 80005b0:	e7e9      	b.n	8000586 <__udivmoddi4+0x27e>
 80005b2:	4618      	mov	r0, r3
 80005b4:	e795      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b6:	4667      	mov	r7, ip
 80005b8:	e7d1      	b.n	800055e <__udivmoddi4+0x256>
 80005ba:	4681      	mov	r9, r0
 80005bc:	e77c      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005be:	3802      	subs	r0, #2
 80005c0:	442c      	add	r4, r5
 80005c2:	e747      	b.n	8000454 <__udivmoddi4+0x14c>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	442b      	add	r3, r5
 80005ca:	e72f      	b.n	800042c <__udivmoddi4+0x124>
 80005cc:	4638      	mov	r0, r7
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xda>
 80005d0:	4637      	mov	r7, r6
 80005d2:	e6e9      	b.n	80003a8 <__udivmoddi4+0xa0>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005dc:	4b3f      	ldr	r3, [pc, #252]	; (80006dc <SystemInit+0x104>)
 80005de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e2:	4a3e      	ldr	r2, [pc, #248]	; (80006dc <SystemInit+0x104>)
 80005e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005ec:	4b3b      	ldr	r3, [pc, #236]	; (80006dc <SystemInit+0x104>)
 80005ee:	691b      	ldr	r3, [r3, #16]
 80005f0:	4a3a      	ldr	r2, [pc, #232]	; (80006dc <SystemInit+0x104>)
 80005f2:	f043 0310 	orr.w	r3, r3, #16
 80005f6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f8:	4b39      	ldr	r3, [pc, #228]	; (80006e0 <SystemInit+0x108>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f003 030f 	and.w	r3, r3, #15
 8000600:	2b06      	cmp	r3, #6
 8000602:	d807      	bhi.n	8000614 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <SystemInit+0x108>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f023 030f 	bic.w	r3, r3, #15
 800060c:	4a34      	ldr	r2, [pc, #208]	; (80006e0 <SystemInit+0x108>)
 800060e:	f043 0307 	orr.w	r3, r3, #7
 8000612:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000614:	4b33      	ldr	r3, [pc, #204]	; (80006e4 <SystemInit+0x10c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a32      	ldr	r2, [pc, #200]	; (80006e4 <SystemInit+0x10c>)
 800061a:	f043 0301 	orr.w	r3, r3, #1
 800061e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000620:	4b30      	ldr	r3, [pc, #192]	; (80006e4 <SystemInit+0x10c>)
 8000622:	2200      	movs	r2, #0
 8000624:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000626:	4b2f      	ldr	r3, [pc, #188]	; (80006e4 <SystemInit+0x10c>)
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	492e      	ldr	r1, [pc, #184]	; (80006e4 <SystemInit+0x10c>)
 800062c:	4b2e      	ldr	r3, [pc, #184]	; (80006e8 <SystemInit+0x110>)
 800062e:	4013      	ands	r3, r2
 8000630:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000632:	4b2b      	ldr	r3, [pc, #172]	; (80006e0 <SystemInit+0x108>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f003 030f 	and.w	r3, r3, #15
 800063a:	2b07      	cmp	r3, #7
 800063c:	d907      	bls.n	800064e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800063e:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <SystemInit+0x108>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f023 030f 	bic.w	r3, r3, #15
 8000646:	4a26      	ldr	r2, [pc, #152]	; (80006e0 <SystemInit+0x108>)
 8000648:	f043 0307 	orr.w	r3, r3, #7
 800064c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800064e:	4b25      	ldr	r3, [pc, #148]	; (80006e4 <SystemInit+0x10c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000654:	4b23      	ldr	r3, [pc, #140]	; (80006e4 <SystemInit+0x10c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065a:	4b22      	ldr	r3, [pc, #136]	; (80006e4 <SystemInit+0x10c>)
 800065c:	2200      	movs	r2, #0
 800065e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000660:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <SystemInit+0x10c>)
 8000662:	4a22      	ldr	r2, [pc, #136]	; (80006ec <SystemInit+0x114>)
 8000664:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000666:	4b1f      	ldr	r3, [pc, #124]	; (80006e4 <SystemInit+0x10c>)
 8000668:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <SystemInit+0x118>)
 800066a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800066c:	4b1d      	ldr	r3, [pc, #116]	; (80006e4 <SystemInit+0x10c>)
 800066e:	4a21      	ldr	r2, [pc, #132]	; (80006f4 <SystemInit+0x11c>)
 8000670:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000672:	4b1c      	ldr	r3, [pc, #112]	; (80006e4 <SystemInit+0x10c>)
 8000674:	2200      	movs	r2, #0
 8000676:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000678:	4b1a      	ldr	r3, [pc, #104]	; (80006e4 <SystemInit+0x10c>)
 800067a:	4a1e      	ldr	r2, [pc, #120]	; (80006f4 <SystemInit+0x11c>)
 800067c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800067e:	4b19      	ldr	r3, [pc, #100]	; (80006e4 <SystemInit+0x10c>)
 8000680:	2200      	movs	r2, #0
 8000682:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000684:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <SystemInit+0x10c>)
 8000686:	4a1b      	ldr	r2, [pc, #108]	; (80006f4 <SystemInit+0x11c>)
 8000688:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068a:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <SystemInit+0x10c>)
 800068c:	2200      	movs	r2, #0
 800068e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <SystemInit+0x10c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a13      	ldr	r2, [pc, #76]	; (80006e4 <SystemInit+0x10c>)
 8000696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <SystemInit+0x10c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a2:	4b15      	ldr	r3, [pc, #84]	; (80006f8 <SystemInit+0x120>)
 80006a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a6:	4a14      	ldr	r2, [pc, #80]	; (80006f8 <SystemInit+0x120>)
 80006a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ac:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ae:	4b13      	ldr	r3, [pc, #76]	; (80006fc <SystemInit+0x124>)
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	4b13      	ldr	r3, [pc, #76]	; (8000700 <SystemInit+0x128>)
 80006b4:	4013      	ands	r3, r2
 80006b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006ba:	d202      	bcs.n	80006c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <SystemInit+0x12c>)
 80006be:	2201      	movs	r2, #1
 80006c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c2:	4b11      	ldr	r3, [pc, #68]	; (8000708 <SystemInit+0x130>)
 80006c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006ca:	4b04      	ldr	r3, [pc, #16]	; (80006dc <SystemInit+0x104>)
 80006cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006d0:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006d2:	bf00      	nop
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	52002000 	.word	0x52002000
 80006e4:	58024400 	.word	0x58024400
 80006e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80006ec:	02020200 	.word	0x02020200
 80006f0:	01ff0000 	.word	0x01ff0000
 80006f4:	01010280 	.word	0x01010280
 80006f8:	580000c0 	.word	0x580000c0
 80006fc:	5c001000 	.word	0x5c001000
 8000700:	ffff0000 	.word	0xffff0000
 8000704:	51008108 	.word	0x51008108
 8000708:	52004000 	.word	0x52004000

0800070c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	; 0x28
 8000710:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
 800072c:	615a      	str	r2, [r3, #20]
 800072e:	619a      	str	r2, [r3, #24]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000730:	4b2f      	ldr	r3, [pc, #188]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000732:	4a30      	ldr	r2, [pc, #192]	; (80007f4 <MX_ADC1_Init+0xe8>)
 8000734:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000736:	4b2e      	ldr	r3, [pc, #184]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800073c:	4b2c      	ldr	r3, [pc, #176]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000742:	4b2b      	ldr	r3, [pc, #172]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000748:	4b29      	ldr	r3, [pc, #164]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800074a:	2204      	movs	r2, #4
 800074c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800074e:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000750:	2200      	movs	r2, #0
 8000752:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000754:	4b26      	ldr	r3, [pc, #152]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000756:	2200      	movs	r2, #0
 8000758:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800075a:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800075c:	2201      	movs	r2, #1
 800075e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000760:	4b23      	ldr	r3, [pc, #140]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000762:	2200      	movs	r2, #0
 8000764:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000766:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000768:	2200      	movs	r2, #0
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800076c:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000772:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000774:	2200      	movs	r2, #0
 8000776:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000778:	4b1d      	ldr	r3, [pc, #116]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800077a:	2200      	movs	r2, #0
 800077c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800077e:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000780:	2200      	movs	r2, #0
 8000782:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000784:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <MX_ADC1_Init+0xe4>)
 8000786:	2200      	movs	r2, #0
 8000788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800078c:	4818      	ldr	r0, [pc, #96]	; (80007f0 <MX_ADC1_Init+0xe4>)
 800078e:	f001 f98b 	bl	8001aa8 <HAL_ADC_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000798:	f000 fb92 	bl	8000ec0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007a0:	f107 031c 	add.w	r3, r7, #28
 80007a4:	4619      	mov	r1, r3
 80007a6:	4812      	ldr	r0, [pc, #72]	; (80007f0 <MX_ADC1_Init+0xe4>)
 80007a8:	f001 ff50 	bl	800264c <HAL_ADCEx_MultiModeConfigChannel>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80007b2:	f000 fb85 	bl	8000ec0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80007b6:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_ADC1_Init+0xec>)
 80007b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ba:	2306      	movs	r3, #6
 80007bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 80007be:	2302      	movs	r3, #2
 80007c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007c2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80007c6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007c8:	2304      	movs	r3, #4
 80007ca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d4:	463b      	mov	r3, r7
 80007d6:	4619      	mov	r1, r3
 80007d8:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_ADC1_Init+0xe4>)
 80007da:	f001 fb05 	bl	8001de8 <HAL_ADC_ConfigChannel>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80007e4:	f000 fb6c 	bl	8000ec0 <Error_Handler>
  }

}
 80007e8:	bf00      	nop
 80007ea:	3728      	adds	r7, #40	; 0x28
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000094 	.word	0x20000094
 80007f4:	40022000 	.word	0x40022000
 80007f8:	3ac04000 	.word	0x3ac04000

080007fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
 8000810:	615a      	str	r2, [r3, #20]
 8000812:	619a      	str	r2, [r3, #24]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000814:	4b29      	ldr	r3, [pc, #164]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000816:	4a2a      	ldr	r2, [pc, #168]	; (80008c0 <MX_ADC2_Init+0xc4>)
 8000818:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800081a:	4b28      	ldr	r3, [pc, #160]	; (80008bc <MX_ADC2_Init+0xc0>)
 800081c:	2200      	movs	r2, #0
 800081e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000820:	4b26      	ldr	r3, [pc, #152]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000826:	4b25      	ldr	r3, [pc, #148]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800082c:	4b23      	ldr	r3, [pc, #140]	; (80008bc <MX_ADC2_Init+0xc0>)
 800082e:	2204      	movs	r2, #4
 8000830:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000832:	4b22      	ldr	r3, [pc, #136]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000834:	2200      	movs	r2, #0
 8000836:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000838:	4b20      	ldr	r3, [pc, #128]	; (80008bc <MX_ADC2_Init+0xc0>)
 800083a:	2200      	movs	r2, #0
 800083c:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 800083e:	4b1f      	ldr	r3, [pc, #124]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000840:	2201      	movs	r2, #1
 8000842:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000844:	4b1d      	ldr	r3, [pc, #116]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000846:	2200      	movs	r2, #0
 8000848:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800084a:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <MX_ADC2_Init+0xc0>)
 800084c:	2200      	movs	r2, #0
 800084e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000850:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000852:	2200      	movs	r2, #0
 8000854:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000856:	4b19      	ldr	r3, [pc, #100]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000858:	2200      	movs	r2, #0
 800085a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800085c:	4b17      	ldr	r3, [pc, #92]	; (80008bc <MX_ADC2_Init+0xc0>)
 800085e:	2200      	movs	r2, #0
 8000860:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000862:	4b16      	ldr	r3, [pc, #88]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000864:	2200      	movs	r2, #0
 8000866:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <MX_ADC2_Init+0xc0>)
 800086a:	2200      	movs	r2, #0
 800086c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000870:	4812      	ldr	r0, [pc, #72]	; (80008bc <MX_ADC2_Init+0xc0>)
 8000872:	f001 f919 	bl	8001aa8 <HAL_ADC_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 800087c:	f000 fb20 	bl	8000ec0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <MX_ADC2_Init+0xc8>)
 8000882:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000884:	2306      	movs	r3, #6
 8000886:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 8000888:	2302      	movs	r3, #2
 800088a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800088c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000890:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000892:	2304      	movs	r3, #4
 8000894:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	4619      	mov	r1, r3
 80008a2:	4806      	ldr	r0, [pc, #24]	; (80008bc <MX_ADC2_Init+0xc0>)
 80008a4:	f001 faa0 	bl	8001de8 <HAL_ADC_ConfigChannel>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80008ae:	f000 fb07 	bl	8000ec0 <Error_Handler>
  }

}
 80008b2:	bf00      	nop
 80008b4:	3720      	adds	r7, #32
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000030 	.word	0x20000030
 80008c0:	40022100 	.word	0x40022100
 80008c4:	4b840000 	.word	0x4b840000

080008c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08c      	sub	sp, #48	; 0x30
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
 80008dc:	60da      	str	r2, [r3, #12]
 80008de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a39      	ldr	r2, [pc, #228]	; (80009cc <HAL_ADC_MspInit+0x104>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d133      	bne.n	8000952 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008ea:	4b39      	ldr	r3, [pc, #228]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	3301      	adds	r3, #1
 80008f0:	4a37      	ldr	r2, [pc, #220]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 80008f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008f4:	4b36      	ldr	r3, [pc, #216]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d10e      	bne.n	800091a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008fc:	4b35      	ldr	r3, [pc, #212]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 80008fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000902:	4a34      	ldr	r2, [pc, #208]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000904:	f043 0320 	orr.w	r3, r3, #32
 8000908:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800090c:	4b31      	ldr	r3, [pc, #196]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 800090e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000912:	f003 0320 	and.w	r3, r3, #32
 8000916:	61bb      	str	r3, [r7, #24]
 8000918:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091a:	4b2e      	ldr	r3, [pc, #184]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 800091c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000920:	4a2c      	ldr	r2, [pc, #176]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800092a:	4b2a      	ldr	r3, [pc, #168]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 800092c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	617b      	str	r3, [r7, #20]
 8000936:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = BAT_ADC_Pin;
 8000938:	2304      	movs	r3, #4
 800093a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093c:	2303      	movs	r3, #3
 800093e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_ADC_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4823      	ldr	r0, [pc, #140]	; (80009d8 <HAL_ADC_MspInit+0x110>)
 800094c:	f002 faac 	bl	8002ea8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000950:	e037      	b.n	80009c2 <HAL_ADC_MspInit+0xfa>
  else if(adcHandle->Instance==ADC2)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a21      	ldr	r2, [pc, #132]	; (80009dc <HAL_ADC_MspInit+0x114>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d132      	bne.n	80009c2 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800095c:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	3301      	adds	r3, #1
 8000962:	4a1b      	ldr	r2, [pc, #108]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 8000964:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <HAL_ADC_MspInit+0x108>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d10e      	bne.n	800098c <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000970:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000974:	4a17      	ldr	r2, [pc, #92]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000976:	f043 0320 	orr.w	r3, r3, #32
 800097a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000980:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000984:	f003 0320 	and.w	r3, r3, #32
 8000988:	613b      	str	r3, [r7, #16]
 800098a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098c:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 800098e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000992:	4a10      	ldr	r2, [pc, #64]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099c:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <HAL_ADC_MspInit+0x10c>)
 800099e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOIS_ADC_Pin;
 80009aa:	2310      	movs	r3, #16
 80009ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ae:	2303      	movs	r3, #3
 80009b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOIS_ADC_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	4806      	ldr	r0, [pc, #24]	; (80009d8 <HAL_ADC_MspInit+0x110>)
 80009be:	f002 fa73 	bl	8002ea8 <HAL_GPIO_Init>
}
 80009c2:	bf00      	nop
 80009c4:	3730      	adds	r7, #48	; 0x30
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40022000 	.word	0x40022000
 80009d0:	2000002c 	.word	0x2000002c
 80009d4:	58024400 	.word	0x58024400
 80009d8:	58020000 	.word	0x58020000
 80009dc:	40022100 	.word	0x40022100

080009e0 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08e      	sub	sp, #56	; 0x38
 80009e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
 80009f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f6:	4b88      	ldr	r3, [pc, #544]	; (8000c18 <MX_GPIO_Init+0x238>)
 80009f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fc:	4a86      	ldr	r2, [pc, #536]	; (8000c18 <MX_GPIO_Init+0x238>)
 80009fe:	f043 0304 	orr.w	r3, r3, #4
 8000a02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a06:	4b84      	ldr	r3, [pc, #528]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a0c:	f003 0304 	and.w	r3, r3, #4
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a14:	4b80      	ldr	r3, [pc, #512]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	4a7f      	ldr	r2, [pc, #508]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a24:	4b7c      	ldr	r3, [pc, #496]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a2e:	61fb      	str	r3, [r7, #28]
 8000a30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b79      	ldr	r3, [pc, #484]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	4a77      	ldr	r2, [pc, #476]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a42:	4b75      	ldr	r3, [pc, #468]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	61bb      	str	r3, [r7, #24]
 8000a4e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a50:	4b71      	ldr	r3, [pc, #452]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a56:	4a70      	ldr	r2, [pc, #448]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a58:	f043 0302 	orr.w	r3, r3, #2
 8000a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a60:	4b6d      	ldr	r3, [pc, #436]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a6e:	4b6a      	ldr	r3, [pc, #424]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a74:	4a68      	ldr	r2, [pc, #416]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a76:	f043 0320 	orr.w	r3, r3, #32
 8000a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a7e:	4b66      	ldr	r3, [pc, #408]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a84:	f003 0320 	and.w	r3, r3, #32
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a8c:	4b62      	ldr	r3, [pc, #392]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a92:	4a61      	ldr	r2, [pc, #388]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a94:	f043 0310 	orr.w	r3, r3, #16
 8000a98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a9c:	4b5e      	ldr	r3, [pc, #376]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	f003 0310 	and.w	r3, r3, #16
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b5b      	ldr	r3, [pc, #364]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab0:	4a59      	ldr	r2, [pc, #356]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000ab2:	f043 0308 	orr.w	r3, r3, #8
 8000ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aba:	4b57      	ldr	r3, [pc, #348]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	f003 0308 	and.w	r3, r3, #8
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac8:	4b53      	ldr	r3, [pc, #332]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ace:	4a52      	ldr	r2, [pc, #328]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ad4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ad8:	4b4f      	ldr	r3, [pc, #316]	; (8000c18 <MX_GPIO_Init+0x238>)
 8000ada:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WIFI_GPIO_0_Pin|WIFI_GPIO_2_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2109      	movs	r1, #9
 8000aea:	484c      	ldr	r0, [pc, #304]	; (8000c1c <MX_GPIO_Init+0x23c>)
 8000aec:	f002 fb8c 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|WIFI_EN_Pin|LD3_Pin|LCD_EN_Pin
 8000af0:	2200      	movs	r2, #0
 8000af2:	f244 01c3 	movw	r1, #16579	; 0x40c3
 8000af6:	484a      	ldr	r0, [pc, #296]	; (8000c20 <MX_GPIO_Init+0x240>)
 8000af8:	f002 fb86 	bl	8003208 <HAL_GPIO_WritePin>
                          |LCD_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_D7_Pin|LCD_D6_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8000b02:	4848      	ldr	r0, [pc, #288]	; (8000c24 <MX_GPIO_Init+0x244>)
 8000b04:	f002 fb80 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_ON_OFF_Pin|LCD_RW_Pin|LCD_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f242 1182 	movw	r1, #8578	; 0x2182
 8000b0e:	4846      	ldr	r0, [pc, #280]	; (8000c28 <MX_GPIO_Init+0x248>)
 8000b10:	f002 fb7a 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2108      	movs	r1, #8
 8000b18:	4844      	ldr	r0, [pc, #272]	; (8000c2c <MX_GPIO_Init+0x24c>)
 8000b1a:	f002 fb75 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b24:	4842      	ldr	r0, [pc, #264]	; (8000c30 <MX_GPIO_Init+0x250>)
 8000b26:	f002 fb6f 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b30:	2300      	movs	r3, #0
 8000b32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4837      	ldr	r0, [pc, #220]	; (8000c1c <MX_GPIO_Init+0x23c>)
 8000b40:	f002 f9b2 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WIFI_GPIO_0_Pin|WIFI_GPIO_2_Pin;
 8000b44:	2309      	movs	r3, #9
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b50:	2300      	movs	r3, #0
 8000b52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4830      	ldr	r0, [pc, #192]	; (8000c1c <MX_GPIO_Init+0x23c>)
 8000b5c:	f002 f9a4 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LCD_EN_Pin|LCD_RST_Pin;
 8000b60:	f244 03c1 	movw	r3, #16577	; 0x40c1
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b76:	4619      	mov	r1, r3
 8000b78:	4829      	ldr	r0, [pc, #164]	; (8000c20 <MX_GPIO_Init+0x240>)
 8000b7a:	f002 f995 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WIFI_EN_Pin;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b86:	2301      	movs	r3, #1
 8000b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WIFI_EN_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b92:	4619      	mov	r1, r3
 8000b94:	4822      	ldr	r0, [pc, #136]	; (8000c20 <MX_GPIO_Init+0x240>)
 8000b96:	f002 f987 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin;
 8000b9a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000b9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	481c      	ldr	r0, [pc, #112]	; (8000c24 <MX_GPIO_Init+0x244>)
 8000bb4:	f002 f978 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_ON_OFF_Pin|LCD_RW_Pin|LCD_5_Pin|LD2_Pin;
 8000bb8:	f242 1382 	movw	r3, #8578	; 0x2182
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4815      	ldr	r0, [pc, #84]	; (8000c28 <MX_GPIO_Init+0x248>)
 8000bd2:	f002 f969 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8000bd6:	2308      	movs	r3, #8
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	480f      	ldr	r0, [pc, #60]	; (8000c2c <MX_GPIO_Init+0x24c>)
 8000bee:	f002 f95b 	bl	8002ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_D4_Pin;
 8000bf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000bf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_D4_GPIO_Port, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4809      	ldr	r0, [pc, #36]	; (8000c30 <MX_GPIO_Init+0x250>)
 8000c0c:	f002 f94c 	bl	8002ea8 <HAL_GPIO_Init>

}
 8000c10:	bf00      	nop
 8000c12:	3738      	adds	r7, #56	; 0x38
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	58024400 	.word	0x58024400
 8000c1c:	58020800 	.word	0x58020800
 8000c20:	58020400 	.word	0x58020400
 8000c24:	58021400 	.word	0x58021400
 8000c28:	58021000 	.word	0x58021000
 8000c2c:	58020c00 	.word	0x58020c00
 8000c30:	58021800 	.word	0x58021800

08000c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c34:	b590      	push	{r4, r7, lr}
 8000c36:	b08d      	sub	sp, #52	; 0x34
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char bat_level[28];
	double moisture_level = 0;
 8000c3a:	f04f 0300 	mov.w	r3, #0
 8000c3e:	f04f 0400 	mov.w	r4, #0
 8000c42:	e9c7 3408 	strd	r3, r4, [r7, #32]
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000c46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000c4c:	bf00      	nop
 8000c4e:	4b27      	ldr	r3, [pc, #156]	; (8000cec <main+0xb8>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d004      	beq.n	8000c64 <main+0x30>
 8000c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c5c:	1e5a      	subs	r2, r3, #1
 8000c5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	dcf4      	bgt.n	8000c4e <main+0x1a>
  if ( timeout < 0 )
 8000c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	da01      	bge.n	8000c6e <main+0x3a>
  {
  Error_Handler();
 8000c6a:	f000 f929 	bl	8000ec0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6e:	f000 fccf 	bl	8001610 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c72:	f000 f83d 	bl	8000cf0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c76:	4b1d      	ldr	r3, [pc, #116]	; (8000cec <main+0xb8>)
 8000c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c7c:	4a1b      	ldr	r2, [pc, #108]	; (8000cec <main+0xb8>)
 8000c7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c86:	4b19      	ldr	r3, [pc, #100]	; (8000cec <main+0xb8>)
 8000c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c90:	603b      	str	r3, [r7, #0]
 8000c92:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c94:	2000      	movs	r0, #0
 8000c96:	f002 fad1 	bl	800323c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	f002 fae7 	bl	8003270 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000ca2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000ca8:	bf00      	nop
 8000caa:	4b10      	ldr	r3, [pc, #64]	; (8000cec <main+0xb8>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d104      	bne.n	8000cc0 <main+0x8c>
 8000cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cb8:	1e5a      	subs	r2, r3, #1
 8000cba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	dcf4      	bgt.n	8000caa <main+0x76>
if ( timeout < 0 )
 8000cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	da01      	bge.n	8000cca <main+0x96>
{
Error_Handler();
 8000cc6:	f000 f8fb 	bl	8000ec0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cca:	f7ff fe89 	bl	80009e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000cce:	f7ff fd1d 	bl	800070c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000cd2:	f7ff fd93 	bl	80007fc <MX_ADC2_Init>
  MX_TIM1_Init();
 8000cd6:	f000 f94d 	bl	8000f74 <MX_TIM1_Init>
  MX_TIM6_Init();
 8000cda:	f000 f9f7 	bl	80010cc <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000cde:	f000 faa1 	bl	8001224 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000ce2:	f000 faeb 	bl	80012bc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ce6:	f000 fbdf 	bl	80014a8 <MX_USB_OTG_FS_PCD_Init>
  //buzzer_run(htim1, TIM_CHANNEL_1, 5);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <main+0xb6>
 8000cec:	58024400 	.word	0x58024400

08000cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b0cc      	sub	sp, #304	; 0x130
 8000cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cf6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000cfa:	224c      	movs	r2, #76	; 0x4c
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f007 ffd4 	bl	8008cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d04:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d08:	2220      	movs	r2, #32
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f007 ffcd 	bl	8008cac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d12:	f107 0308 	add.w	r3, r7, #8
 8000d16:	4618      	mov	r0, r3
 8000d18:	23bc      	movs	r3, #188	; 0xbc
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	f007 ffc5 	bl	8008cac <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d22:	2004      	movs	r0, #4
 8000d24:	f002 fc00 	bl	8003528 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	4b60      	ldr	r3, [pc, #384]	; (8000eb0 <SystemClock_Config+0x1c0>)
 8000d30:	699b      	ldr	r3, [r3, #24]
 8000d32:	4a5f      	ldr	r2, [pc, #380]	; (8000eb0 <SystemClock_Config+0x1c0>)
 8000d34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d38:	6193      	str	r3, [r2, #24]
 8000d3a:	4b5d      	ldr	r3, [pc, #372]	; (8000eb0 <SystemClock_Config+0x1c0>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	4b5b      	ldr	r3, [pc, #364]	; (8000eb4 <SystemClock_Config+0x1c4>)
 8000d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4a:	4a5a      	ldr	r2, [pc, #360]	; (8000eb4 <SystemClock_Config+0x1c4>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d52:	4b58      	ldr	r3, [pc, #352]	; (8000eb4 <SystemClock_Config+0x1c4>)
 8000d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d56:	f003 0201 	and.w	r2, r3, #1
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d62:	bf00      	nop
 8000d64:	4b52      	ldr	r3, [pc, #328]	; (8000eb0 <SystemClock_Config+0x1c0>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d70:	d1f8      	bne.n	8000d64 <SystemClock_Config+0x74>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000d72:	4b51      	ldr	r3, [pc, #324]	; (8000eb8 <SystemClock_Config+0x1c8>)
 8000d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d76:	f023 0303 	bic.w	r3, r3, #3
 8000d7a:	4a4f      	ldr	r2, [pc, #316]	; (8000eb8 <SystemClock_Config+0x1c8>)
 8000d7c:	f043 0302 	orr.w	r3, r3, #2
 8000d80:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d82:	2301      	movs	r3, #1
 8000d84:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d8c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d90:	2302      	movs	r3, #2
 8000d92:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d96:	2302      	movs	r3, #2
 8000d98:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000da2:	2378      	movs	r3, #120	; 0x78
 8000da4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000da8:	2302      	movs	r3, #2
 8000daa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000dae:	2314      	movs	r3, #20
 8000db0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000db4:	2302      	movs	r3, #2
 8000db6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000dba:	230c      	movs	r3, #12
 8000dbc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dcc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f002 fc13 	bl	80035fc <HAL_RCC_OscConfig>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000ddc:	f000 f870 	bl	8000ec0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de0:	233f      	movs	r3, #63	; 0x3f
 8000de2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000de6:	2303      	movs	r3, #3
 8000de8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000df2:	2308      	movs	r3, #8
 8000df4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000df8:	2340      	movs	r3, #64	; 0x40
 8000dfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000dfe:	2340      	movs	r3, #64	; 0x40
 8000e00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e08:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e0c:	2340      	movs	r3, #64	; 0x40
 8000e0e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e12:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e16:	2104      	movs	r1, #4
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f002 ffff 	bl	8003e1c <HAL_RCC_ClockConfig>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <SystemClock_Config+0x138>
  {
    Error_Handler();
 8000e24:	f000 f84c 	bl	8000ec0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART2
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	4a23      	ldr	r2, [pc, #140]	; (8000ebc <SystemClock_Config+0x1cc>)
 8000e2e:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000e30:	f107 0308 	add.w	r3, r7, #8
 8000e34:	2201      	movs	r2, #1
 8000e36:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 19;
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	2213      	movs	r2, #19
 8000e3e:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000e40:	f107 0308 	add.w	r3, r7, #8
 8000e44:	2203      	movs	r2, #3
 8000e46:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e48:	f107 0308 	add.w	r3, r7, #8
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	2202      	movs	r2, #2
 8000e56:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000e58:	f107 0308 	add.w	r3, r7, #8
 8000e5c:	22c0      	movs	r2, #192	; 0xc0
 8000e5e:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000e60:	f107 0308 	add.w	r3, r7, #8
 8000e64:	2220      	movs	r2, #32
 8000e66:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e68:	f107 0308 	add.w	r3, r7, #8
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e70:	f107 0308 	add.w	r3, r7, #8
 8000e74:	2200      	movs	r2, #0
 8000e76:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000e78:	f107 0308 	add.w	r3, r7, #8
 8000e7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000e80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e84:	f107 0308 	add.w	r3, r7, #8
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e8e:	f107 0308 	add.w	r3, r7, #8
 8000e92:	4618      	mov	r0, r3
 8000e94:	f003 fb46 	bl	8004524 <HAL_RCCEx_PeriphCLKConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x1b2>
  {
    Error_Handler();
 8000e9e:	f000 f80f 	bl	8000ec0 <Error_Handler>
  }
  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000ea2:	f002 fb9b 	bl	80035dc <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000ea6:	bf00      	nop
 8000ea8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	58024800 	.word	0x58024800
 8000eb4:	58000400 	.word	0x58000400
 8000eb8:	58024400 	.word	0x58024400
 8000ebc:	000c0002 	.word	0x000c0002

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed6:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <HAL_MspInit+0x30>)
 8000ed8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000edc:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <HAL_MspInit+0x30>)
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_MspInit+0x30>)
 8000ee8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000eec:	f003 0302 	and.w	r3, r3, #2
 8000ef0:	607b      	str	r3, [r7, #4]
 8000ef2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	58024400 	.word	0x58024400

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <MemManage_Handler+0x4>

08000f1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f22:	e7fe      	b.n	8000f22 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f46:	b480      	push	{r7}
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f58:	f000 fbcc 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <USART2_IRQHandler+0x10>)
 8000f66:	f006 f995 	bl	8007294 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	2000021c 	.word	0x2000021c

08000f74 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b09a      	sub	sp, #104	; 0x68
 8000f78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f94:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
 8000fa4:	615a      	str	r2, [r3, #20]
 8000fa6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	222c      	movs	r2, #44	; 0x2c
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f007 fe7c 	bl	8008cac <memset>

  htim1.Instance = TIM1;
 8000fb4:	4b43      	ldr	r3, [pc, #268]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fb6:	4a44      	ldr	r2, [pc, #272]	; (80010c8 <MX_TIM1_Init+0x154>)
 8000fb8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240-1;
 8000fba:	4b42      	ldr	r3, [pc, #264]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fbc:	22ef      	movs	r2, #239	; 0xef
 8000fbe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b40      	ldr	r3, [pc, #256]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000fc6:	4b3f      	ldr	r3, [pc, #252]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fc8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fcc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fce:	4b3d      	ldr	r3, [pc, #244]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fd4:	4b3b      	ldr	r3, [pc, #236]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fda:	4b3a      	ldr	r3, [pc, #232]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fe0:	4838      	ldr	r0, [pc, #224]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000fe2:	f005 f963 	bl	80062ac <HAL_TIM_Base_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000fec:	f7ff ff68 	bl	8000ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff4:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ff6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4831      	ldr	r0, [pc, #196]	; (80010c4 <MX_TIM1_Init+0x150>)
 8000ffe:	f005 fb1d 	bl	800663c <HAL_TIM_ConfigClockSource>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001008:	f7ff ff5a 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800100c:	482d      	ldr	r0, [pc, #180]	; (80010c4 <MX_TIM1_Init+0x150>)
 800100e:	f005 f9a4 	bl	800635a <HAL_TIM_PWM_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001018:	f7ff ff52 	bl	8000ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800101c:	2300      	movs	r3, #0
 800101e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001020:	2300      	movs	r3, #0
 8001022:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001028:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800102c:	4619      	mov	r1, r3
 800102e:	4825      	ldr	r0, [pc, #148]	; (80010c4 <MX_TIM1_Init+0x150>)
 8001030:	f005 ffda 	bl	8006fe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800103a:	f7ff ff41 	bl	8000ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800103e:	2360      	movs	r3, #96	; 0x60
 8001040:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001046:	2300      	movs	r3, #0
 8001048:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800104a:	2300      	movs	r3, #0
 800104c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001052:	2300      	movs	r3, #0
 8001054:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001056:	2300      	movs	r3, #0
 8001058:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800105a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800105e:	2200      	movs	r2, #0
 8001060:	4619      	mov	r1, r3
 8001062:	4818      	ldr	r0, [pc, #96]	; (80010c4 <MX_TIM1_Init+0x150>)
 8001064:	f005 f9da 	bl	800641c <HAL_TIM_PWM_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800106e:	f7ff ff27 	bl	8000ec0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001086:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800108a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001090:	2300      	movs	r3, #0
 8001092:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001094:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800109e:	2300      	movs	r3, #0
 80010a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4807      	ldr	r0, [pc, #28]	; (80010c4 <MX_TIM1_Init+0x150>)
 80010a8:	f006 f826 	bl	80070f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80010b2:	f7ff ff05 	bl	8000ec0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80010b6:	4803      	ldr	r0, [pc, #12]	; (80010c4 <MX_TIM1_Init+0x150>)
 80010b8:	f000 f878 	bl	80011ac <HAL_TIM_MspPostInit>

}
 80010bc:	bf00      	nop
 80010be:	3768      	adds	r7, #104	; 0x68
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000144 	.word	0x20000144
 80010c8:	40010000 	.word	0x40010000

080010cc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_TIM6_Init+0x64>)
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <MX_TIM6_Init+0x68>)
 80010e0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 239;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_TIM6_Init+0x64>)
 80010e4:	22ef      	movs	r2, #239	; 0xef
 80010e6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_TIM6_Init+0x64>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65534;
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <MX_TIM6_Init+0x64>)
 80010f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80010f4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_TIM6_Init+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80010fc:	480c      	ldr	r0, [pc, #48]	; (8001130 <MX_TIM6_Init+0x64>)
 80010fe:	f005 f8d5 	bl	80062ac <HAL_TIM_Base_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001108:	f7ff feda 	bl	8000ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800110c:	2300      	movs	r3, #0
 800110e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	; (8001130 <MX_TIM6_Init+0x64>)
 800111a:	f005 ff65 	bl	8006fe8 <HAL_TIMEx_MasterConfigSynchronization>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001124:	f7ff fecc 	bl	8000ec0 <Error_Handler>
  }

}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	200000f8 	.word	0x200000f8
 8001134:	40001000 	.word	0x40001000

08001138 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a16      	ldr	r2, [pc, #88]	; (80011a0 <HAL_TIM_Base_MspInit+0x68>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d10f      	bne.n	800116a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800114a:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 800114c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001150:	4a14      	ldr	r2, [pc, #80]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800115a:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 800115c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001160:	f003 0301 	and.w	r3, r3, #1
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001168:	e013      	b.n	8001192 <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM6)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a0e      	ldr	r2, [pc, #56]	; (80011a8 <HAL_TIM_Base_MspInit+0x70>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d10e      	bne.n	8001192 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 800117c:	f043 0310 	orr.w	r3, r3, #16
 8001180:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001184:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001186:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800118a:	f003 0310 	and.w	r3, r3, #16
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
}
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	40010000 	.word	0x40010000
 80011a4:	58024400 	.word	0x58024400
 80011a8:	40001000 	.word	0x40001000

080011ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b088      	sub	sp, #32
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a13      	ldr	r2, [pc, #76]	; (8001218 <HAL_TIM_MspPostInit+0x6c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d11f      	bne.n	800120e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ce:	4b13      	ldr	r3, [pc, #76]	; (800121c <HAL_TIM_MspPostInit+0x70>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011d4:	4a11      	ldr	r2, [pc, #68]	; (800121c <HAL_TIM_MspPostInit+0x70>)
 80011d6:	f043 0310 	orr.w	r3, r3, #16
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <HAL_TIM_MspPostInit+0x70>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011e4:	f003 0310 	and.w	r3, r3, #16
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_PWM_Pin;
 80011ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	2302      	movs	r3, #2
 80011f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011fe:	2301      	movs	r3, #1
 8001200:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZ_PWM_GPIO_Port, &GPIO_InitStruct);
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	; (8001220 <HAL_TIM_MspPostInit+0x74>)
 800120a:	f001 fe4d 	bl	8002ea8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800120e:	bf00      	nop
 8001210:	3720      	adds	r7, #32
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40010000 	.word	0x40010000
 800121c:	58024400 	.word	0x58024400
 8001220:	58021000 	.word	0x58021000

08001224 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001228:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 800122a:	4a23      	ldr	r2, [pc, #140]	; (80012b8 <MX_USART2_UART_Init+0x94>)
 800122c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122e:	4b21      	ldr	r3, [pc, #132]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001234:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800123c:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001248:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 800124a:	220c      	movs	r2, #12
 800124c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124e:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001260:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800126c:	4811      	ldr	r0, [pc, #68]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 800126e:	f005 ffc1 	bl	80071f4 <HAL_UART_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001278:	f7ff fe22 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800127c:	2100      	movs	r1, #0
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001280:	f007 f961 	bl	8008546 <HAL_UARTEx_SetTxFifoThreshold>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800128a:	f7ff fe19 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800128e:	2100      	movs	r1, #0
 8001290:	4808      	ldr	r0, [pc, #32]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 8001292:	f007 f996 	bl	80085c2 <HAL_UARTEx_SetRxFifoThreshold>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800129c:	f7ff fe10 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012a0:	4804      	ldr	r0, [pc, #16]	; (80012b4 <MX_USART2_UART_Init+0x90>)
 80012a2:	f007 f917 	bl	80084d4 <HAL_UARTEx_DisableFifoMode>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012ac:	f7ff fe08 	bl	8000ec0 <Error_Handler>
  }

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	2000021c 	.word	0x2000021c
 80012b8:	40004400 	.word	0x40004400

080012bc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80012c0:	4b22      	ldr	r3, [pc, #136]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012c2:	4a23      	ldr	r2, [pc, #140]	; (8001350 <MX_USART3_UART_Init+0x94>)
 80012c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012c6:	4b21      	ldr	r3, [pc, #132]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012d4:	4b1d      	ldr	r3, [pc, #116]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012da:	4b1c      	ldr	r3, [pc, #112]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012e2:	220c      	movs	r2, #12
 80012e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e6:	4b19      	ldr	r3, [pc, #100]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ec:	4b17      	ldr	r3, [pc, #92]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012f2:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_USART3_UART_Init+0x90>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012fe:	4b13      	ldr	r3, [pc, #76]	; (800134c <MX_USART3_UART_Init+0x90>)
 8001300:	2200      	movs	r2, #0
 8001302:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001304:	4811      	ldr	r0, [pc, #68]	; (800134c <MX_USART3_UART_Init+0x90>)
 8001306:	f005 ff75 	bl	80071f4 <HAL_UART_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001310:	f7ff fdd6 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001314:	2100      	movs	r1, #0
 8001316:	480d      	ldr	r0, [pc, #52]	; (800134c <MX_USART3_UART_Init+0x90>)
 8001318:	f007 f915 	bl	8008546 <HAL_UARTEx_SetTxFifoThreshold>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001322:	f7ff fdcd 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001326:	2100      	movs	r1, #0
 8001328:	4808      	ldr	r0, [pc, #32]	; (800134c <MX_USART3_UART_Init+0x90>)
 800132a:	f007 f94a 	bl	80085c2 <HAL_UARTEx_SetRxFifoThreshold>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001334:	f7ff fdc4 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001338:	4804      	ldr	r0, [pc, #16]	; (800134c <MX_USART3_UART_Init+0x90>)
 800133a:	f007 f8cb 	bl	80084d4 <HAL_UARTEx_DisableFifoMode>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001344:	f7ff fdbc 	bl	8000ec0 <Error_Handler>
  }

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000190 	.word	0x20000190
 8001350:	40004800 	.word	0x40004800

08001354 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	; 0x30
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a48      	ldr	r2, [pc, #288]	; (8001494 <HAL_UART_MspInit+0x140>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d155      	bne.n	8001422 <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001376:	4b48      	ldr	r3, [pc, #288]	; (8001498 <HAL_UART_MspInit+0x144>)
 8001378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800137c:	4a46      	ldr	r2, [pc, #280]	; (8001498 <HAL_UART_MspInit+0x144>)
 800137e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001382:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001386:	4b44      	ldr	r3, [pc, #272]	; (8001498 <HAL_UART_MspInit+0x144>)
 8001388:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800138c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001390:	61bb      	str	r3, [r7, #24]
 8001392:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	4b40      	ldr	r3, [pc, #256]	; (8001498 <HAL_UART_MspInit+0x144>)
 8001396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800139a:	4a3f      	ldr	r2, [pc, #252]	; (8001498 <HAL_UART_MspInit+0x144>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013a4:	4b3c      	ldr	r3, [pc, #240]	; (8001498 <HAL_UART_MspInit+0x144>)
 80013a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b2:	4b39      	ldr	r3, [pc, #228]	; (8001498 <HAL_UART_MspInit+0x144>)
 80013b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013b8:	4a37      	ldr	r2, [pc, #220]	; (8001498 <HAL_UART_MspInit+0x144>)
 80013ba:	f043 0308 	orr.w	r3, r3, #8
 80013be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013c2:	4b35      	ldr	r3, [pc, #212]	; (8001498 <HAL_UART_MspInit+0x144>)
 80013c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = WIFI_TX_Pin;
 80013d0:	2308      	movs	r3, #8
 80013d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013e0:	2307      	movs	r3, #7
 80013e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	482c      	ldr	r0, [pc, #176]	; (800149c <HAL_UART_MspInit+0x148>)
 80013ec:	f001 fd5c 	bl	8002ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WIFI_RX_Pin;
 80013f0:	2320      	movs	r3, #32
 80013f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001400:	2307      	movs	r3, #7
 8001402:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 031c 	add.w	r3, r7, #28
 8001408:	4619      	mov	r1, r3
 800140a:	4825      	ldr	r0, [pc, #148]	; (80014a0 <HAL_UART_MspInit+0x14c>)
 800140c:	f001 fd4c 	bl	8002ea8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2026      	movs	r0, #38	; 0x26
 8001416:	f001 face 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800141a:	2026      	movs	r0, #38	; 0x26
 800141c:	f001 fae5 	bl	80029ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001420:	e033      	b.n	800148a <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART3)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a1f      	ldr	r2, [pc, #124]	; (80014a4 <HAL_UART_MspInit+0x150>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d12e      	bne.n	800148a <HAL_UART_MspInit+0x136>
    __HAL_RCC_USART3_CLK_ENABLE();
 800142c:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <HAL_UART_MspInit+0x144>)
 800142e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001432:	4a19      	ldr	r2, [pc, #100]	; (8001498 <HAL_UART_MspInit+0x144>)
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <HAL_UART_MspInit+0x144>)
 800143e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001442:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800144a:	4b13      	ldr	r3, [pc, #76]	; (8001498 <HAL_UART_MspInit+0x144>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001450:	4a11      	ldr	r2, [pc, #68]	; (8001498 <HAL_UART_MspInit+0x144>)
 8001452:	f043 0308 	orr.w	r3, r3, #8
 8001456:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800145a:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <HAL_UART_MspInit+0x144>)
 800145c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001460:	f003 0308 	and.w	r3, r3, #8
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001468:	f44f 7340 	mov.w	r3, #768	; 0x300
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146e:	2302      	movs	r3, #2
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001476:	2300      	movs	r3, #0
 8001478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800147a:	2307      	movs	r3, #7
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	4619      	mov	r1, r3
 8001484:	4806      	ldr	r0, [pc, #24]	; (80014a0 <HAL_UART_MspInit+0x14c>)
 8001486:	f001 fd0f 	bl	8002ea8 <HAL_GPIO_Init>
}
 800148a:	bf00      	nop
 800148c:	3730      	adds	r7, #48	; 0x30
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40004400 	.word	0x40004400
 8001498:	58024400 	.word	0x58024400
 800149c:	58020000 	.word	0x58020000
 80014a0:	58020c00 	.word	0x58020c00
 80014a4:	40004800 	.word	0x40004800

080014a8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80014ac:	4b15      	ldr	r3, [pc, #84]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014ae:	4a16      	ldr	r2, [pc, #88]	; (8001508 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80014b0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80014b2:	4b14      	ldr	r3, [pc, #80]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014b4:	2209      	movs	r2, #9
 80014b6:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014ba:	2202      	movs	r2, #2
 80014bc:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014c6:	2202      	movs	r2, #2
 80014c8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014de:	2201      	movs	r2, #1
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80014f0:	f001 fed2 	bl	8003298 <HAL_PCD_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80014fa:	f7ff fce1 	bl	8000ec0 <Error_Handler>
  }

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200002a8 	.word	0x200002a8
 8001508:	40080000 	.word	0x40080000

0800150c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a21      	ldr	r2, [pc, #132]	; (80015b0 <HAL_PCD_MspInit+0xa4>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d13b      	bne.n	80015a6 <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 8001530:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001534:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 8001536:	f043 0301 	orr.w	r3, r3, #1
 800153a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800153e:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 8001540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001544:	f003 0301 	and.w	r3, r3, #1
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800154c:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800155e:	230a      	movs	r3, #10
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4813      	ldr	r0, [pc, #76]	; (80015b8 <HAL_PCD_MspInit+0xac>)
 800156a:	f001 fc9d 	bl	8002ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800156e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	480d      	ldr	r0, [pc, #52]	; (80015b8 <HAL_PCD_MspInit+0xac>)
 8001584:	f001 fc90 	bl	8002ea8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001588:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 800158a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800158e:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 8001590:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001594:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <HAL_PCD_MspInit+0xa8>)
 800159a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800159e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80015a6:	bf00      	nop
 80015a8:	3728      	adds	r7, #40	; 0x28
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40080000 	.word	0x40080000
 80015b4:	58024400 	.word	0x58024400
 80015b8:	58020000 	.word	0x58020000

080015bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f4 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80015c0:	f7ff f80a 	bl	80005d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015c6:	e003      	b.n	80015d0 <LoopCopyDataInit>

080015c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015c8:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80015ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015ce:	3104      	adds	r1, #4

080015d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015d0:	480a      	ldr	r0, [pc, #40]	; (80015fc <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80015d2:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80015d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015d8:	d3f6      	bcc.n	80015c8 <CopyDataInit>
  ldr  r2, =_sbss
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80015dc:	e002      	b.n	80015e4 <LoopFillZerobss>

080015de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015e0:	f842 3b04 	str.w	r3, [r2], #4

080015e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80015e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015e8:	d3f9      	bcc.n	80015de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ea:	f007 fb3b 	bl	8008c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ee:	f7ff fb21 	bl	8000c34 <main>
  bx  lr    
 80015f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015f4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80015f8:	08008d1c 	.word	0x08008d1c
  ldr  r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001600:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8001604:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8001608:	200006b4 	.word	0x200006b4

0800160c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC3_IRQHandler>
	...

08001610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001616:	2003      	movs	r0, #3
 8001618:	f001 f9c2 	bl	80029a0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800161c:	f002 fdb4 	bl	8004188 <HAL_RCC_GetSysClockFreq>
 8001620:	4601      	mov	r1, r0
 8001622:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_Init+0x68>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	4a13      	ldr	r2, [pc, #76]	; (800167c <HAL_Init+0x6c>)
 800162e:	5cd3      	ldrb	r3, [r2, r3]
 8001630:	f003 031f 	and.w	r3, r3, #31
 8001634:	fa21 f303 	lsr.w	r3, r1, r3
 8001638:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800163a:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <HAL_Init+0x68>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_Init+0x6c>)
 8001644:	5cd3      	ldrb	r3, [r2, r3]
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	fa22 f303 	lsr.w	r3, r2, r3
 8001650:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <HAL_Init+0x70>)
 8001652:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001654:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <HAL_Init+0x74>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800165a:	2000      	movs	r0, #0
 800165c:	f000 f814 	bl	8001688 <HAL_InitTick>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e002      	b.n	8001670 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800166a:	f7ff fc31 	bl	8000ed0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	58024400 	.word	0x58024400
 800167c:	08008ce4 	.word	0x08008ce4
 8001680:	20000004 	.word	0x20000004
 8001684:	20000000 	.word	0x20000000

08001688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <HAL_InitTick+0x60>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e021      	b.n	80016e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800169c:	4b13      	ldr	r3, [pc, #76]	; (80016ec <HAL_InitTick+0x64>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_InitTick+0x60>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4619      	mov	r1, r3
 80016a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f001 f9a7 	bl	8002a06 <HAL_SYSTICK_Config>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e00e      	b.n	80016e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b0f      	cmp	r3, #15
 80016c6:	d80a      	bhi.n	80016de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c8:	2200      	movs	r2, #0
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016d0:	f001 f971 	bl	80029b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d4:	4a06      	ldr	r2, [pc, #24]	; (80016f0 <HAL_InitTick+0x68>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	2000000c 	.word	0x2000000c
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000008 	.word	0x20000008

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_IncTick+0x20>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_IncTick+0x24>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4413      	add	r3, r2
 8001704:	4a04      	ldr	r2, [pc, #16]	; (8001718 <HAL_IncTick+0x24>)
 8001706:	6013      	str	r3, [r2, #0]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	2000000c 	.word	0x2000000c
 8001718:	200006b0 	.word	0x200006b0

0800171c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return uwTick;
 8001720:	4b03      	ldr	r3, [pc, #12]	; (8001730 <HAL_GetTick+0x14>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	200006b0 	.word	0x200006b0

08001734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800173c:	f7ff ffee 	bl	800171c <HAL_GetTick>
 8001740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800174c:	d005      	beq.n	800175a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <HAL_Delay+0x40>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	461a      	mov	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4413      	add	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800175a:	bf00      	nop
 800175c:	f7ff ffde 	bl	800171c <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d8f7      	bhi.n	800175c <HAL_Delay+0x28>
  {
  }
}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000000c 	.word	0x2000000c

08001778 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800177c:	4b03      	ldr	r3, [pc, #12]	; (800178c <HAL_GetREVID+0x14>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	0c1b      	lsrs	r3, r3, #16
}
 8001782:	4618      	mov	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	5c001000 	.word	0x5c001000

08001790 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	609a      	str	r2, [r3, #8]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
 80017be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	609a      	str	r2, [r3, #8]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b087      	sub	sp, #28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
 8001804:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3360      	adds	r3, #96	; 0x60
 800180a:	461a      	mov	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	430b      	orrs	r3, r1
 8001826:	431a      	orrs	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800182c:	bf00      	nop
 800182e:	371c      	adds	r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	f003 031f 	and.w	r3, r3, #31
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	431a      	orrs	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	611a      	str	r2, [r3, #16]
}
 800185e:	bf00      	nop
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800186a:	b480      	push	{r7}
 800186c:	b087      	sub	sp, #28
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	3360      	adds	r3, #96	; 0x60
 800187a:	461a      	mov	r2, r3
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	431a      	orrs	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	601a      	str	r2, [r3, #0]
  }
}
 8001894:	bf00      	nop
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	3330      	adds	r3, #48	; 0x30
 80018b0:	461a      	mov	r2, r3
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	f003 030c 	and.w	r3, r3, #12
 80018bc:	4413      	add	r3, r2
 80018be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	f003 031f 	and.w	r3, r3, #31
 80018ca:	211f      	movs	r1, #31
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	0e9b      	lsrs	r3, r3, #26
 80018d8:	f003 011f 	and.w	r1, r3, #31
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	f003 031f 	and.w	r3, r3, #31
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	431a      	orrs	r2, r3
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018ec:	bf00      	nop
 80018ee:	371c      	adds	r7, #28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3314      	adds	r3, #20
 8001908:	461a      	mov	r2, r3
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	0e5b      	lsrs	r3, r3, #25
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	4413      	add	r3, r2
 8001916:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	0d1b      	lsrs	r3, r3, #20
 8001920:	f003 031f 	and.w	r3, r3, #31
 8001924:	2107      	movs	r1, #7
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	401a      	ands	r2, r3
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	0d1b      	lsrs	r3, r3, #20
 8001932:	f003 031f 	and.w	r3, r3, #31
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	431a      	orrs	r2, r3
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001942:	bf00      	nop
 8001944:	371c      	adds	r7, #28
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001968:	43db      	mvns	r3, r3
 800196a:	401a      	ands	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f003 0318 	and.w	r3, r3, #24
 8001972:	4908      	ldr	r1, [pc, #32]	; (8001994 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001974:	40d9      	lsrs	r1, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	400b      	ands	r3, r1
 800197a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800197e:	431a      	orrs	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	000fffff 	.word	0x000fffff

08001998 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6093      	str	r3, [r2, #8]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	5fffffc0 	.word	0x5fffffc0

080019bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019d0:	d101      	bne.n	80019d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <LL_ADC_EnableInternalRegulator+0x24>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	6fffffc0 	.word	0x6fffffc0

08001a0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001a20:	d101      	bne.n	8001a26 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d101      	bne.n	8001a4c <LL_ADC_IsEnabled+0x18>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <LL_ADC_IsEnabled+0x1a>
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	d101      	bne.n	8001a72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d101      	bne.n	8001a98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a94:	2301      	movs	r3, #1
 8001a96:	e000      	b.n	8001a9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e18e      	b.n	8001de0 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d109      	bne.n	8001ae4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7fe fef9 	bl	80008c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff67 	bl	80019bc <LL_ADC_IsDeepPowerDownEnabled>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d004      	beq.n	8001afe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff4d 	bl	8001998 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff82 	bl	8001a0c <LL_ADC_IsInternalRegulatorEnabled>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d113      	bne.n	8001b36 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff ff66 	bl	80019e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001b18:	4b9a      	ldr	r3, [pc, #616]	; (8001d84 <HAL_ADC_Init+0x2dc>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	4a9a      	ldr	r2, [pc, #616]	; (8001d88 <HAL_ADC_Init+0x2e0>)
 8001b20:	fba2 2303 	umull	r2, r3, r2, r3
 8001b24:	099b      	lsrs	r3, r3, #6
 8001b26:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b28:	e002      	b.n	8001b30 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f9      	bne.n	8001b2a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff66 	bl	8001a0c <LL_ADC_IsInternalRegulatorEnabled>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d10d      	bne.n	8001b62 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b4a:	f043 0210 	orr.w	r2, r3, #16
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b56:	f043 0201 	orr.w	r2, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff ff77 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001b6c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b72:	f003 0310 	and.w	r3, r3, #16
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f040 8129 	bne.w	8001dce <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f040 8125 	bne.w	8001dce <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b88:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b8c:	f043 0202 	orr.w	r2, r3, #2
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff4b 	bl	8001a34 <LL_ADC_IsEnabled>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d136      	bne.n	8001c12 <HAL_ADC_Init+0x16a>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a78      	ldr	r2, [pc, #480]	; (8001d8c <HAL_ADC_Init+0x2e4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d004      	beq.n	8001bb8 <HAL_ADC_Init+0x110>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a77      	ldr	r2, [pc, #476]	; (8001d90 <HAL_ADC_Init+0x2e8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d10e      	bne.n	8001bd6 <HAL_ADC_Init+0x12e>
 8001bb8:	4874      	ldr	r0, [pc, #464]	; (8001d8c <HAL_ADC_Init+0x2e4>)
 8001bba:	f7ff ff3b 	bl	8001a34 <LL_ADC_IsEnabled>
 8001bbe:	4604      	mov	r4, r0
 8001bc0:	4873      	ldr	r0, [pc, #460]	; (8001d90 <HAL_ADC_Init+0x2e8>)
 8001bc2:	f7ff ff37 	bl	8001a34 <LL_ADC_IsEnabled>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4323      	orrs	r3, r4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	bf0c      	ite	eq
 8001bce:	2301      	moveq	r3, #1
 8001bd0:	2300      	movne	r3, #0
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	e008      	b.n	8001be8 <HAL_ADC_Init+0x140>
 8001bd6:	486f      	ldr	r0, [pc, #444]	; (8001d94 <HAL_ADC_Init+0x2ec>)
 8001bd8:	f7ff ff2c 	bl	8001a34 <LL_ADC_IsEnabled>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bf0c      	ite	eq
 8001be2:	2301      	moveq	r3, #1
 8001be4:	2300      	movne	r3, #0
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d012      	beq.n	8001c12 <HAL_ADC_Init+0x16a>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a66      	ldr	r2, [pc, #408]	; (8001d8c <HAL_ADC_Init+0x2e4>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d004      	beq.n	8001c00 <HAL_ADC_Init+0x158>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a65      	ldr	r2, [pc, #404]	; (8001d90 <HAL_ADC_Init+0x2e8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d101      	bne.n	8001c04 <HAL_ADC_Init+0x15c>
 8001c00:	4a65      	ldr	r2, [pc, #404]	; (8001d98 <HAL_ADC_Init+0x2f0>)
 8001c02:	e000      	b.n	8001c06 <HAL_ADC_Init+0x15e>
 8001c04:	4a65      	ldr	r2, [pc, #404]	; (8001d9c <HAL_ADC_Init+0x2f4>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	f7ff fdbf 	bl	8001790 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001c12:	f7ff fdb1 	bl	8001778 <HAL_GetREVID>
 8001c16:	4602      	mov	r2, r0
 8001c18:	f241 0303 	movw	r3, #4099	; 0x1003
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d914      	bls.n	8001c4a <HAL_ADC_Init+0x1a2>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2b10      	cmp	r3, #16
 8001c26:	d110      	bne.n	8001c4a <HAL_ADC_Init+0x1a2>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	7d5b      	ldrb	r3, [r3, #21]
 8001c2c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c32:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c38:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	7f1b      	ldrb	r3, [r3, #28]
 8001c3e:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c40:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c42:	f043 030c 	orr.w	r3, r3, #12
 8001c46:	61bb      	str	r3, [r7, #24]
 8001c48:	e00d      	b.n	8001c66 <HAL_ADC_Init+0x1be>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7d5b      	ldrb	r3, [r3, #21]
 8001c4e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c54:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c5a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	7f1b      	ldrb	r3, [r3, #28]
 8001c60:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	7f1b      	ldrb	r3, [r3, #28]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d106      	bne.n	8001c7c <HAL_ADC_Init+0x1d4>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	045b      	lsls	r3, r3, #17
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d009      	beq.n	8001c98 <HAL_ADC_Init+0x1f0>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c88:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	4b40      	ldr	r3, [pc, #256]	; (8001da0 <HAL_ADC_Init+0x2f8>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	69b9      	ldr	r1, [r7, #24]
 8001ca8:	430b      	orrs	r3, r1
 8001caa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fed2 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001cb6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fedf 	bl	8001a80 <LL_ADC_INJ_IsConversionOngoing>
 8001cc2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d14a      	bne.n	8001d60 <HAL_ADC_Init+0x2b8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d147      	bne.n	8001d60 <HAL_ADC_Init+0x2b8>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	7d1b      	ldrb	r3, [r3, #20]
 8001cd4:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	4b2f      	ldr	r3, [pc, #188]	; (8001da4 <HAL_ADC_Init+0x2fc>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	69b9      	ldr	r1, [r7, #24]
 8001cee:	430b      	orrs	r3, r1
 8001cf0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d11b      	bne.n	8001d34 <HAL_ADC_Init+0x28c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d00:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	691a      	ldr	r2, [r3, #16]
 8001d08:	4b27      	ldr	r3, [pc, #156]	; (8001da8 <HAL_ADC_Init+0x300>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d10:	3a01      	subs	r2, #1
 8001d12:	0411      	lsls	r1, r2, #16
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d18:	4311      	orrs	r1, r2
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001d1e:	4311      	orrs	r1, r2
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001d24:	430a      	orrs	r2, r1
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f042 0201 	orr.w	r2, r2, #1
 8001d30:	611a      	str	r2, [r3, #16]
 8001d32:	e007      	b.n	8001d44 <HAL_ADC_Init+0x29c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	691a      	ldr	r2, [r3, #16]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0201 	bic.w	r2, r2, #1
 8001d42:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 fb58 	bl	8002410 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d121      	bne.n	8001dac <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	f023 010f 	bic.w	r1, r3, #15
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	1e5a      	subs	r2, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d80:	e01c      	b.n	8001dbc <HAL_ADC_Init+0x314>
 8001d82:	bf00      	nop
 8001d84:	20000000 	.word	0x20000000
 8001d88:	053e2d63 	.word	0x053e2d63
 8001d8c:	40022000 	.word	0x40022000
 8001d90:	40022100 	.word	0x40022100
 8001d94:	58026000 	.word	0x58026000
 8001d98:	40022300 	.word	0x40022300
 8001d9c:	58026300 	.word	0x58026300
 8001da0:	fff0c003 	.word	0xfff0c003
 8001da4:	ffffbffc 	.word	0xffffbffc
 8001da8:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f022 020f 	bic.w	r2, r2, #15
 8001dba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc0:	f023 0303 	bic.w	r3, r3, #3
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	655a      	str	r2, [r3, #84]	; 0x54
 8001dcc:	e007      	b.n	8001dde <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	f043 0210 	orr.w	r2, r3, #16
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3724      	adds	r7, #36	; 0x24
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd90      	pop	{r4, r7, pc}

08001de8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b099      	sub	sp, #100	; 0x64
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4a99      	ldr	r2, [pc, #612]	; (8002068 <HAL_ADC_ConfigChannel+0x280>)
 8001e02:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x2a>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e2e6      	b.n	80023e0 <HAL_ADC_ConfigChannel+0x5f8>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fe1b 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f040 82cb 	bne.w	80023c2 <HAL_ADC_ConfigChannel+0x5da>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d108      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x62>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	0e9b      	lsrs	r3, r3, #26
 8001e3e:	f003 031f 	and.w	r3, r3, #31
 8001e42:	2201      	movs	r2, #1
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	e00f      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x82>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	2201      	movs	r2, #1
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	69d1      	ldr	r1, [r2, #28]
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	430b      	orrs	r3, r1
 8001e76:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6818      	ldr	r0, [r3, #0]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	6859      	ldr	r1, [r3, #4]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	461a      	mov	r2, r3
 8001e86:	f7ff fd0b 	bl	80018a0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fde3 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001e94:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fdf0 	bl	8001a80 <LL_ADC_INJ_IsConversionOngoing>
 8001ea0:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ea2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f040 80b3 	bne.w	8002010 <HAL_ADC_ConfigChannel+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f040 80af 	bne.w	8002010 <HAL_ADC_ConfigChannel+0x228>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	6819      	ldr	r1, [r3, #0]
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	f7ff fd1a 	bl	80018f8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ec4:	4b69      	ldr	r3, [pc, #420]	; (800206c <HAL_ADC_ConfigChannel+0x284>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001ecc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ed0:	d10b      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x102>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	695a      	ldr	r2, [r3, #20]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	e01d      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x13e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 0310 	and.w	r3, r3, #16
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10b      	bne.n	8001f10 <HAL_ADC_ConfigChannel+0x128>
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	695a      	ldr	r2, [r3, #20]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	e00a      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x13e>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	089b      	lsrs	r3, r3, #2
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	653b      	str	r3, [r7, #80]	; 0x50
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d027      	beq.n	8001f80 <HAL_ADC_ConfigChannel+0x198>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	6919      	ldr	r1, [r3, #16]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f3e:	f7ff fc5b 	bl	80017f8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	6919      	ldr	r1, [r3, #16]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	7e5b      	ldrb	r3, [r3, #25]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d102      	bne.n	8001f58 <HAL_ADC_ConfigChannel+0x170>
 8001f52:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001f56:	e000      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x172>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f7ff fc85 	bl	800186a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	6919      	ldr	r1, [r3, #16]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	7e1b      	ldrb	r3, [r3, #24]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d102      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x18e>
 8001f70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f74:	e000      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x190>
 8001f76:	2300      	movs	r3, #0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	f7ff fc5d 	bl	8001838 <LL_ADC_SetDataRightShift>
 8001f7e:	e047      	b.n	8002010 <HAL_ADC_ConfigChannel+0x228>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	069b      	lsls	r3, r3, #26
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d107      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1bc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fa2:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001faa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	069b      	lsls	r3, r3, #26
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d107      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x1e0>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fc6:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001fce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	069b      	lsls	r3, r3, #26
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d107      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x204>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fea:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ff2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	069b      	lsls	r3, r3, #26
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d107      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x228>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800200e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fd0d 	bl	8001a34 <LL_ADC_IsEnabled>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	f040 81d9 	bne.w	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	6819      	ldr	r1, [r3, #0]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	461a      	mov	r2, r3
 8002030:	f7ff fc8e 	bl	8001950 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4a0b      	ldr	r2, [pc, #44]	; (8002068 <HAL_ADC_ConfigChannel+0x280>)
 800203a:	4293      	cmp	r3, r2
 800203c:	f040 8101 	bne.w	8002242 <HAL_ADC_ConfigChannel+0x45a>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10f      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x288>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	0e9b      	lsrs	r3, r3, #26
 8002056:	3301      	adds	r3, #1
 8002058:	f003 031f 	and.w	r3, r3, #31
 800205c:	2b09      	cmp	r3, #9
 800205e:	bf94      	ite	ls
 8002060:	2301      	movls	r3, #1
 8002062:	2300      	movhi	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	e016      	b.n	8002096 <HAL_ADC_ConfigChannel+0x2ae>
 8002068:	47ff0000 	.word	0x47ff0000
 800206c:	5c001000 	.word	0x5c001000
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002076:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800207e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002080:	fab3 f383 	clz	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	3301      	adds	r3, #1
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	2b09      	cmp	r3, #9
 800208e:	bf94      	ite	ls
 8002090:	2301      	movls	r3, #1
 8002092:	2300      	movhi	r3, #0
 8002094:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002096:	2b00      	cmp	r3, #0
 8002098:	d064      	beq.n	8002164 <HAL_ADC_ConfigChannel+0x37c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d107      	bne.n	80020b6 <HAL_ADC_ConfigChannel+0x2ce>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	0e9b      	lsrs	r3, r3, #26
 80020ac:	3301      	adds	r3, #1
 80020ae:	069b      	lsls	r3, r3, #26
 80020b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020b4:	e00e      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x2ec>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	3301      	adds	r3, #1
 80020ce:	069b      	lsls	r3, r3, #26
 80020d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x30c>
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	0e9b      	lsrs	r3, r3, #26
 80020e6:	3301      	adds	r3, #1
 80020e8:	f003 031f 	and.w	r3, r3, #31
 80020ec:	2101      	movs	r1, #1
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	e010      	b.n	8002116 <HAL_ADC_ConfigChannel+0x32e>
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fc:	fa93 f3a3 	rbit	r3, r3
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002104:	fab3 f383 	clz	r3, r3
 8002108:	b2db      	uxtb	r3, r3
 800210a:	3301      	adds	r3, #1
 800210c:	f003 031f 	and.w	r3, r3, #31
 8002110:	2101      	movs	r1, #1
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	ea42 0103 	orr.w	r1, r2, r3
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10a      	bne.n	800213c <HAL_ADC_ConfigChannel+0x354>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0e9b      	lsrs	r3, r3, #26
 800212c:	3301      	adds	r3, #1
 800212e:	f003 021f 	and.w	r2, r3, #31
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	051b      	lsls	r3, r3, #20
 800213a:	e011      	b.n	8002160 <HAL_ADC_ConfigChannel+0x378>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002144:	fa93 f3a3 	rbit	r3, r3
 8002148:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800214a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	3301      	adds	r3, #1
 8002154:	f003 021f 	and.w	r2, r3, #31
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002160:	430b      	orrs	r3, r1
 8002162:	e069      	b.n	8002238 <HAL_ADC_ConfigChannel+0x450>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800216c:	2b00      	cmp	r3, #0
 800216e:	d107      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x398>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	0e9b      	lsrs	r3, r3, #26
 8002176:	3301      	adds	r3, #1
 8002178:	069b      	lsls	r3, r3, #26
 800217a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800217e:	e00e      	b.n	800219e <HAL_ADC_ConfigChannel+0x3b6>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	fa93 f3a3 	rbit	r3, r3
 800218c:	61fb      	str	r3, [r7, #28]
  return result;
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	3301      	adds	r3, #1
 8002198:	069b      	lsls	r3, r3, #26
 800219a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <HAL_ADC_ConfigChannel+0x3d6>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	0e9b      	lsrs	r3, r3, #26
 80021b0:	3301      	adds	r3, #1
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	2101      	movs	r1, #1
 80021b8:	fa01 f303 	lsl.w	r3, r1, r3
 80021bc:	e010      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x3f8>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	617b      	str	r3, [r7, #20]
  return result;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	f003 031f 	and.w	r3, r3, #31
 80021da:	2101      	movs	r1, #1
 80021dc:	fa01 f303 	lsl.w	r3, r1, r3
 80021e0:	ea42 0103 	orr.w	r1, r2, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10d      	bne.n	800220c <HAL_ADC_ConfigChannel+0x424>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	0e9b      	lsrs	r3, r3, #26
 80021f6:	3301      	adds	r3, #1
 80021f8:	f003 021f 	and.w	r2, r3, #31
 80021fc:	4613      	mov	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4413      	add	r3, r2
 8002202:	3b1e      	subs	r3, #30
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800220a:	e014      	b.n	8002236 <HAL_ADC_ConfigChannel+0x44e>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	fa93 f3a3 	rbit	r3, r3
 8002218:	60fb      	str	r3, [r7, #12]
  return result;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	fab3 f383 	clz	r3, r3
 8002220:	b2db      	uxtb	r3, r3
 8002222:	3301      	adds	r3, #1
 8002224:	f003 021f 	and.w	r2, r3, #31
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	3b1e      	subs	r3, #30
 8002230:	051b      	lsls	r3, r3, #20
 8002232:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002236:	430b      	orrs	r3, r1
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	6892      	ldr	r2, [r2, #8]
 800223c:	4619      	mov	r1, r3
 800223e:	f7ff fb5b 	bl	80018f8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f280 80c4 	bge.w	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a65      	ldr	r2, [pc, #404]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d004      	beq.n	8002260 <HAL_ADC_ConfigChannel+0x478>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a64      	ldr	r2, [pc, #400]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d101      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x47c>
 8002260:	4b63      	ldr	r3, [pc, #396]	; (80023f0 <HAL_ADC_ConfigChannel+0x608>)
 8002262:	e000      	b.n	8002266 <HAL_ADC_ConfigChannel+0x47e>
 8002264:	4b63      	ldr	r3, [pc, #396]	; (80023f4 <HAL_ADC_ConfigChannel+0x60c>)
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fab8 	bl	80017dc <LL_ADC_GetCommonPathInternalCh>
 800226c:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a5d      	ldr	r2, [pc, #372]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d004      	beq.n	8002282 <HAL_ADC_ConfigChannel+0x49a>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a5b      	ldr	r2, [pc, #364]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d10e      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x4b8>
 8002282:	4859      	ldr	r0, [pc, #356]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 8002284:	f7ff fbd6 	bl	8001a34 <LL_ADC_IsEnabled>
 8002288:	4604      	mov	r4, r0
 800228a:	4858      	ldr	r0, [pc, #352]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 800228c:	f7ff fbd2 	bl	8001a34 <LL_ADC_IsEnabled>
 8002290:	4603      	mov	r3, r0
 8002292:	4323      	orrs	r3, r4
 8002294:	2b00      	cmp	r3, #0
 8002296:	bf0c      	ite	eq
 8002298:	2301      	moveq	r3, #1
 800229a:	2300      	movne	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	e008      	b.n	80022b2 <HAL_ADC_ConfigChannel+0x4ca>
 80022a0:	4855      	ldr	r0, [pc, #340]	; (80023f8 <HAL_ADC_ConfigChannel+0x610>)
 80022a2:	f7ff fbc7 	bl	8001a34 <LL_ADC_IsEnabled>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	bf0c      	ite	eq
 80022ac:	2301      	moveq	r3, #1
 80022ae:	2300      	movne	r3, #0
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d07b      	beq.n	80023ae <HAL_ADC_ConfigChannel+0x5c6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a50      	ldr	r2, [pc, #320]	; (80023fc <HAL_ADC_ConfigChannel+0x614>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d12e      	bne.n	800231e <HAL_ADC_ConfigChannel+0x536>
 80022c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d129      	bne.n	800231e <HAL_ADC_ConfigChannel+0x536>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a4a      	ldr	r2, [pc, #296]	; (80023f8 <HAL_ADC_ConfigChannel+0x610>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d17f      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a43      	ldr	r2, [pc, #268]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d004      	beq.n	80022e8 <HAL_ADC_ConfigChannel+0x500>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a42      	ldr	r2, [pc, #264]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d101      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x504>
 80022e8:	4a41      	ldr	r2, [pc, #260]	; (80023f0 <HAL_ADC_ConfigChannel+0x608>)
 80022ea:	e000      	b.n	80022ee <HAL_ADC_ConfigChannel+0x506>
 80022ec:	4a41      	ldr	r2, [pc, #260]	; (80023f4 <HAL_ADC_ConfigChannel+0x60c>)
 80022ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f7ff fa5d 	bl	80017b6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80022fc:	4b40      	ldr	r3, [pc, #256]	; (8002400 <HAL_ADC_ConfigChannel+0x618>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	099b      	lsrs	r3, r3, #6
 8002302:	4a40      	ldr	r2, [pc, #256]	; (8002404 <HAL_ADC_ConfigChannel+0x61c>)
 8002304:	fba2 2303 	umull	r2, r3, r2, r3
 8002308:	099b      	lsrs	r3, r3, #6
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800230e:	e002      	b.n	8002316 <HAL_ADC_ConfigChannel+0x52e>
              {
                wait_loop_index--;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	3b01      	subs	r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f9      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x528>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800231c:	e05a      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a39      	ldr	r2, [pc, #228]	; (8002408 <HAL_ADC_ConfigChannel+0x620>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d11e      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x57e>
 8002328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800232a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d119      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x57e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a30      	ldr	r2, [pc, #192]	; (80023f8 <HAL_ADC_ConfigChannel+0x610>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d14b      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a29      	ldr	r2, [pc, #164]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d004      	beq.n	8002350 <HAL_ADC_ConfigChannel+0x568>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a28      	ldr	r2, [pc, #160]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d101      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x56c>
 8002350:	4a27      	ldr	r2, [pc, #156]	; (80023f0 <HAL_ADC_ConfigChannel+0x608>)
 8002352:	e000      	b.n	8002356 <HAL_ADC_ConfigChannel+0x56e>
 8002354:	4a27      	ldr	r2, [pc, #156]	; (80023f4 <HAL_ADC_ConfigChannel+0x60c>)
 8002356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002358:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800235c:	4619      	mov	r1, r3
 800235e:	4610      	mov	r0, r2
 8002360:	f7ff fa29 	bl	80017b6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002364:	e036      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a28      	ldr	r2, [pc, #160]	; (800240c <HAL_ADC_ConfigChannel+0x624>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d131      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
 8002370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d12c      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a1e      	ldr	r2, [pc, #120]	; (80023f8 <HAL_ADC_ConfigChannel+0x610>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d127      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a17      	ldr	r2, [pc, #92]	; (80023e8 <HAL_ADC_ConfigChannel+0x600>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d004      	beq.n	8002398 <HAL_ADC_ConfigChannel+0x5b0>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a16      	ldr	r2, [pc, #88]	; (80023ec <HAL_ADC_ConfigChannel+0x604>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d101      	bne.n	800239c <HAL_ADC_ConfigChannel+0x5b4>
 8002398:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <HAL_ADC_ConfigChannel+0x608>)
 800239a:	e000      	b.n	800239e <HAL_ADC_ConfigChannel+0x5b6>
 800239c:	4a15      	ldr	r2, [pc, #84]	; (80023f4 <HAL_ADC_ConfigChannel+0x60c>)
 800239e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023a4:	4619      	mov	r1, r3
 80023a6:	4610      	mov	r0, r2
 80023a8:	f7ff fa05 	bl	80017b6 <LL_ADC_SetCommonPathInternalCh>
 80023ac:	e012      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	f043 0220 	orr.w	r2, r3, #32
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80023c0:	e008      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x5ec>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	f043 0220 	orr.w	r2, r3, #32
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80023dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3764      	adds	r7, #100	; 0x64
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd90      	pop	{r4, r7, pc}
 80023e8:	40022000 	.word	0x40022000
 80023ec:	40022100 	.word	0x40022100
 80023f0:	40022300 	.word	0x40022300
 80023f4:	58026300 	.word	0x58026300
 80023f8:	58026000 	.word	0x58026000
 80023fc:	cb840000 	.word	0xcb840000
 8002400:	20000000 	.word	0x20000000
 8002404:	053e2d63 	.word	0x053e2d63
 8002408:	c7520000 	.word	0xc7520000
 800240c:	cfb80000 	.word	0xcfb80000

08002410 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a70      	ldr	r2, [pc, #448]	; (80025e0 <ADC_ConfigureBoostMode+0x1d0>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d004      	beq.n	800242c <ADC_ConfigureBoostMode+0x1c>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a6f      	ldr	r2, [pc, #444]	; (80025e4 <ADC_ConfigureBoostMode+0x1d4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d109      	bne.n	8002440 <ADC_ConfigureBoostMode+0x30>
 800242c:	4b6e      	ldr	r3, [pc, #440]	; (80025e8 <ADC_ConfigureBoostMode+0x1d8>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002434:	2b00      	cmp	r3, #0
 8002436:	bf14      	ite	ne
 8002438:	2301      	movne	r3, #1
 800243a:	2300      	moveq	r3, #0
 800243c:	b2db      	uxtb	r3, r3
 800243e:	e008      	b.n	8002452 <ADC_ConfigureBoostMode+0x42>
 8002440:	4b6a      	ldr	r3, [pc, #424]	; (80025ec <ADC_ConfigureBoostMode+0x1dc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf14      	ite	ne
 800244c:	2301      	movne	r3, #1
 800244e:	2300      	moveq	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d01a      	beq.n	800248c <ADC_ConfigureBoostMode+0x7c>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002456:	f002 f809 	bl	800446c <HAL_RCC_GetHCLKFreq>
 800245a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002464:	d006      	beq.n	8002474 <ADC_ConfigureBoostMode+0x64>
 8002466:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800246a:	d00b      	beq.n	8002484 <ADC_ConfigureBoostMode+0x74>
 800246c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002470:	d000      	beq.n	8002474 <ADC_ConfigureBoostMode+0x64>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 8002472:	e05d      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	0c1b      	lsrs	r3, r3, #16
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002480:	60fb      	str	r3, [r7, #12]
        break;
 8002482:	e055      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 4UL;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	089b      	lsrs	r3, r3, #2
 8002488:	60fb      	str	r3, [r7, #12]
        break;
 800248a:	e051      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800248c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002490:	f002 ff36 	bl	8005300 <HAL_RCCEx_GetPeriphCLKFreq>
 8002494:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800249e:	d02a      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
 80024a0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80024a4:	d813      	bhi.n	80024ce <ADC_ConfigureBoostMode+0xbe>
 80024a6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80024aa:	d024      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
 80024ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80024b0:	d806      	bhi.n	80024c0 <ADC_ConfigureBoostMode+0xb0>
 80024b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80024b6:	d01e      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
 80024b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80024bc:	d01b      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 80024be:	e037      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 80024c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024c4:	d017      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
 80024c6:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80024ca:	d014      	beq.n	80024f6 <ADC_ConfigureBoostMode+0xe6>
        break;
 80024cc:	e030      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 80024ce:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80024d2:	d021      	beq.n	8002518 <ADC_ConfigureBoostMode+0x108>
 80024d4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80024d8:	d806      	bhi.n	80024e8 <ADC_ConfigureBoostMode+0xd8>
 80024da:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80024de:	d013      	beq.n	8002508 <ADC_ConfigureBoostMode+0xf8>
 80024e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024e4:	d014      	beq.n	8002510 <ADC_ConfigureBoostMode+0x100>
        break;
 80024e6:	e023      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 80024e8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80024ec:	d018      	beq.n	8002520 <ADC_ConfigureBoostMode+0x110>
 80024ee:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80024f2:	d019      	beq.n	8002528 <ADC_ConfigureBoostMode+0x118>
        break;
 80024f4:	e01c      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	0c9b      	lsrs	r3, r3, #18
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	fbb2 f3f3 	udiv	r3, r2, r3
 8002504:	60fb      	str	r3, [r7, #12]
        break;
 8002506:	e013      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 16UL;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	60fb      	str	r3, [r7, #12]
        break;
 800250e:	e00f      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 32UL;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	095b      	lsrs	r3, r3, #5
 8002514:	60fb      	str	r3, [r7, #12]
        break;
 8002516:	e00b      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 64UL;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	099b      	lsrs	r3, r3, #6
 800251c:	60fb      	str	r3, [r7, #12]
        break;
 800251e:	e007      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 128UL;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	09db      	lsrs	r3, r3, #7
 8002524:	60fb      	str	r3, [r7, #12]
        break;
 8002526:	e003      	b.n	8002530 <ADC_ConfigureBoostMode+0x120>
        freq /= 256UL;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	0a1b      	lsrs	r3, r3, #8
 800252c:	60fb      	str	r3, [r7, #12]
        break;
 800252e:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002530:	f7ff f922 	bl	8001778 <HAL_GetREVID>
 8002534:	4602      	mov	r2, r0
 8002536:	f241 0303 	movw	r3, #4099	; 0x1003
 800253a:	429a      	cmp	r2, r3
 800253c:	d815      	bhi.n	800256a <ADC_ConfigureBoostMode+0x15a>
  {
    if (freq > 20000000UL)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4a2b      	ldr	r2, [pc, #172]	; (80025f0 <ADC_ConfigureBoostMode+0x1e0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d908      	bls.n	8002558 <ADC_ConfigureBoostMode+0x148>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002554:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002556:	e03e      	b.n	80025d6 <ADC_ConfigureBoostMode+0x1c6>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002566:	609a      	str	r2, [r3, #8]
}
 8002568:	e035      	b.n	80025d6 <ADC_ConfigureBoostMode+0x1c6>
    freq /= 2U; /* divider by 2 for Rev.V */
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	085b      	lsrs	r3, r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a20      	ldr	r2, [pc, #128]	; (80025f4 <ADC_ConfigureBoostMode+0x1e4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d808      	bhi.n	800258a <ADC_ConfigureBoostMode+0x17a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002586:	609a      	str	r2, [r3, #8]
}
 8002588:	e025      	b.n	80025d6 <ADC_ConfigureBoostMode+0x1c6>
    else if (freq <= 12500000UL)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4a1a      	ldr	r2, [pc, #104]	; (80025f8 <ADC_ConfigureBoostMode+0x1e8>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d80a      	bhi.n	80025a8 <ADC_ConfigureBoostMode+0x198>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025a4:	609a      	str	r2, [r3, #8]
}
 80025a6:	e016      	b.n	80025d6 <ADC_ConfigureBoostMode+0x1c6>
    else if (freq <= 25000000UL)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4a14      	ldr	r2, [pc, #80]	; (80025fc <ADC_ConfigureBoostMode+0x1ec>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d80a      	bhi.n	80025c6 <ADC_ConfigureBoostMode+0x1b6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025c2:	609a      	str	r2, [r3, #8]
}
 80025c4:	e007      	b.n	80025d6 <ADC_ConfigureBoostMode+0x1c6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80025d4:	609a      	str	r2, [r3, #8]
}
 80025d6:	bf00      	nop
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40022000 	.word	0x40022000
 80025e4:	40022100 	.word	0x40022100
 80025e8:	40022300 	.word	0x40022300
 80025ec:	58026300 	.word	0x58026300
 80025f0:	01312d00 	.word	0x01312d00
 80025f4:	005f5e10 	.word	0x005f5e10
 80025f8:	00bebc20 	.word	0x00bebc20
 80025fc:	017d7840 	.word	0x017d7840

08002600 <LL_ADC_IsEnabled>:
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <LL_ADC_IsEnabled+0x18>
 8002614:	2301      	movs	r3, #1
 8002616:	e000      	b.n	800261a <LL_ADC_IsEnabled+0x1a>
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <LL_ADC_REG_IsConversionOngoing>:
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b04      	cmp	r3, #4
 8002638:	d101      	bne.n	800263e <LL_ADC_REG_IsConversionOngoing+0x18>
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b09f      	sub	sp, #124	; 0x7c
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002662:	2b01      	cmp	r3, #1
 8002664:	d101      	bne.n	800266a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002666:	2302      	movs	r3, #2
 8002668:	e0ba      	b.n	80027e0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a5c      	ldr	r2, [pc, #368]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d102      	bne.n	8002682 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800267c:	4b5b      	ldr	r3, [pc, #364]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	e001      	b.n	8002686 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d10b      	bne.n	80026a4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002690:	f043 0220 	orr.w	r2, r3, #32
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e09d      	b.n	80027e0 <HAL_ADCEx_MultiModeConfigChannel+0x194>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff ffbd 	bl	8002626 <LL_ADC_REG_IsConversionOngoing>
 80026ac:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff ffb7 	bl	8002626 <LL_ADC_REG_IsConversionOngoing>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d17f      	bne.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x172>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80026be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d17c      	bne.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x172>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a47      	ldr	r2, [pc, #284]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d004      	beq.n	80026d8 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a46      	ldr	r2, [pc, #280]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d101      	bne.n	80026dc <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80026d8:	4b45      	ldr	r3, [pc, #276]	; (80027f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80026da:	e000      	b.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x92>
 80026dc:	4b45      	ldr	r3, [pc, #276]	; (80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80026de:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d039      	beq.n	800275c <HAL_ADCEx_MultiModeConfigChannel+0x110>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80026e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	431a      	orrs	r2, r3
 80026f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026f8:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a3a      	ldr	r2, [pc, #232]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d004      	beq.n	800270e <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a38      	ldr	r2, [pc, #224]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d10e      	bne.n	800272c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800270e:	4836      	ldr	r0, [pc, #216]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8002710:	f7ff ff76 	bl	8002600 <LL_ADC_IsEnabled>
 8002714:	4604      	mov	r4, r0
 8002716:	4835      	ldr	r0, [pc, #212]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8002718:	f7ff ff72 	bl	8002600 <LL_ADC_IsEnabled>
 800271c:	4603      	mov	r3, r0
 800271e:	4323      	orrs	r3, r4
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	e008      	b.n	800273e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 800272c:	4832      	ldr	r0, [pc, #200]	; (80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800272e:	f7ff ff67 	bl	8002600 <LL_ADC_IsEnabled>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d047      	beq.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	4b2d      	ldr	r3, [pc, #180]	; (80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002748:	4013      	ands	r3, r2
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	6811      	ldr	r1, [r2, #0]
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	6892      	ldr	r2, [r2, #8]
 8002752:	430a      	orrs	r2, r1
 8002754:	431a      	orrs	r2, r3
 8002756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002758:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800275a:	e03a      	b.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800275c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002766:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a1e      	ldr	r2, [pc, #120]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d004      	beq.n	800277c <HAL_ADCEx_MultiModeConfigChannel+0x130>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a1d      	ldr	r2, [pc, #116]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d10e      	bne.n	800279a <HAL_ADCEx_MultiModeConfigChannel+0x14e>
 800277c:	481a      	ldr	r0, [pc, #104]	; (80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800277e:	f7ff ff3f 	bl	8002600 <LL_ADC_IsEnabled>
 8002782:	4604      	mov	r4, r0
 8002784:	4819      	ldr	r0, [pc, #100]	; (80027ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8002786:	f7ff ff3b 	bl	8002600 <LL_ADC_IsEnabled>
 800278a:	4603      	mov	r3, r0
 800278c:	4323      	orrs	r3, r4
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf0c      	ite	eq
 8002792:	2301      	moveq	r3, #1
 8002794:	2300      	movne	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	e008      	b.n	80027ac <HAL_ADCEx_MultiModeConfigChannel+0x160>
 800279a:	4817      	ldr	r0, [pc, #92]	; (80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800279c:	f7ff ff30 	bl	8002600 <LL_ADC_IsEnabled>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	bf0c      	ite	eq
 80027a6:	2301      	moveq	r3, #1
 80027a8:	2300      	movne	r3, #0
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d010      	beq.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80027ba:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80027bc:	e009      	b.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	f043 0220 	orr.w	r2, r3, #32
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80027d0:	e000      	b.n	80027d4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80027d2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80027dc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	377c      	adds	r7, #124	; 0x7c
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	40022000 	.word	0x40022000
 80027ec:	40022100 	.word	0x40022100
 80027f0:	40022300 	.word	0x40022300
 80027f4:	58026300 	.word	0x58026300
 80027f8:	58026000 	.word	0x58026000
 80027fc:	fffff0e0 	.word	0xfffff0e0

08002800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002810:	4b0b      	ldr	r3, [pc, #44]	; (8002840 <__NVIC_SetPriorityGrouping+0x40>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800281c:	4013      	ands	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <__NVIC_SetPriorityGrouping+0x44>)
 800282a:	4313      	orrs	r3, r2
 800282c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800282e:	4a04      	ldr	r2, [pc, #16]	; (8002840 <__NVIC_SetPriorityGrouping+0x40>)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	60d3      	str	r3, [r2, #12]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	e000ed00 	.word	0xe000ed00
 8002844:	05fa0000 	.word	0x05fa0000

08002848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800284c:	4b04      	ldr	r3, [pc, #16]	; (8002860 <__NVIC_GetPriorityGrouping+0x18>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	f003 0307 	and.w	r3, r3, #7
}
 8002856:	4618      	mov	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800286e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002872:	2b00      	cmp	r3, #0
 8002874:	db0b      	blt.n	800288e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002876:	88fb      	ldrh	r3, [r7, #6]
 8002878:	f003 021f 	and.w	r2, r3, #31
 800287c:	4907      	ldr	r1, [pc, #28]	; (800289c <__NVIC_EnableIRQ+0x38>)
 800287e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2001      	movs	r0, #1
 8002886:	fa00 f202 	lsl.w	r2, r0, r2
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000e100 	.word	0xe000e100

080028a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	6039      	str	r1, [r7, #0]
 80028aa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80028ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	db0a      	blt.n	80028ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	490c      	ldr	r1, [pc, #48]	; (80028ec <__NVIC_SetPriority+0x4c>)
 80028ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028be:	0112      	lsls	r2, r2, #4
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	440b      	add	r3, r1
 80028c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c8:	e00a      	b.n	80028e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	4908      	ldr	r1, [pc, #32]	; (80028f0 <__NVIC_SetPriority+0x50>)
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	3b04      	subs	r3, #4
 80028d8:	0112      	lsls	r2, r2, #4
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	440b      	add	r3, r1
 80028de:	761a      	strb	r2, [r3, #24]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	; 0x24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f1c3 0307 	rsb	r3, r3, #7
 800290e:	2b04      	cmp	r3, #4
 8002910:	bf28      	it	cs
 8002912:	2304      	movcs	r3, #4
 8002914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3304      	adds	r3, #4
 800291a:	2b06      	cmp	r3, #6
 800291c:	d902      	bls.n	8002924 <NVIC_EncodePriority+0x30>
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3b03      	subs	r3, #3
 8002922:	e000      	b.n	8002926 <NVIC_EncodePriority+0x32>
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43da      	mvns	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	401a      	ands	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800293c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa01 f303 	lsl.w	r3, r1, r3
 8002946:	43d9      	mvns	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	4313      	orrs	r3, r2
         );
}
 800294e:	4618      	mov	r0, r3
 8002950:	3724      	adds	r7, #36	; 0x24
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800296c:	d301      	bcc.n	8002972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800296e:	2301      	movs	r3, #1
 8002970:	e00f      	b.n	8002992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002972:	4a0a      	ldr	r2, [pc, #40]	; (800299c <SysTick_Config+0x40>)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3b01      	subs	r3, #1
 8002978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800297a:	210f      	movs	r1, #15
 800297c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002980:	f7ff ff8e 	bl	80028a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002984:	4b05      	ldr	r3, [pc, #20]	; (800299c <SysTick_Config+0x40>)
 8002986:	2200      	movs	r2, #0
 8002988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298a:	4b04      	ldr	r3, [pc, #16]	; (800299c <SysTick_Config+0x40>)
 800298c:	2207      	movs	r2, #7
 800298e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	e000e010 	.word	0xe000e010

080029a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff ff29 	bl	8002800 <__NVIC_SetPriorityGrouping>
}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b086      	sub	sp, #24
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	607a      	str	r2, [r7, #4]
 80029c2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029c4:	f7ff ff40 	bl	8002848 <__NVIC_GetPriorityGrouping>
 80029c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	6978      	ldr	r0, [r7, #20]
 80029d0:	f7ff ff90 	bl	80028f4 <NVIC_EncodePriority>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff5f 	bl	80028a0 <__NVIC_SetPriority>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff33 	bl	8002864 <__NVIC_EnableIRQ>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff ffa4 	bl	800295c <SysTick_Config>
 8002a14:	4603      	mov	r3, r0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e205      	b.n	8002e3e <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d004      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2280      	movs	r2, #128	; 0x80
 8002a42:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e1fa      	b.n	8002e3e <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a8c      	ldr	r2, [pc, #560]	; (8002c80 <HAL_DMA_Abort_IT+0x260>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d04a      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a8b      	ldr	r2, [pc, #556]	; (8002c84 <HAL_DMA_Abort_IT+0x264>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d045      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a89      	ldr	r2, [pc, #548]	; (8002c88 <HAL_DMA_Abort_IT+0x268>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d040      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a88      	ldr	r2, [pc, #544]	; (8002c8c <HAL_DMA_Abort_IT+0x26c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d03b      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a86      	ldr	r2, [pc, #536]	; (8002c90 <HAL_DMA_Abort_IT+0x270>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d036      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a85      	ldr	r2, [pc, #532]	; (8002c94 <HAL_DMA_Abort_IT+0x274>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d031      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a83      	ldr	r2, [pc, #524]	; (8002c98 <HAL_DMA_Abort_IT+0x278>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d02c      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a82      	ldr	r2, [pc, #520]	; (8002c9c <HAL_DMA_Abort_IT+0x27c>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d027      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a80      	ldr	r2, [pc, #512]	; (8002ca0 <HAL_DMA_Abort_IT+0x280>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d022      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a7f      	ldr	r2, [pc, #508]	; (8002ca4 <HAL_DMA_Abort_IT+0x284>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d01d      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a7d      	ldr	r2, [pc, #500]	; (8002ca8 <HAL_DMA_Abort_IT+0x288>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d018      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a7c      	ldr	r2, [pc, #496]	; (8002cac <HAL_DMA_Abort_IT+0x28c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d013      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a7a      	ldr	r2, [pc, #488]	; (8002cb0 <HAL_DMA_Abort_IT+0x290>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00e      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a79      	ldr	r2, [pc, #484]	; (8002cb4 <HAL_DMA_Abort_IT+0x294>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d009      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a77      	ldr	r2, [pc, #476]	; (8002cb8 <HAL_DMA_Abort_IT+0x298>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d004      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0xc8>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a76      	ldr	r2, [pc, #472]	; (8002cbc <HAL_DMA_Abort_IT+0x29c>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d101      	bne.n	8002aec <HAL_DMA_Abort_IT+0xcc>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_DMA_Abort_IT+0xce>
 8002aec:	2300      	movs	r3, #0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d065      	beq.n	8002bbe <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2204      	movs	r2, #4
 8002af6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a60      	ldr	r2, [pc, #384]	; (8002c80 <HAL_DMA_Abort_IT+0x260>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d04a      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a5e      	ldr	r2, [pc, #376]	; (8002c84 <HAL_DMA_Abort_IT+0x264>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d045      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a5d      	ldr	r2, [pc, #372]	; (8002c88 <HAL_DMA_Abort_IT+0x268>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d040      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a5b      	ldr	r2, [pc, #364]	; (8002c8c <HAL_DMA_Abort_IT+0x26c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d03b      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a5a      	ldr	r2, [pc, #360]	; (8002c90 <HAL_DMA_Abort_IT+0x270>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d036      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a58      	ldr	r2, [pc, #352]	; (8002c94 <HAL_DMA_Abort_IT+0x274>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d031      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a57      	ldr	r2, [pc, #348]	; (8002c98 <HAL_DMA_Abort_IT+0x278>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d02c      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a55      	ldr	r2, [pc, #340]	; (8002c9c <HAL_DMA_Abort_IT+0x27c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d027      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a54      	ldr	r2, [pc, #336]	; (8002ca0 <HAL_DMA_Abort_IT+0x280>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d022      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a52      	ldr	r2, [pc, #328]	; (8002ca4 <HAL_DMA_Abort_IT+0x284>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d01d      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a51      	ldr	r2, [pc, #324]	; (8002ca8 <HAL_DMA_Abort_IT+0x288>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d018      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a4f      	ldr	r2, [pc, #316]	; (8002cac <HAL_DMA_Abort_IT+0x28c>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d013      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a4e      	ldr	r2, [pc, #312]	; (8002cb0 <HAL_DMA_Abort_IT+0x290>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d00e      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a4c      	ldr	r2, [pc, #304]	; (8002cb4 <HAL_DMA_Abort_IT+0x294>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d009      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a4b      	ldr	r2, [pc, #300]	; (8002cb8 <HAL_DMA_Abort_IT+0x298>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d004      	beq.n	8002b9a <HAL_DMA_Abort_IT+0x17a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a49      	ldr	r2, [pc, #292]	; (8002cbc <HAL_DMA_Abort_IT+0x29c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d108      	bne.n	8002bac <HAL_DMA_Abort_IT+0x18c>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0201 	bic.w	r2, r2, #1
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	e147      	b.n	8002e3c <HAL_DMA_Abort_IT+0x41c>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 0201 	bic.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	e13e      	b.n	8002e3c <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 020e 	bic.w	r2, r2, #14
 8002bcc:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2b      	ldr	r2, [pc, #172]	; (8002c80 <HAL_DMA_Abort_IT+0x260>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d04a      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a29      	ldr	r2, [pc, #164]	; (8002c84 <HAL_DMA_Abort_IT+0x264>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d045      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a28      	ldr	r2, [pc, #160]	; (8002c88 <HAL_DMA_Abort_IT+0x268>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d040      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a26      	ldr	r2, [pc, #152]	; (8002c8c <HAL_DMA_Abort_IT+0x26c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d03b      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a25      	ldr	r2, [pc, #148]	; (8002c90 <HAL_DMA_Abort_IT+0x270>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d036      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a23      	ldr	r2, [pc, #140]	; (8002c94 <HAL_DMA_Abort_IT+0x274>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d031      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a22      	ldr	r2, [pc, #136]	; (8002c98 <HAL_DMA_Abort_IT+0x278>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d02c      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a20      	ldr	r2, [pc, #128]	; (8002c9c <HAL_DMA_Abort_IT+0x27c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d027      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a1f      	ldr	r2, [pc, #124]	; (8002ca0 <HAL_DMA_Abort_IT+0x280>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d022      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a1d      	ldr	r2, [pc, #116]	; (8002ca4 <HAL_DMA_Abort_IT+0x284>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d01d      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a1c      	ldr	r2, [pc, #112]	; (8002ca8 <HAL_DMA_Abort_IT+0x288>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d018      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1a      	ldr	r2, [pc, #104]	; (8002cac <HAL_DMA_Abort_IT+0x28c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a19      	ldr	r2, [pc, #100]	; (8002cb0 <HAL_DMA_Abort_IT+0x290>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d00e      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a17      	ldr	r2, [pc, #92]	; (8002cb4 <HAL_DMA_Abort_IT+0x294>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d009      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a16      	ldr	r2, [pc, #88]	; (8002cb8 <HAL_DMA_Abort_IT+0x298>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d004      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24e>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a14      	ldr	r2, [pc, #80]	; (8002cbc <HAL_DMA_Abort_IT+0x29c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d128      	bne.n	8002cc0 <HAL_DMA_Abort_IT+0x2a0>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	e027      	b.n	8002cd0 <HAL_DMA_Abort_IT+0x2b0>
 8002c80:	40020010 	.word	0x40020010
 8002c84:	40020028 	.word	0x40020028
 8002c88:	40020040 	.word	0x40020040
 8002c8c:	40020058 	.word	0x40020058
 8002c90:	40020070 	.word	0x40020070
 8002c94:	40020088 	.word	0x40020088
 8002c98:	400200a0 	.word	0x400200a0
 8002c9c:	400200b8 	.word	0x400200b8
 8002ca0:	40020410 	.word	0x40020410
 8002ca4:	40020428 	.word	0x40020428
 8002ca8:	40020440 	.word	0x40020440
 8002cac:	40020458 	.word	0x40020458
 8002cb0:	40020470 	.word	0x40020470
 8002cb4:	40020488 	.word	0x40020488
 8002cb8:	400204a0 	.word	0x400204a0
 8002cbc:	400204b8 	.word	0x400204b8
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a5c      	ldr	r2, [pc, #368]	; (8002e48 <HAL_DMA_Abort_IT+0x428>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d072      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a5b      	ldr	r2, [pc, #364]	; (8002e4c <HAL_DMA_Abort_IT+0x42c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d06d      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a59      	ldr	r2, [pc, #356]	; (8002e50 <HAL_DMA_Abort_IT+0x430>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d068      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a58      	ldr	r2, [pc, #352]	; (8002e54 <HAL_DMA_Abort_IT+0x434>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d063      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a56      	ldr	r2, [pc, #344]	; (8002e58 <HAL_DMA_Abort_IT+0x438>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d05e      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a55      	ldr	r2, [pc, #340]	; (8002e5c <HAL_DMA_Abort_IT+0x43c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d059      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a53      	ldr	r2, [pc, #332]	; (8002e60 <HAL_DMA_Abort_IT+0x440>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d054      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a52      	ldr	r2, [pc, #328]	; (8002e64 <HAL_DMA_Abort_IT+0x444>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d04f      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a50      	ldr	r2, [pc, #320]	; (8002e68 <HAL_DMA_Abort_IT+0x448>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d04a      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a4f      	ldr	r2, [pc, #316]	; (8002e6c <HAL_DMA_Abort_IT+0x44c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d045      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a4d      	ldr	r2, [pc, #308]	; (8002e70 <HAL_DMA_Abort_IT+0x450>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d040      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a4c      	ldr	r2, [pc, #304]	; (8002e74 <HAL_DMA_Abort_IT+0x454>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d03b      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a4a      	ldr	r2, [pc, #296]	; (8002e78 <HAL_DMA_Abort_IT+0x458>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d036      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a49      	ldr	r2, [pc, #292]	; (8002e7c <HAL_DMA_Abort_IT+0x45c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d031      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a47      	ldr	r2, [pc, #284]	; (8002e80 <HAL_DMA_Abort_IT+0x460>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d02c      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a46      	ldr	r2, [pc, #280]	; (8002e84 <HAL_DMA_Abort_IT+0x464>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d027      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a44      	ldr	r2, [pc, #272]	; (8002e88 <HAL_DMA_Abort_IT+0x468>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d022      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a43      	ldr	r2, [pc, #268]	; (8002e8c <HAL_DMA_Abort_IT+0x46c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d01d      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a41      	ldr	r2, [pc, #260]	; (8002e90 <HAL_DMA_Abort_IT+0x470>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d018      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a40      	ldr	r2, [pc, #256]	; (8002e94 <HAL_DMA_Abort_IT+0x474>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d013      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a3e      	ldr	r2, [pc, #248]	; (8002e98 <HAL_DMA_Abort_IT+0x478>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d00e      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a3d      	ldr	r2, [pc, #244]	; (8002e9c <HAL_DMA_Abort_IT+0x47c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d009      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a3b      	ldr	r2, [pc, #236]	; (8002ea0 <HAL_DMA_Abort_IT+0x480>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d004      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x3a0>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a3a      	ldr	r2, [pc, #232]	; (8002ea4 <HAL_DMA_Abort_IT+0x484>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d101      	bne.n	8002dc4 <HAL_DMA_Abort_IT+0x3a4>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_DMA_Abort_IT+0x3a6>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d028      	beq.n	8002e1c <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dde:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de4:	f003 031f 	and.w	r3, r3, #31
 8002de8:	2201      	movs	r2, #1
 8002dea:	409a      	lsls	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002df8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00c      	beq.n	8002e1c <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e10:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002e1a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40020010 	.word	0x40020010
 8002e4c:	40020028 	.word	0x40020028
 8002e50:	40020040 	.word	0x40020040
 8002e54:	40020058 	.word	0x40020058
 8002e58:	40020070 	.word	0x40020070
 8002e5c:	40020088 	.word	0x40020088
 8002e60:	400200a0 	.word	0x400200a0
 8002e64:	400200b8 	.word	0x400200b8
 8002e68:	40020410 	.word	0x40020410
 8002e6c:	40020428 	.word	0x40020428
 8002e70:	40020440 	.word	0x40020440
 8002e74:	40020458 	.word	0x40020458
 8002e78:	40020470 	.word	0x40020470
 8002e7c:	40020488 	.word	0x40020488
 8002e80:	400204a0 	.word	0x400204a0
 8002e84:	400204b8 	.word	0x400204b8
 8002e88:	58025408 	.word	0x58025408
 8002e8c:	5802541c 	.word	0x5802541c
 8002e90:	58025430 	.word	0x58025430
 8002e94:	58025444 	.word	0x58025444
 8002e98:	58025458 	.word	0x58025458
 8002e9c:	5802546c 	.word	0x5802546c
 8002ea0:	58025480 	.word	0x58025480
 8002ea4:	58025494 	.word	0x58025494

08002ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b089      	sub	sp, #36	; 0x24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002eb6:	4b89      	ldr	r3, [pc, #548]	; (80030dc <HAL_GPIO_Init+0x234>)
 8002eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002eba:	e194      	b.n	80031e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	4013      	ands	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 8186 	beq.w	80031e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d00b      	beq.n	8002ef4 <HAL_GPIO_Init+0x4c>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d007      	beq.n	8002ef4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ee8:	2b11      	cmp	r3, #17
 8002eea:	d003      	beq.n	8002ef4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b12      	cmp	r3, #18
 8002ef2:	d130      	bne.n	8002f56 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	2203      	movs	r2, #3
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 0201 	and.w	r2, r3, #1
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	2203      	movs	r2, #3
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_Init+0xee>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b12      	cmp	r3, #18
 8002f94:	d123      	bne.n	8002fde <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	08da      	lsrs	r2, r3, #3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3208      	adds	r2, #8
 8002f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	220f      	movs	r2, #15
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	691a      	ldr	r2, [r3, #16]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	08da      	lsrs	r2, r3, #3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3208      	adds	r2, #8
 8002fd8:	69b9      	ldr	r1, [r7, #24]
 8002fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	2203      	movs	r2, #3
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 0203 	and.w	r2, r3, #3
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 80e0 	beq.w	80031e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003020:	4b2f      	ldr	r3, [pc, #188]	; (80030e0 <HAL_GPIO_Init+0x238>)
 8003022:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003026:	4a2e      	ldr	r2, [pc, #184]	; (80030e0 <HAL_GPIO_Init+0x238>)
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003030:	4b2b      	ldr	r3, [pc, #172]	; (80030e0 <HAL_GPIO_Init+0x238>)
 8003032:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800303e:	4a29      	ldr	r2, [pc, #164]	; (80030e4 <HAL_GPIO_Init+0x23c>)
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	089b      	lsrs	r3, r3, #2
 8003044:	3302      	adds	r3, #2
 8003046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	220f      	movs	r2, #15
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	43db      	mvns	r3, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4013      	ands	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a20      	ldr	r2, [pc, #128]	; (80030e8 <HAL_GPIO_Init+0x240>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d052      	beq.n	8003110 <HAL_GPIO_Init+0x268>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a1f      	ldr	r2, [pc, #124]	; (80030ec <HAL_GPIO_Init+0x244>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d031      	beq.n	80030d6 <HAL_GPIO_Init+0x22e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a1e      	ldr	r2, [pc, #120]	; (80030f0 <HAL_GPIO_Init+0x248>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d02b      	beq.n	80030d2 <HAL_GPIO_Init+0x22a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <HAL_GPIO_Init+0x24c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d025      	beq.n	80030ce <HAL_GPIO_Init+0x226>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a1c      	ldr	r2, [pc, #112]	; (80030f8 <HAL_GPIO_Init+0x250>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d01f      	beq.n	80030ca <HAL_GPIO_Init+0x222>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <HAL_GPIO_Init+0x254>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d019      	beq.n	80030c6 <HAL_GPIO_Init+0x21e>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a1a      	ldr	r2, [pc, #104]	; (8003100 <HAL_GPIO_Init+0x258>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d013      	beq.n	80030c2 <HAL_GPIO_Init+0x21a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a19      	ldr	r2, [pc, #100]	; (8003104 <HAL_GPIO_Init+0x25c>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00d      	beq.n	80030be <HAL_GPIO_Init+0x216>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a18      	ldr	r2, [pc, #96]	; (8003108 <HAL_GPIO_Init+0x260>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d007      	beq.n	80030ba <HAL_GPIO_Init+0x212>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a17      	ldr	r2, [pc, #92]	; (800310c <HAL_GPIO_Init+0x264>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d101      	bne.n	80030b6 <HAL_GPIO_Init+0x20e>
 80030b2:	2309      	movs	r3, #9
 80030b4:	e02d      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030b6:	230a      	movs	r3, #10
 80030b8:	e02b      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030ba:	2308      	movs	r3, #8
 80030bc:	e029      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030be:	2307      	movs	r3, #7
 80030c0:	e027      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030c2:	2306      	movs	r3, #6
 80030c4:	e025      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030c6:	2305      	movs	r3, #5
 80030c8:	e023      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030ca:	2304      	movs	r3, #4
 80030cc:	e021      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030ce:	2303      	movs	r3, #3
 80030d0:	e01f      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e01d      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030d6:	2301      	movs	r3, #1
 80030d8:	e01b      	b.n	8003112 <HAL_GPIO_Init+0x26a>
 80030da:	bf00      	nop
 80030dc:	58000080 	.word	0x58000080
 80030e0:	58024400 	.word	0x58024400
 80030e4:	58000400 	.word	0x58000400
 80030e8:	58020000 	.word	0x58020000
 80030ec:	58020400 	.word	0x58020400
 80030f0:	58020800 	.word	0x58020800
 80030f4:	58020c00 	.word	0x58020c00
 80030f8:	58021000 	.word	0x58021000
 80030fc:	58021400 	.word	0x58021400
 8003100:	58021800 	.word	0x58021800
 8003104:	58021c00 	.word	0x58021c00
 8003108:	58022000 	.word	0x58022000
 800310c:	58022400 	.word	0x58022400
 8003110:	2300      	movs	r3, #0
 8003112:	69fa      	ldr	r2, [r7, #28]
 8003114:	f002 0203 	and.w	r2, r2, #3
 8003118:	0092      	lsls	r2, r2, #2
 800311a:	4093      	lsls	r3, r2
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4313      	orrs	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003122:	4938      	ldr	r1, [pc, #224]	; (8003204 <HAL_GPIO_Init+0x35c>)
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	089b      	lsrs	r3, r3, #2
 8003128:	3302      	adds	r3, #2
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	43db      	mvns	r3, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4013      	ands	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003184:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	43db      	mvns	r3, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4013      	ands	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80031aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80031b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	43db      	mvns	r3, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4013      	ands	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80031d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	3301      	adds	r3, #1
 80031e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f47f ae63 	bne.w	8002ebc <HAL_GPIO_Init+0x14>
  }
}
 80031f6:	bf00      	nop
 80031f8:	3724      	adds	r7, #36	; 0x24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	58000400 	.word	0x58000400

08003208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	807b      	strh	r3, [r7, #2]
 8003214:	4613      	mov	r3, r2
 8003216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003218:	787b      	ldrb	r3, [r7, #1]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321e:	887a      	ldrh	r2, [r7, #2]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003224:	e003      	b.n	800322e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003226:	887b      	ldrh	r3, [r7, #2]
 8003228:	041a      	lsls	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	619a      	str	r2, [r3, #24]
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
	...

0800323c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003244:	4a08      	ldr	r2, [pc, #32]	; (8003268 <HAL_HSEM_FastTake+0x2c>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3320      	adds	r3, #32
 800324a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800324e:	4a07      	ldr	r2, [pc, #28]	; (800326c <HAL_HSEM_FastTake+0x30>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003254:	2300      	movs	r3, #0
 8003256:	e000      	b.n	800325a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	58026400 	.word	0x58026400
 800326c:	80000300 	.word	0x80000300

08003270 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800327a:	4906      	ldr	r1, [pc, #24]	; (8003294 <HAL_HSEM_Release+0x24>)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	58026400 	.word	0x58026400

08003298 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800329a:	b08f      	sub	sp, #60	; 0x3c
 800329c:	af0a      	add	r7, sp, #40	; 0x28
 800329e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e116      	b.n	80034d8 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d106      	bne.n	80032ca <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7fe f921 	bl	800150c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2203      	movs	r2, #3
 80032ce:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d102      	bne.n	80032e4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f005 fa73 	bl	80087d4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	603b      	str	r3, [r7, #0]
 80032f4:	687e      	ldr	r6, [r7, #4]
 80032f6:	466d      	mov	r5, sp
 80032f8:	f106 0410 	add.w	r4, r6, #16
 80032fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003300:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003302:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003304:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003308:	e885 0003 	stmia.w	r5, {r0, r1}
 800330c:	1d33      	adds	r3, r6, #4
 800330e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003310:	6838      	ldr	r0, [r7, #0]
 8003312:	f005 f9fd 	bl	8008710 <USB_CoreInit>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d005      	beq.n	8003328 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0d7      	b.n	80034d8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2100      	movs	r1, #0
 800332e:	4618      	mov	r0, r3
 8003330:	f005 fa61 	bl	80087f6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003334:	2300      	movs	r3, #0
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	e04a      	b.n	80033d0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800333a:	7bfa      	ldrb	r2, [r7, #15]
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	333d      	adds	r3, #61	; 0x3d
 800334a:	2201      	movs	r2, #1
 800334c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	333c      	adds	r3, #60	; 0x3c
 800335e:	7bfa      	ldrb	r2, [r7, #15]
 8003360:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003362:	7bfa      	ldrb	r2, [r7, #15]
 8003364:	7bfb      	ldrb	r3, [r7, #15]
 8003366:	b298      	uxth	r0, r3
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	00db      	lsls	r3, r3, #3
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	3342      	adds	r3, #66	; 0x42
 8003376:	4602      	mov	r2, r0
 8003378:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800337a:	7bfa      	ldrb	r2, [r7, #15]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	333f      	adds	r3, #63	; 0x3f
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800338e:	7bfa      	ldrb	r2, [r7, #15]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	3344      	adds	r3, #68	; 0x44
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80033a2:	7bfa      	ldrb	r2, [r7, #15]
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	4613      	mov	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	1a9b      	subs	r3, r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	3348      	adds	r3, #72	; 0x48
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80033b6:	7bfa      	ldrb	r2, [r7, #15]
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	1a9b      	subs	r3, r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	3350      	adds	r3, #80	; 0x50
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	3301      	adds	r3, #1
 80033ce:	73fb      	strb	r3, [r7, #15]
 80033d0:	7bfa      	ldrb	r2, [r7, #15]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d3af      	bcc.n	800333a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033da:	2300      	movs	r3, #0
 80033dc:	73fb      	strb	r3, [r7, #15]
 80033de:	e044      	b.n	800346a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80033e0:	7bfa      	ldrb	r2, [r7, #15]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	1a9b      	subs	r3, r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80033f2:	2200      	movs	r2, #0
 80033f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033f6:	7bfa      	ldrb	r2, [r7, #15]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003408:	7bfa      	ldrb	r2, [r7, #15]
 800340a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800340c:	7bfa      	ldrb	r2, [r7, #15]
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	1a9b      	subs	r3, r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800341e:	2200      	movs	r2, #0
 8003420:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003422:	7bfa      	ldrb	r2, [r7, #15]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003438:	7bfa      	ldrb	r2, [r7, #15]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800344e:	7bfa      	ldrb	r2, [r7, #15]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003464:	7bfb      	ldrb	r3, [r7, #15]
 8003466:	3301      	adds	r3, #1
 8003468:	73fb      	strb	r3, [r7, #15]
 800346a:	7bfa      	ldrb	r2, [r7, #15]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	d3b5      	bcc.n	80033e0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	603b      	str	r3, [r7, #0]
 800347a:	687e      	ldr	r6, [r7, #4]
 800347c:	466d      	mov	r5, sp
 800347e:	f106 0410 	add.w	r4, r6, #16
 8003482:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003484:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003486:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003488:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800348a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800348e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003492:	1d33      	adds	r3, r6, #4
 8003494:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003496:	6838      	ldr	r0, [r7, #0]
 8003498:	f005 f9d8 	bl	800884c <USB_DevInit>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d005      	beq.n	80034ae <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2202      	movs	r2, #2
 80034a6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e014      	b.n	80034d8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d102      	bne.n	80034cc <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f80a 	bl	80034e0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f005 fb7a 	bl	8008bca <USB_DevDisconnect>

  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800350e:	4b05      	ldr	r3, [pc, #20]	; (8003524 <HAL_PCDEx_ActivateLPM+0x44>)
 8003510:	4313      	orrs	r3, r2
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	10000003 	.word	0x10000003

08003528 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003530:	4b29      	ldr	r3, [pc, #164]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	2b06      	cmp	r3, #6
 800353a:	d00a      	beq.n	8003552 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800353c:	4b26      	ldr	r3, [pc, #152]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	429a      	cmp	r2, r3
 8003548:	d001      	beq.n	800354e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e040      	b.n	80035d0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800354e:	2300      	movs	r3, #0
 8003550:	e03e      	b.n	80035d0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003552:	4b21      	ldr	r3, [pc, #132]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800355a:	491f      	ldr	r1, [pc, #124]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4313      	orrs	r3, r2
 8003560:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003562:	f7fe f8db 	bl	800171c <HAL_GetTick>
 8003566:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003568:	e009      	b.n	800357e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800356a:	f7fe f8d7 	bl	800171c <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003578:	d901      	bls.n	800357e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e028      	b.n	80035d0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800357e:	4b16      	ldr	r3, [pc, #88]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003586:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800358a:	d1ee      	bne.n	800356a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b1e      	cmp	r3, #30
 8003590:	d008      	beq.n	80035a4 <HAL_PWREx_ConfigSupply+0x7c>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b2e      	cmp	r3, #46	; 0x2e
 8003596:	d005      	beq.n	80035a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b1d      	cmp	r3, #29
 800359c:	d002      	beq.n	80035a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2b2d      	cmp	r3, #45	; 0x2d
 80035a2:	d114      	bne.n	80035ce <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80035a4:	f7fe f8ba 	bl	800171c <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80035aa:	e009      	b.n	80035c0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80035ac:	f7fe f8b6 	bl	800171c <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ba:	d901      	bls.n	80035c0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e007      	b.n	80035d0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <HAL_PWREx_ConfigSupply+0xb0>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035cc:	d1ee      	bne.n	80035ac <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	58024800 	.word	0x58024800

080035dc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4a04      	ldr	r2, [pc, #16]	; (80035f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80035e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ea:	60d3      	str	r3, [r2, #12]
}
 80035ec:	bf00      	nop
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	58024800 	.word	0x58024800

080035fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b08c      	sub	sp, #48	; 0x30
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e3ff      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	f000 8087 	beq.w	800372a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800361c:	4b99      	ldr	r3, [pc, #612]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003624:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003626:	4b97      	ldr	r3, [pc, #604]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800362c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362e:	2b10      	cmp	r3, #16
 8003630:	d007      	beq.n	8003642 <HAL_RCC_OscConfig+0x46>
 8003632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003634:	2b18      	cmp	r3, #24
 8003636:	d110      	bne.n	800365a <HAL_RCC_OscConfig+0x5e>
 8003638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d10b      	bne.n	800365a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003642:	4b90      	ldr	r3, [pc, #576]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d06c      	beq.n	8003728 <HAL_RCC_OscConfig+0x12c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d168      	bne.n	8003728 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e3d9      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003662:	d106      	bne.n	8003672 <HAL_RCC_OscConfig+0x76>
 8003664:	4b87      	ldr	r3, [pc, #540]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a86      	ldr	r2, [pc, #536]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800366a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	e02e      	b.n	80036d0 <HAL_RCC_OscConfig+0xd4>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10c      	bne.n	8003694 <HAL_RCC_OscConfig+0x98>
 800367a:	4b82      	ldr	r3, [pc, #520]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a81      	ldr	r2, [pc, #516]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003680:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	4b7f      	ldr	r3, [pc, #508]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a7e      	ldr	r2, [pc, #504]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800368c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	e01d      	b.n	80036d0 <HAL_RCC_OscConfig+0xd4>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800369c:	d10c      	bne.n	80036b8 <HAL_RCC_OscConfig+0xbc>
 800369e:	4b79      	ldr	r3, [pc, #484]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a78      	ldr	r2, [pc, #480]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	4b76      	ldr	r3, [pc, #472]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a75      	ldr	r2, [pc, #468]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	e00b      	b.n	80036d0 <HAL_RCC_OscConfig+0xd4>
 80036b8:	4b72      	ldr	r3, [pc, #456]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a71      	ldr	r2, [pc, #452]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c2:	6013      	str	r3, [r2, #0]
 80036c4:	4b6f      	ldr	r3, [pc, #444]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a6e      	ldr	r2, [pc, #440]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d013      	beq.n	8003700 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d8:	f7fe f820 	bl	800171c <HAL_GetTick>
 80036dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036e0:	f7fe f81c 	bl	800171c <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b64      	cmp	r3, #100	; 0x64
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e38d      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036f2:	4b64      	ldr	r3, [pc, #400]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCC_OscConfig+0xe4>
 80036fe:	e014      	b.n	800372a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003700:	f7fe f80c 	bl	800171c <HAL_GetTick>
 8003704:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003708:	f7fe f808 	bl	800171c <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b64      	cmp	r3, #100	; 0x64
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e379      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800371a:	4b5a      	ldr	r3, [pc, #360]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f0      	bne.n	8003708 <HAL_RCC_OscConfig+0x10c>
 8003726:	e000      	b.n	800372a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80ae 	beq.w	8003894 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003738:	4b52      	ldr	r3, [pc, #328]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003740:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003742:	4b50      	ldr	r3, [pc, #320]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d007      	beq.n	800375e <HAL_RCC_OscConfig+0x162>
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	2b18      	cmp	r3, #24
 8003752:	d13a      	bne.n	80037ca <HAL_RCC_OscConfig+0x1ce>
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d135      	bne.n	80037ca <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800375e:	4b49      	ldr	r3, [pc, #292]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0304 	and.w	r3, r3, #4
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <HAL_RCC_OscConfig+0x17a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e34b      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003776:	f7fd ffff 	bl	8001778 <HAL_GetREVID>
 800377a:	4602      	mov	r2, r0
 800377c:	f241 0303 	movw	r3, #4099	; 0x1003
 8003780:	429a      	cmp	r2, r3
 8003782:	d817      	bhi.n	80037b4 <HAL_RCC_OscConfig+0x1b8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	2b40      	cmp	r3, #64	; 0x40
 800378a:	d108      	bne.n	800379e <HAL_RCC_OscConfig+0x1a2>
 800378c:	4b3d      	ldr	r3, [pc, #244]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003794:	4a3b      	ldr	r2, [pc, #236]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800379c:	e07a      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b39      	ldr	r3, [pc, #228]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	031b      	lsls	r3, r3, #12
 80037ac:	4935      	ldr	r1, [pc, #212]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037b2:	e06f      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b33      	ldr	r3, [pc, #204]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	061b      	lsls	r3, r3, #24
 80037c2:	4930      	ldr	r1, [pc, #192]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037c8:	e064      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d045      	beq.n	800385e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80037d2:	4b2c      	ldr	r3, [pc, #176]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f023 0219 	bic.w	r2, r3, #25
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4929      	ldr	r1, [pc, #164]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7fd ff9a 	bl	800171c <HAL_GetTick>
 80037e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037ec:	f7fd ff96 	bl	800171c <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e307      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037fe:	4b21      	ldr	r3, [pc, #132]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0f0      	beq.n	80037ec <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800380a:	f7fd ffb5 	bl	8001778 <HAL_GetREVID>
 800380e:	4602      	mov	r2, r0
 8003810:	f241 0303 	movw	r3, #4099	; 0x1003
 8003814:	429a      	cmp	r2, r3
 8003816:	d817      	bhi.n	8003848 <HAL_RCC_OscConfig+0x24c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	2b40      	cmp	r3, #64	; 0x40
 800381e:	d108      	bne.n	8003832 <HAL_RCC_OscConfig+0x236>
 8003820:	4b18      	ldr	r3, [pc, #96]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003828:	4a16      	ldr	r2, [pc, #88]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800382a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800382e:	6053      	str	r3, [r2, #4]
 8003830:	e030      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
 8003832:	4b14      	ldr	r3, [pc, #80]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	031b      	lsls	r3, r3, #12
 8003840:	4910      	ldr	r1, [pc, #64]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003842:	4313      	orrs	r3, r2
 8003844:	604b      	str	r3, [r1, #4]
 8003846:	e025      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
 8003848:	4b0e      	ldr	r3, [pc, #56]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	061b      	lsls	r3, r3, #24
 8003856:	490b      	ldr	r1, [pc, #44]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003858:	4313      	orrs	r3, r2
 800385a:	604b      	str	r3, [r1, #4]
 800385c:	e01a      	b.n	8003894 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800385e:	4b09      	ldr	r3, [pc, #36]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a08      	ldr	r2, [pc, #32]	; (8003884 <HAL_RCC_OscConfig+0x288>)
 8003864:	f023 0301 	bic.w	r3, r3, #1
 8003868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386a:	f7fd ff57 	bl	800171c <HAL_GetTick>
 800386e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003870:	e00a      	b.n	8003888 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003872:	f7fd ff53 	bl	800171c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d903      	bls.n	8003888 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e2c4      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
 8003884:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003888:	4ba4      	ldr	r3, [pc, #656]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0304 	and.w	r3, r3, #4
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1ee      	bne.n	8003872 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0310 	and.w	r3, r3, #16
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 80a9 	beq.w	80039f4 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038a2:	4b9e      	ldr	r3, [pc, #632]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038aa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038ac:	4b9b      	ldr	r3, [pc, #620]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d007      	beq.n	80038c8 <HAL_RCC_OscConfig+0x2cc>
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	2b18      	cmp	r3, #24
 80038bc:	d13a      	bne.n	8003934 <HAL_RCC_OscConfig+0x338>
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d135      	bne.n	8003934 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80038c8:	4b94      	ldr	r3, [pc, #592]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_RCC_OscConfig+0x2e4>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	2b80      	cmp	r3, #128	; 0x80
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e296      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80038e0:	f7fd ff4a 	bl	8001778 <HAL_GetREVID>
 80038e4:	4602      	mov	r2, r0
 80038e6:	f241 0303 	movw	r3, #4099	; 0x1003
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d817      	bhi.n	800391e <HAL_RCC_OscConfig+0x322>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	d108      	bne.n	8003908 <HAL_RCC_OscConfig+0x30c>
 80038f6:	4b89      	ldr	r3, [pc, #548]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80038fe:	4a87      	ldr	r2, [pc, #540]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003900:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003904:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003906:	e075      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003908:	4b84      	ldr	r3, [pc, #528]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	069b      	lsls	r3, r3, #26
 8003916:	4981      	ldr	r1, [pc, #516]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800391c:	e06a      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800391e:	4b7f      	ldr	r3, [pc, #508]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	061b      	lsls	r3, r3, #24
 800392c:	497b      	ldr	r1, [pc, #492]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 800392e:	4313      	orrs	r3, r2
 8003930:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003932:	e05f      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d042      	beq.n	80039c2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800393c:	4b77      	ldr	r3, [pc, #476]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a76      	ldr	r2, [pc, #472]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003948:	f7fd fee8 	bl	800171c <HAL_GetTick>
 800394c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003950:	f7fd fee4 	bl	800171c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e255      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003962:	4b6e      	ldr	r3, [pc, #440]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0f0      	beq.n	8003950 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800396e:	f7fd ff03 	bl	8001778 <HAL_GetREVID>
 8003972:	4602      	mov	r2, r0
 8003974:	f241 0303 	movw	r3, #4099	; 0x1003
 8003978:	429a      	cmp	r2, r3
 800397a:	d817      	bhi.n	80039ac <HAL_RCC_OscConfig+0x3b0>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	2b20      	cmp	r3, #32
 8003982:	d108      	bne.n	8003996 <HAL_RCC_OscConfig+0x39a>
 8003984:	4b65      	ldr	r3, [pc, #404]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800398c:	4a63      	ldr	r2, [pc, #396]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 800398e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003992:	6053      	str	r3, [r2, #4]
 8003994:	e02e      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
 8003996:	4b61      	ldr	r3, [pc, #388]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	069b      	lsls	r3, r3, #26
 80039a4:	495d      	ldr	r1, [pc, #372]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]
 80039aa:	e023      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
 80039ac:	4b5b      	ldr	r3, [pc, #364]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	061b      	lsls	r3, r3, #24
 80039ba:	4958      	ldr	r1, [pc, #352]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	60cb      	str	r3, [r1, #12]
 80039c0:	e018      	b.n	80039f4 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80039c2:	4b56      	ldr	r3, [pc, #344]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a55      	ldr	r2, [pc, #340]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ce:	f7fd fea5 	bl	800171c <HAL_GetTick>
 80039d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80039d6:	f7fd fea1 	bl	800171c <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e212      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039e8:	4b4c      	ldr	r3, [pc, #304]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f0      	bne.n	80039d6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0308 	and.w	r3, r3, #8
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d036      	beq.n	8003a6e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d019      	beq.n	8003a3c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a08:	4b44      	ldr	r3, [pc, #272]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a0c:	4a43      	ldr	r2, [pc, #268]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a14:	f7fd fe82 	bl	800171c <HAL_GetTick>
 8003a18:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a1c:	f7fd fe7e 	bl	800171c <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e1ef      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a2e:	4b3b      	ldr	r3, [pc, #236]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x420>
 8003a3a:	e018      	b.n	8003a6e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a3c:	4b37      	ldr	r3, [pc, #220]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a40:	4a36      	ldr	r2, [pc, #216]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a48:	f7fd fe68 	bl	800171c <HAL_GetTick>
 8003a4c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a50:	f7fd fe64 	bl	800171c <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e1d5      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a62:	4b2e      	ldr	r3, [pc, #184]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0320 	and.w	r3, r3, #32
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d036      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d019      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a82:	4b26      	ldr	r3, [pc, #152]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a25      	ldr	r2, [pc, #148]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003a88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a8c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003a8e:	f7fd fe45 	bl	800171c <HAL_GetTick>
 8003a92:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003a96:	f7fd fe41 	bl	800171c <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e1b2      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003aa8:	4b1c      	ldr	r3, [pc, #112]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0f0      	beq.n	8003a96 <HAL_RCC_OscConfig+0x49a>
 8003ab4:	e018      	b.n	8003ae8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ab6:	4b19      	ldr	r3, [pc, #100]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a18      	ldr	r2, [pc, #96]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003abc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ac2:	f7fd fe2b 	bl	800171c <HAL_GetTick>
 8003ac6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003aca:	f7fd fe27 	bl	800171c <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e198      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003adc:	4b0f      	ldr	r3, [pc, #60]	; (8003b1c <HAL_RCC_OscConfig+0x520>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f0      	bne.n	8003aca <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8085 	beq.w	8003c00 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003af6:	4b0a      	ldr	r3, [pc, #40]	; (8003b20 <HAL_RCC_OscConfig+0x524>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a09      	ldr	r2, [pc, #36]	; (8003b20 <HAL_RCC_OscConfig+0x524>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b02:	f7fd fe0b 	bl	800171c <HAL_GetTick>
 8003b06:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b08:	e00c      	b.n	8003b24 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b0a:	f7fd fe07 	bl	800171c <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b64      	cmp	r3, #100	; 0x64
 8003b16:	d905      	bls.n	8003b24 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e178      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
 8003b1c:	58024400 	.word	0x58024400
 8003b20:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b24:	4b96      	ldr	r3, [pc, #600]	; (8003d80 <HAL_RCC_OscConfig+0x784>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0ec      	beq.n	8003b0a <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x54a>
 8003b38:	4b92      	ldr	r3, [pc, #584]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3c:	4a91      	ldr	r2, [pc, #580]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
 8003b42:	6713      	str	r3, [r2, #112]	; 0x70
 8003b44:	e02d      	b.n	8003ba2 <HAL_RCC_OscConfig+0x5a6>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x56c>
 8003b4e:	4b8d      	ldr	r3, [pc, #564]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b52:	4a8c      	ldr	r2, [pc, #560]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	6713      	str	r3, [r2, #112]	; 0x70
 8003b5a:	4b8a      	ldr	r3, [pc, #552]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b5e:	4a89      	ldr	r2, [pc, #548]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b60:	f023 0304 	bic.w	r3, r3, #4
 8003b64:	6713      	str	r3, [r2, #112]	; 0x70
 8003b66:	e01c      	b.n	8003ba2 <HAL_RCC_OscConfig+0x5a6>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	2b05      	cmp	r3, #5
 8003b6e:	d10c      	bne.n	8003b8a <HAL_RCC_OscConfig+0x58e>
 8003b70:	4b84      	ldr	r3, [pc, #528]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b74:	4a83      	ldr	r2, [pc, #524]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b76:	f043 0304 	orr.w	r3, r3, #4
 8003b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b7c:	4b81      	ldr	r3, [pc, #516]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	4a80      	ldr	r2, [pc, #512]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	6713      	str	r3, [r2, #112]	; 0x70
 8003b88:	e00b      	b.n	8003ba2 <HAL_RCC_OscConfig+0x5a6>
 8003b8a:	4b7e      	ldr	r3, [pc, #504]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8e:	4a7d      	ldr	r2, [pc, #500]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	6713      	str	r3, [r2, #112]	; 0x70
 8003b96:	4b7b      	ldr	r3, [pc, #492]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9a:	4a7a      	ldr	r2, [pc, #488]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d015      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003baa:	f7fd fdb7 	bl	800171c <HAL_GetTick>
 8003bae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fd fdb3 	bl	800171c <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e122      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bc8:	4b6e      	ldr	r3, [pc, #440]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0ee      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x5b6>
 8003bd4:	e014      	b.n	8003c00 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd6:	f7fd fda1 	bl	800171c <HAL_GetTick>
 8003bda:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bdc:	e00a      	b.n	8003bf4 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bde:	f7fd fd9d 	bl	800171c <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e10c      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bf4:	4b63      	ldr	r3, [pc, #396]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1ee      	bne.n	8003bde <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 8101 	beq.w	8003e0c <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003c0a:	4b5e      	ldr	r3, [pc, #376]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c12:	2b18      	cmp	r3, #24
 8003c14:	f000 80bc 	beq.w	8003d90 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	f040 8095 	bne.w	8003d4c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c22:	4b58      	ldr	r3, [pc, #352]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a57      	ldr	r2, [pc, #348]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2e:	f7fd fd75 	bl	800171c <HAL_GetTick>
 8003c32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c36:	f7fd fd71 	bl	800171c <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e0e2      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c48:	4b4e      	ldr	r3, [pc, #312]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1f0      	bne.n	8003c36 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c54:	4b4b      	ldr	r3, [pc, #300]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c58:	4b4b      	ldr	r3, [pc, #300]	; (8003d88 <HAL_RCC_OscConfig+0x78c>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c64:	0112      	lsls	r2, r2, #4
 8003c66:	430a      	orrs	r2, r1
 8003c68:	4946      	ldr	r1, [pc, #280]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	628b      	str	r3, [r1, #40]	; 0x28
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	3b01      	subs	r3, #1
 8003c74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	025b      	lsls	r3, r3, #9
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	041b      	lsls	r3, r3, #16
 8003c8c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c96:	3b01      	subs	r3, #1
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003c9e:	4939      	ldr	r1, [pc, #228]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8003ca4:	4b37      	ldr	r3, [pc, #220]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca8:	4a36      	ldr	r2, [pc, #216]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003caa:	f023 0301 	bic.w	r3, r3, #1
 8003cae:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cb0:	4b34      	ldr	r3, [pc, #208]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cb4:	4b35      	ldr	r3, [pc, #212]	; (8003d8c <HAL_RCC_OscConfig+0x790>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003cbc:	00d2      	lsls	r2, r2, #3
 8003cbe:	4931      	ldr	r1, [pc, #196]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003cc4:	4b2f      	ldr	r3, [pc, #188]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	f023 020c 	bic.w	r2, r3, #12
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd0:	492c      	ldr	r1, [pc, #176]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003cd6:	4b2b      	ldr	r3, [pc, #172]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cda:	f023 0202 	bic.w	r2, r3, #2
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce2:	4928      	ldr	r1, [pc, #160]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003ce8:	4b26      	ldr	r3, [pc, #152]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cec:	4a25      	ldr	r2, [pc, #148]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cf4:	4b23      	ldr	r3, [pc, #140]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	4a22      	ldr	r2, [pc, #136]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003cfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003d00:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d04:	4a1f      	ldr	r2, [pc, #124]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8003d0c:	4b1d      	ldr	r3, [pc, #116]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	4a1c      	ldr	r2, [pc, #112]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d18:	4b1a      	ldr	r3, [pc, #104]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a19      	ldr	r2, [pc, #100]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d24:	f7fd fcfa 	bl	800171c <HAL_GetTick>
 8003d28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fd fcf6 	bl	800171c <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e067      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d3e:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0f0      	beq.n	8003d2c <HAL_RCC_OscConfig+0x730>
 8003d4a:	e05f      	b.n	8003e0c <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d4c:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a0c      	ldr	r2, [pc, #48]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d58:	f7fd fce0 	bl	800171c <HAL_GetTick>
 8003d5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d60:	f7fd fcdc 	bl	800171c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e04d      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d72:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <HAL_RCC_OscConfig+0x788>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x764>
 8003d7e:	e045      	b.n	8003e0c <HAL_RCC_OscConfig+0x810>
 8003d80:	58024800 	.word	0x58024800
 8003d84:	58024400 	.word	0x58024400
 8003d88:	fffffc0c 	.word	0xfffffc0c
 8003d8c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003d90:	4b21      	ldr	r3, [pc, #132]	; (8003e18 <HAL_RCC_OscConfig+0x81c>)
 8003d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d94:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003d96:	4b20      	ldr	r3, [pc, #128]	; (8003e18 <HAL_RCC_OscConfig+0x81c>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d031      	beq.n	8003e08 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	f003 0203 	and.w	r2, r3, #3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d12a      	bne.n	8003e08 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	091b      	lsrs	r3, r3, #4
 8003db6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d122      	bne.n	8003e08 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dcc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d11a      	bne.n	8003e08 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	0a5b      	lsrs	r3, r3, #9
 8003dd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dde:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d111      	bne.n	8003e08 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	0c1b      	lsrs	r3, r3, #16
 8003de8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d108      	bne.n	8003e08 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	0e1b      	lsrs	r3, r3, #24
 8003dfa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e02:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d001      	beq.n	8003e0c <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3730      	adds	r7, #48	; 0x30
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	58024400 	.word	0x58024400

08003e1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e19c      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e30:	4b8a      	ldr	r3, [pc, #552]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 030f 	and.w	r3, r3, #15
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d910      	bls.n	8003e60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3e:	4b87      	ldr	r3, [pc, #540]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 020f 	bic.w	r2, r3, #15
 8003e46:	4985      	ldr	r1, [pc, #532]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b83      	ldr	r3, [pc, #524]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 030f 	and.w	r3, r3, #15
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e184      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d010      	beq.n	8003e8e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	4b7b      	ldr	r3, [pc, #492]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d908      	bls.n	8003e8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003e7c:	4b78      	ldr	r3, [pc, #480]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	4975      	ldr	r1, [pc, #468]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d010      	beq.n	8003ebc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695a      	ldr	r2, [r3, #20]
 8003e9e:	4b70      	ldr	r3, [pc, #448]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d908      	bls.n	8003ebc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003eaa:	4b6d      	ldr	r3, [pc, #436]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	496a      	ldr	r1, [pc, #424]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d010      	beq.n	8003eea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	699a      	ldr	r2, [r3, #24]
 8003ecc:	4b64      	ldr	r3, [pc, #400]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d908      	bls.n	8003eea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ed8:	4b61      	ldr	r3, [pc, #388]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003eda:	69db      	ldr	r3, [r3, #28]
 8003edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	495e      	ldr	r1, [pc, #376]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d010      	beq.n	8003f18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	69da      	ldr	r2, [r3, #28]
 8003efa:	4b59      	ldr	r3, [pc, #356]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d908      	bls.n	8003f18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003f06:	4b56      	ldr	r3, [pc, #344]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	4953      	ldr	r1, [pc, #332]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d010      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	4b4d      	ldr	r3, [pc, #308]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	f003 030f 	and.w	r3, r3, #15
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d908      	bls.n	8003f46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f34:	4b4a      	ldr	r3, [pc, #296]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	f023 020f 	bic.w	r2, r3, #15
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	4947      	ldr	r1, [pc, #284]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d055      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003f52:	4b43      	ldr	r3, [pc, #268]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4940      	ldr	r1, [pc, #256]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d107      	bne.n	8003f7c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f6c:	4b3c      	ldr	r3, [pc, #240]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d121      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e0f6      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d107      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f84:	4b36      	ldr	r3, [pc, #216]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d115      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0ea      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d107      	bne.n	8003fac <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f9c:	4b30      	ldr	r3, [pc, #192]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d109      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e0de      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fac:	4b2c      	ldr	r3, [pc, #176]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0d6      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fbc:	4b28      	ldr	r3, [pc, #160]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f023 0207 	bic.w	r2, r3, #7
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	4925      	ldr	r1, [pc, #148]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fce:	f7fd fba5 	bl	800171c <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd4:	e00a      	b.n	8003fec <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd6:	f7fd fba1 	bl	800171c <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e0be      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fec:	4b1c      	ldr	r3, [pc, #112]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d1eb      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d010      	beq.n	800402c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	4b14      	ldr	r3, [pc, #80]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	429a      	cmp	r2, r3
 8004018:	d208      	bcs.n	800402c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800401a:	4b11      	ldr	r3, [pc, #68]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	f023 020f 	bic.w	r2, r3, #15
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	490e      	ldr	r1, [pc, #56]	; (8004060 <HAL_RCC_ClockConfig+0x244>)
 8004028:	4313      	orrs	r3, r2
 800402a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 030f 	and.w	r3, r3, #15
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d214      	bcs.n	8004064 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403a:	4b08      	ldr	r3, [pc, #32]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f023 020f 	bic.w	r2, r3, #15
 8004042:	4906      	ldr	r1, [pc, #24]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800404a:	4b04      	ldr	r3, [pc, #16]	; (800405c <HAL_RCC_ClockConfig+0x240>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d005      	beq.n	8004064 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e086      	b.n	800416a <HAL_RCC_ClockConfig+0x34e>
 800405c:	52002000 	.word	0x52002000
 8004060:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d010      	beq.n	8004092 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800407c:	429a      	cmp	r2, r3
 800407e:	d208      	bcs.n	8004092 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004080:	4b3c      	ldr	r3, [pc, #240]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	4939      	ldr	r1, [pc, #228]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 800408e:	4313      	orrs	r3, r2
 8004090:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0308 	and.w	r3, r3, #8
 800409a:	2b00      	cmp	r3, #0
 800409c:	d010      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695a      	ldr	r2, [r3, #20]
 80040a2:	4b34      	ldr	r3, [pc, #208]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d208      	bcs.n	80040c0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80040ae:	4b31      	ldr	r3, [pc, #196]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	492e      	ldr	r1, [pc, #184]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d010      	beq.n	80040ee <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699a      	ldr	r2, [r3, #24]
 80040d0:	4b28      	ldr	r3, [pc, #160]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80040d8:	429a      	cmp	r2, r3
 80040da:	d208      	bcs.n	80040ee <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80040dc:	4b25      	ldr	r3, [pc, #148]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	4922      	ldr	r1, [pc, #136]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d010      	beq.n	800411c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69da      	ldr	r2, [r3, #28]
 80040fe:	4b1d      	ldr	r3, [pc, #116]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004106:	429a      	cmp	r2, r3
 8004108:	d208      	bcs.n	800411c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800410a:	4b1a      	ldr	r3, [pc, #104]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	4917      	ldr	r1, [pc, #92]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 8004118:	4313      	orrs	r3, r2
 800411a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800411c:	f000 f834 	bl	8004188 <HAL_RCC_GetSysClockFreq>
 8004120:	4601      	mov	r1, r0
 8004122:	4b14      	ldr	r3, [pc, #80]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	0a1b      	lsrs	r3, r3, #8
 8004128:	f003 030f 	and.w	r3, r3, #15
 800412c:	4a12      	ldr	r2, [pc, #72]	; (8004178 <HAL_RCC_ClockConfig+0x35c>)
 800412e:	5cd3      	ldrb	r3, [r2, r3]
 8004130:	f003 031f 	and.w	r3, r3, #31
 8004134:	fa21 f303 	lsr.w	r3, r1, r3
 8004138:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800413a:	4b0e      	ldr	r3, [pc, #56]	; (8004174 <HAL_RCC_ClockConfig+0x358>)
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	4a0d      	ldr	r2, [pc, #52]	; (8004178 <HAL_RCC_ClockConfig+0x35c>)
 8004144:	5cd3      	ldrb	r3, [r2, r3]
 8004146:	f003 031f 	and.w	r3, r3, #31
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	fa22 f303 	lsr.w	r3, r2, r3
 8004150:	4a0a      	ldr	r2, [pc, #40]	; (800417c <HAL_RCC_ClockConfig+0x360>)
 8004152:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004154:	4a0a      	ldr	r2, [pc, #40]	; (8004180 <HAL_RCC_ClockConfig+0x364>)
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800415a:	4b0a      	ldr	r3, [pc, #40]	; (8004184 <HAL_RCC_ClockConfig+0x368>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f7fd fa92 	bl	8001688 <HAL_InitTick>
 8004164:	4603      	mov	r3, r0
 8004166:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004168:	7bfb      	ldrb	r3, [r7, #15]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3718      	adds	r7, #24
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	58024400 	.word	0x58024400
 8004178:	08008ce4 	.word	0x08008ce4
 800417c:	20000004 	.word	0x20000004
 8004180:	20000000 	.word	0x20000000
 8004184:	20000008 	.word	0x20000008

08004188 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004188:	b480      	push	{r7}
 800418a:	b089      	sub	sp, #36	; 0x24
 800418c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800418e:	4baf      	ldr	r3, [pc, #700]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004196:	2b18      	cmp	r3, #24
 8004198:	f200 814e 	bhi.w	8004438 <HAL_RCC_GetSysClockFreq+0x2b0>
 800419c:	a201      	add	r2, pc, #4	; (adr r2, 80041a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800419e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a2:	bf00      	nop
 80041a4:	08004209 	.word	0x08004209
 80041a8:	08004439 	.word	0x08004439
 80041ac:	08004439 	.word	0x08004439
 80041b0:	08004439 	.word	0x08004439
 80041b4:	08004439 	.word	0x08004439
 80041b8:	08004439 	.word	0x08004439
 80041bc:	08004439 	.word	0x08004439
 80041c0:	08004439 	.word	0x08004439
 80041c4:	0800422f 	.word	0x0800422f
 80041c8:	08004439 	.word	0x08004439
 80041cc:	08004439 	.word	0x08004439
 80041d0:	08004439 	.word	0x08004439
 80041d4:	08004439 	.word	0x08004439
 80041d8:	08004439 	.word	0x08004439
 80041dc:	08004439 	.word	0x08004439
 80041e0:	08004439 	.word	0x08004439
 80041e4:	08004235 	.word	0x08004235
 80041e8:	08004439 	.word	0x08004439
 80041ec:	08004439 	.word	0x08004439
 80041f0:	08004439 	.word	0x08004439
 80041f4:	08004439 	.word	0x08004439
 80041f8:	08004439 	.word	0x08004439
 80041fc:	08004439 	.word	0x08004439
 8004200:	08004439 	.word	0x08004439
 8004204:	0800423b 	.word	0x0800423b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004208:	4b90      	ldr	r3, [pc, #576]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d009      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004214:	4b8d      	ldr	r3, [pc, #564]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	08db      	lsrs	r3, r3, #3
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	4a8c      	ldr	r2, [pc, #560]	; (8004450 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004220:	fa22 f303 	lsr.w	r3, r2, r3
 8004224:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004226:	e10a      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004228:	4b89      	ldr	r3, [pc, #548]	; (8004450 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800422a:	61bb      	str	r3, [r7, #24]
    break;
 800422c:	e107      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800422e:	4b89      	ldr	r3, [pc, #548]	; (8004454 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004230:	61bb      	str	r3, [r7, #24]
    break;
 8004232:	e104      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004234:	4b88      	ldr	r3, [pc, #544]	; (8004458 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8004236:	61bb      	str	r3, [r7, #24]
    break;
 8004238:	e101      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800423a:	4b84      	ldr	r3, [pc, #528]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800423c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004244:	4b81      	ldr	r3, [pc, #516]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800424e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004250:	4b7e      	ldr	r3, [pc, #504]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800425a:	4b7c      	ldr	r3, [pc, #496]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800425c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425e:	08db      	lsrs	r3, r3, #3
 8004260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	fb02 f303 	mul.w	r3, r2, r3
 800426a:	ee07 3a90 	vmov	s15, r3
 800426e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004272:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 80da 	beq.w	8004432 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d05a      	beq.n	800433a <HAL_RCC_GetSysClockFreq+0x1b2>
 8004284:	2b01      	cmp	r3, #1
 8004286:	d302      	bcc.n	800428e <HAL_RCC_GetSysClockFreq+0x106>
 8004288:	2b02      	cmp	r3, #2
 800428a:	d078      	beq.n	800437e <HAL_RCC_GetSysClockFreq+0x1f6>
 800428c:	e099      	b.n	80043c2 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800428e:	4b6f      	ldr	r3, [pc, #444]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	2b00      	cmp	r3, #0
 8004298:	d02d      	beq.n	80042f6 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800429a:	4b6c      	ldr	r3, [pc, #432]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	08db      	lsrs	r3, r3, #3
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	4a6a      	ldr	r2, [pc, #424]	; (8004450 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80042a6:	fa22 f303 	lsr.w	r3, r2, r3
 80042aa:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	ee07 3a90 	vmov	s15, r3
 80042b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	ee07 3a90 	vmov	s15, r3
 80042bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042c4:	4b61      	ldr	r3, [pc, #388]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80042c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042cc:	ee07 3a90 	vmov	s15, r3
 80042d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80042d8:	eddf 5a60 	vldr	s11, [pc, #384]	; 800445c <HAL_RCC_GetSysClockFreq+0x2d4>
 80042dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80042f4:	e087      	b.n	8004406 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	ee07 3a90 	vmov	s15, r3
 80042fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004300:	eddf 6a57 	vldr	s13, [pc, #348]	; 8004460 <HAL_RCC_GetSysClockFreq+0x2d8>
 8004304:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004308:	4b50      	ldr	r3, [pc, #320]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004310:	ee07 3a90 	vmov	s15, r3
 8004314:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004318:	ed97 6a02 	vldr	s12, [r7, #8]
 800431c:	eddf 5a4f 	vldr	s11, [pc, #316]	; 800445c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004320:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004324:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004328:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800432c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004334:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004338:	e065      	b.n	8004406 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	ee07 3a90 	vmov	s15, r3
 8004340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004344:	eddf 6a47 	vldr	s13, [pc, #284]	; 8004464 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004348:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800434c:	4b3f      	ldr	r3, [pc, #252]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 800434e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004354:	ee07 3a90 	vmov	s15, r3
 8004358:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800435c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004360:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800445c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004364:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004368:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800436c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004370:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004378:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800437c:	e043      	b.n	8004406 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	ee07 3a90 	vmov	s15, r3
 8004384:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004388:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004468 <HAL_RCC_GetSysClockFreq+0x2e0>
 800438c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004390:	4b2e      	ldr	r3, [pc, #184]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004398:	ee07 3a90 	vmov	s15, r3
 800439c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a0:	ed97 6a02 	vldr	s12, [r7, #8]
 80043a4:	eddf 5a2d 	vldr	s11, [pc, #180]	; 800445c <HAL_RCC_GetSysClockFreq+0x2d4>
 80043a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043c0:	e021      	b.n	8004406 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	ee07 3a90 	vmov	s15, r3
 80043c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043cc:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004464 <HAL_RCC_GetSysClockFreq+0x2dc>
 80043d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043d4:	4b1d      	ldr	r3, [pc, #116]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 80043d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043dc:	ee07 3a90 	vmov	s15, r3
 80043e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043e4:	ed97 6a02 	vldr	s12, [r7, #8]
 80043e8:	eddf 5a1c 	vldr	s11, [pc, #112]	; 800445c <HAL_RCC_GetSysClockFreq+0x2d4>
 80043ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004400:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004404:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004406:	4b11      	ldr	r3, [pc, #68]	; (800444c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440a:	0a5b      	lsrs	r3, r3, #9
 800440c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004410:	3301      	adds	r3, #1
 8004412:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	ee07 3a90 	vmov	s15, r3
 800441a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800441e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800442a:	ee17 3a90 	vmov	r3, s15
 800442e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004430:	e005      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8004432:	2300      	movs	r3, #0
 8004434:	61bb      	str	r3, [r7, #24]
    break;
 8004436:	e002      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8004438:	4b06      	ldr	r3, [pc, #24]	; (8004454 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800443a:	61bb      	str	r3, [r7, #24]
    break;
 800443c:	bf00      	nop
  }

  return sysclockfreq;
 800443e:	69bb      	ldr	r3, [r7, #24]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3724      	adds	r7, #36	; 0x24
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	58024400 	.word	0x58024400
 8004450:	03d09000 	.word	0x03d09000
 8004454:	003d0900 	.word	0x003d0900
 8004458:	007a1200 	.word	0x007a1200
 800445c:	46000000 	.word	0x46000000
 8004460:	4c742400 	.word	0x4c742400
 8004464:	4a742400 	.word	0x4a742400
 8004468:	4af42400 	.word	0x4af42400

0800446c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004472:	f7ff fe89 	bl	8004188 <HAL_RCC_GetSysClockFreq>
 8004476:	4601      	mov	r1, r0
 8004478:	4b10      	ldr	r3, [pc, #64]	; (80044bc <HAL_RCC_GetHCLKFreq+0x50>)
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	0a1b      	lsrs	r3, r3, #8
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	4a0f      	ldr	r2, [pc, #60]	; (80044c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8004484:	5cd3      	ldrb	r3, [r2, r3]
 8004486:	f003 031f 	and.w	r3, r3, #31
 800448a:	fa21 f303 	lsr.w	r3, r1, r3
 800448e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004490:	4b0a      	ldr	r3, [pc, #40]	; (80044bc <HAL_RCC_GetHCLKFreq+0x50>)
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f003 030f 	and.w	r3, r3, #15
 8004498:	4a09      	ldr	r2, [pc, #36]	; (80044c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800449a:	5cd3      	ldrb	r3, [r2, r3]
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	fa22 f303 	lsr.w	r3, r2, r3
 80044a6:	4a07      	ldr	r2, [pc, #28]	; (80044c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80044a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80044aa:	4a07      	ldr	r2, [pc, #28]	; (80044c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80044b0:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	58024400 	.word	0x58024400
 80044c0:	08008ce4 	.word	0x08008ce4
 80044c4:	20000004 	.word	0x20000004
 80044c8:	20000000 	.word	0x20000000

080044cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80044d0:	f7ff ffcc 	bl	800446c <HAL_RCC_GetHCLKFreq>
 80044d4:	4601      	mov	r1, r0
 80044d6:	4b06      	ldr	r3, [pc, #24]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	091b      	lsrs	r3, r3, #4
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	4a04      	ldr	r2, [pc, #16]	; (80044f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044e2:	5cd3      	ldrb	r3, [r2, r3]
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	58024400 	.word	0x58024400
 80044f4:	08008ce4 	.word	0x08008ce4

080044f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80044fc:	f7ff ffb6 	bl	800446c <HAL_RCC_GetHCLKFreq>
 8004500:	4601      	mov	r1, r0
 8004502:	4b06      	ldr	r3, [pc, #24]	; (800451c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	0a1b      	lsrs	r3, r3, #8
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	4a04      	ldr	r2, [pc, #16]	; (8004520 <HAL_RCC_GetPCLK2Freq+0x28>)
 800450e:	5cd3      	ldrb	r3, [r2, r3]
 8004510:	f003 031f 	and.w	r3, r3, #31
 8004514:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}
 800451c:	58024400 	.word	0x58024400
 8004520:	08008ce4 	.word	0x08008ce4

08004524 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800452c:	2300      	movs	r3, #0
 800452e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004530:	2300      	movs	r3, #0
 8004532:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d03d      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004544:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004548:	d013      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800454a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800454e:	d802      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004554:	e01f      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004556:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800455a:	d013      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800455c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004560:	d01c      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004562:	e018      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004564:	4baf      	ldr	r3, [pc, #700]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	4aae      	ldr	r2, [pc, #696]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800456a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800456e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004570:	e015      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	3304      	adds	r3, #4
 8004576:	2102      	movs	r1, #2
 8004578:	4618      	mov	r0, r3
 800457a:	f001 fd33 	bl	8005fe4 <RCCEx_PLL2_Config>
 800457e:	4603      	mov	r3, r0
 8004580:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004582:	e00c      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	3324      	adds	r3, #36	; 0x24
 8004588:	2102      	movs	r1, #2
 800458a:	4618      	mov	r0, r3
 800458c:	f001 fddc 	bl	8006148 <RCCEx_PLL3_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004594:	e003      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	75fb      	strb	r3, [r7, #23]
      break;
 800459a:	e000      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800459c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800459e:	7dfb      	ldrb	r3, [r7, #23]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d109      	bne.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80045a4:	4b9f      	ldr	r3, [pc, #636]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80045a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045b0:	499c      	ldr	r1, [pc, #624]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	650b      	str	r3, [r1, #80]	; 0x50
 80045b6:	e001      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b8:	7dfb      	ldrb	r3, [r7, #23]
 80045ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d03d      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d826      	bhi.n	800461e <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80045d0:	a201      	add	r2, pc, #4	; (adr r2, 80045d8 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80045d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d6:	bf00      	nop
 80045d8:	080045ed 	.word	0x080045ed
 80045dc:	080045fb 	.word	0x080045fb
 80045e0:	0800460d 	.word	0x0800460d
 80045e4:	08004625 	.word	0x08004625
 80045e8:	08004625 	.word	0x08004625
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ec:	4b8d      	ldr	r3, [pc, #564]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80045ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f0:	4a8c      	ldr	r2, [pc, #560]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80045f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80045f8:	e015      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3304      	adds	r3, #4
 80045fe:	2100      	movs	r1, #0
 8004600:	4618      	mov	r0, r3
 8004602:	f001 fcef 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004606:	4603      	mov	r3, r0
 8004608:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800460a:	e00c      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3324      	adds	r3, #36	; 0x24
 8004610:	2100      	movs	r1, #0
 8004612:	4618      	mov	r0, r3
 8004614:	f001 fd98 	bl	8006148 <RCCEx_PLL3_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800461c:	e003      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	75fb      	strb	r3, [r7, #23]
      break;
 8004622:	e000      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8004624:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800462c:	4b7d      	ldr	r3, [pc, #500]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800462e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004630:	f023 0207 	bic.w	r2, r3, #7
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004638:	497a      	ldr	r1, [pc, #488]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800463a:	4313      	orrs	r3, r2
 800463c:	650b      	str	r3, [r1, #80]	; 0x50
 800463e:	e001      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800464c:	2b00      	cmp	r3, #0
 800464e:	d03e      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004654:	2b80      	cmp	r3, #128	; 0x80
 8004656:	d01c      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004658:	2b80      	cmp	r3, #128	; 0x80
 800465a:	d804      	bhi.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x142>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d00d      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004664:	e01e      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004666:	2bc0      	cmp	r3, #192	; 0xc0
 8004668:	d01f      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x186>
 800466a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800466e:	d01e      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004670:	e018      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004672:	4b6c      	ldr	r3, [pc, #432]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	4a6b      	ldr	r2, [pc, #428]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800467c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800467e:	e017      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3304      	adds	r3, #4
 8004684:	2100      	movs	r1, #0
 8004686:	4618      	mov	r0, r3
 8004688:	f001 fcac 	bl	8005fe4 <RCCEx_PLL2_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004690:	e00e      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3324      	adds	r3, #36	; 0x24
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f001 fd55 	bl	8006148 <RCCEx_PLL3_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80046a2:	e005      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	75fb      	strb	r3, [r7, #23]
      break;
 80046a8:	e002      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80046aa:	bf00      	nop
 80046ac:	e000      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80046ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046b0:	7dfb      	ldrb	r3, [r7, #23]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80046b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ba:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c2:	4958      	ldr	r1, [pc, #352]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	650b      	str	r3, [r1, #80]	; 0x50
 80046c8:	e001      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ca:	7dfb      	ldrb	r3, [r7, #23]
 80046cc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d044      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80046e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046e4:	d01f      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80046e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046ea:	d805      	bhi.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80046f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046f4:	d00e      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 80046f6:	e01f      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x214>
 80046f8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80046fc:	d01f      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80046fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004702:	d01e      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004704:	e018      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004706:	4b47      	ldr	r3, [pc, #284]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470a:	4a46      	ldr	r2, [pc, #280]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800470c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004710:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004712:	e017      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3304      	adds	r3, #4
 8004718:	2100      	movs	r1, #0
 800471a:	4618      	mov	r0, r3
 800471c:	f001 fc62 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004724:	e00e      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3324      	adds	r3, #36	; 0x24
 800472a:	2100      	movs	r1, #0
 800472c:	4618      	mov	r0, r3
 800472e:	f001 fd0b 	bl	8006148 <RCCEx_PLL3_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004736:	e005      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
      break;
 800473c:	e002      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800473e:	bf00      	nop
 8004740:	e000      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8004742:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004744:	7dfb      	ldrb	r3, [r7, #23]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10a      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800474a:	4b36      	ldr	r3, [pc, #216]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800474e:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004758:	4932      	ldr	r1, [pc, #200]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800475a:	4313      	orrs	r3, r2
 800475c:	658b      	str	r3, [r1, #88]	; 0x58
 800475e:	e001      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004760:	7dfb      	ldrb	r3, [r7, #23]
 8004762:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800476c:	2b00      	cmp	r3, #0
 800476e:	d044      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004776:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800477a:	d01f      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x298>
 800477c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004780:	d805      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00a      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x278>
 8004786:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800478a:	d00e      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x286>
 800478c:	e01f      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 800478e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004792:	d01f      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004794:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004798:	d01e      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800479a:	e018      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800479c:	4b21      	ldr	r3, [pc, #132]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	4a20      	ldr	r2, [pc, #128]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80047a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80047a8:	e017      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	2100      	movs	r1, #0
 80047b0:	4618      	mov	r0, r3
 80047b2:	f001 fc17 	bl	8005fe4 <RCCEx_PLL2_Config>
 80047b6:	4603      	mov	r3, r0
 80047b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80047ba:	e00e      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3324      	adds	r3, #36	; 0x24
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f001 fcc0 	bl	8006148 <RCCEx_PLL3_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80047cc:	e005      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	75fb      	strb	r3, [r7, #23]
      break;
 80047d2:	e002      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80047d4:	bf00      	nop
 80047d6:	e000      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80047d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047da:	7dfb      	ldrb	r3, [r7, #23]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10a      	bne.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80047e0:	4b10      	ldr	r3, [pc, #64]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80047e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80047ee:	490d      	ldr	r1, [pc, #52]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	658b      	str	r3, [r1, #88]	; 0x58
 80047f4:	e001      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f6:	7dfb      	ldrb	r3, [r7, #23]
 80047f8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d035      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800480a:	2b10      	cmp	r3, #16
 800480c:	d00c      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800480e:	2b10      	cmp	r3, #16
 8004810:	d802      	bhi.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8004812:	2b00      	cmp	r3, #0
 8004814:	d01b      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8004816:	e017      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8004818:	2b20      	cmp	r3, #32
 800481a:	d00c      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x312>
 800481c:	2b30      	cmp	r3, #48	; 0x30
 800481e:	d018      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8004820:	e012      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8004822:	bf00      	nop
 8004824:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004828:	4baf      	ldr	r3, [pc, #700]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	4aae      	ldr	r2, [pc, #696]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800482e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004832:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004834:	e00e      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	3304      	adds	r3, #4
 800483a:	2102      	movs	r1, #2
 800483c:	4618      	mov	r0, r3
 800483e:	f001 fbd1 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004842:	4603      	mov	r3, r0
 8004844:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004846:	e005      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	75fb      	strb	r3, [r7, #23]
      break;
 800484c:	e002      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800484e:	bf00      	nop
 8004850:	e000      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8004852:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d109      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800485a:	4ba3      	ldr	r3, [pc, #652]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800485c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800485e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004866:	49a0      	ldr	r1, [pc, #640]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004868:	4313      	orrs	r3, r2
 800486a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800486c:	e001      	b.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486e:	7dfb      	ldrb	r3, [r7, #23]
 8004870:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d042      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004886:	d01f      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004888:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800488c:	d805      	bhi.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8004892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004896:	d00e      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8004898:	e01f      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800489a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800489e:	d01f      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80048a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048a4:	d01e      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80048a6:	e018      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a8:	4b8f      	ldr	r3, [pc, #572]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	4a8e      	ldr	r2, [pc, #568]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80048ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80048b4:	e017      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	3304      	adds	r3, #4
 80048ba:	2100      	movs	r1, #0
 80048bc:	4618      	mov	r0, r3
 80048be:	f001 fb91 	bl	8005fe4 <RCCEx_PLL2_Config>
 80048c2:	4603      	mov	r3, r0
 80048c4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80048c6:	e00e      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3324      	adds	r3, #36	; 0x24
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f001 fc3a 	bl	8006148 <RCCEx_PLL3_Config>
 80048d4:	4603      	mov	r3, r0
 80048d6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80048d8:	e005      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	75fb      	strb	r3, [r7, #23]
      break;
 80048de:	e002      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80048e0:	bf00      	nop
 80048e2:	e000      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80048e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048e6:	7dfb      	ldrb	r3, [r7, #23]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d109      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80048ec:	4b7e      	ldr	r3, [pc, #504]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80048ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048f0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f8:	497b      	ldr	r1, [pc, #492]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	650b      	str	r3, [r1, #80]	; 0x50
 80048fe:	e001      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004900:	7dfb      	ldrb	r3, [r7, #23]
 8004902:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d042      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004914:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004918:	d01b      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800491a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800491e:	d805      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004920:	2b00      	cmp	r3, #0
 8004922:	d022      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x446>
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004928:	d00a      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800492a:	e01b      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x440>
 800492c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004930:	d01d      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8004932:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004936:	d01c      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8004938:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800493c:	d01b      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x452>
 800493e:	e011      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3304      	adds	r3, #4
 8004944:	2101      	movs	r1, #1
 8004946:	4618      	mov	r0, r3
 8004948:	f001 fb4c 	bl	8005fe4 <RCCEx_PLL2_Config>
 800494c:	4603      	mov	r3, r0
 800494e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004950:	e012      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3324      	adds	r3, #36	; 0x24
 8004956:	2101      	movs	r1, #1
 8004958:	4618      	mov	r0, r3
 800495a:	f001 fbf5 	bl	8006148 <RCCEx_PLL3_Config>
 800495e:	4603      	mov	r3, r0
 8004960:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004962:	e009      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	75fb      	strb	r3, [r7, #23]
      break;
 8004968:	e006      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800496a:	bf00      	nop
 800496c:	e004      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800496e:	bf00      	nop
 8004970:	e002      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8004972:	bf00      	nop
 8004974:	e000      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8004976:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004978:	7dfb      	ldrb	r3, [r7, #23]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800497e:	4b5a      	ldr	r3, [pc, #360]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004982:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498a:	4957      	ldr	r1, [pc, #348]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800498c:	4313      	orrs	r3, r2
 800498e:	650b      	str	r3, [r1, #80]	; 0x50
 8004990:	e001      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004992:	7dfb      	ldrb	r3, [r7, #23]
 8004994:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d044      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80049a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049ac:	d01b      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80049ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049b2:	d805      	bhi.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d022      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80049b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80049be:	e01b      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c4:	d01d      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80049c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049ca:	d01c      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80049cc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80049d0:	d01b      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80049d2:	e011      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3304      	adds	r3, #4
 80049d8:	2101      	movs	r1, #1
 80049da:	4618      	mov	r0, r3
 80049dc:	f001 fb02 	bl	8005fe4 <RCCEx_PLL2_Config>
 80049e0:	4603      	mov	r3, r0
 80049e2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80049e4:	e012      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	3324      	adds	r3, #36	; 0x24
 80049ea:	2101      	movs	r1, #1
 80049ec:	4618      	mov	r0, r3
 80049ee:	f001 fbab 	bl	8006148 <RCCEx_PLL3_Config>
 80049f2:	4603      	mov	r3, r0
 80049f4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80049f6:	e009      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	75fb      	strb	r3, [r7, #23]
      break;
 80049fc:	e006      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80049fe:	bf00      	nop
 8004a00:	e004      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8004a02:	bf00      	nop
 8004a04:	e002      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8004a06:	bf00      	nop
 8004a08:	e000      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8004a0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a0c:	7dfb      	ldrb	r3, [r7, #23]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10a      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004a12:	4b35      	ldr	r3, [pc, #212]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a16:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004a20:	4931      	ldr	r1, [pc, #196]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	658b      	str	r3, [r1, #88]	; 0x58
 8004a26:	e001      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a28:	7dfb      	ldrb	r3, [r7, #23]
 8004a2a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d02d      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a40:	d005      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004a42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a46:	d009      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x538>
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d013      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8004a4c:	e00f      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a4e:	4b26      	ldr	r3, [pc, #152]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a52:	4a25      	ldr	r2, [pc, #148]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004a5a:	e00c      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	2101      	movs	r1, #1
 8004a62:	4618      	mov	r0, r3
 8004a64:	f001 fabe 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004a6c:	e003      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	75fb      	strb	r3, [r7, #23]
      break;
 8004a72:	e000      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8004a74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a76:	7dfb      	ldrb	r3, [r7, #23]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d109      	bne.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a7c:	4b1a      	ldr	r3, [pc, #104]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a80:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a88:	4917      	ldr	r1, [pc, #92]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	650b      	str	r3, [r1, #80]	; 0x50
 8004a8e:	e001      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a90:	7dfb      	ldrb	r3, [r7, #23]
 8004a92:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d035      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d81b      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004aa8:	a201      	add	r2, pc, #4	; (adr r2, 8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8004aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aae:	bf00      	nop
 8004ab0:	08004aed 	.word	0x08004aed
 8004ab4:	08004ac1 	.word	0x08004ac1
 8004ab8:	08004acf 	.word	0x08004acf
 8004abc:	08004aed 	.word	0x08004aed
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ac0:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	4a08      	ldr	r2, [pc, #32]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004acc:	e00f      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	3304      	adds	r3, #4
 8004ad2:	2102      	movs	r1, #2
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f001 fa85 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004ada:	4603      	mov	r3, r0
 8004adc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004ade:	e006      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ae4:	e003      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8004ae6:	bf00      	nop
 8004ae8:	58024400 	.word	0x58024400
      break;
 8004aec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aee:	7dfb      	ldrb	r3, [r7, #23]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d109      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004af4:	4bba      	ldr	r3, [pc, #744]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af8:	f023 0203 	bic.w	r2, r3, #3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b00:	49b7      	ldr	r1, [pc, #732]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004b06:	e001      	b.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b08:	7dfb      	ldrb	r3, [r7, #23]
 8004b0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8086 	beq.w	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b1a:	4bb2      	ldr	r3, [pc, #712]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4ab1      	ldr	r2, [pc, #708]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8004b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b26:	f7fc fdf9 	bl	800171c <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b2c:	e009      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b2e:	f7fc fdf5 	bl	800171c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b64      	cmp	r3, #100	; 0x64
 8004b3a:	d902      	bls.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	75fb      	strb	r3, [r7, #23]
        break;
 8004b40:	e005      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b42:	4ba8      	ldr	r3, [pc, #672]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d0ef      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8004b4e:	7dfb      	ldrb	r3, [r7, #23]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d166      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b54:	4ba2      	ldr	r3, [pc, #648]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004b5e:	4053      	eors	r3, r2
 8004b60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d013      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b68:	4b9d      	ldr	r3, [pc, #628]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b70:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b72:	4b9b      	ldr	r3, [pc, #620]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b76:	4a9a      	ldr	r2, [pc, #616]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b7c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b7e:	4b98      	ldr	r3, [pc, #608]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b82:	4a97      	ldr	r2, [pc, #604]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b88:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004b8a:	4a95      	ldr	r2, [pc, #596]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004b96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b9a:	d115      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9c:	f7fc fdbe 	bl	800171c <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ba2:	e00b      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba4:	f7fc fdba 	bl	800171c <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d902      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	75fb      	strb	r3, [r7, #23]
            break;
 8004bba:	e005      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bbc:	4b88      	ldr	r3, [pc, #544]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ed      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8004bc8:	7dfb      	ldrb	r3, [r7, #23]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d126      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004bd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bdc:	d10d      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8004bde:	4b80      	ldr	r3, [pc, #512]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004bec:	0919      	lsrs	r1, r3, #4
 8004bee:	4b7e      	ldr	r3, [pc, #504]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8004bf0:	400b      	ands	r3, r1
 8004bf2:	497b      	ldr	r1, [pc, #492]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	610b      	str	r3, [r1, #16]
 8004bf8:	e005      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8004bfa:	4b79      	ldr	r3, [pc, #484]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	4a78      	ldr	r2, [pc, #480]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004c00:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004c04:	6113      	str	r3, [r2, #16]
 8004c06:	4b76      	ldr	r3, [pc, #472]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004c08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c14:	4972      	ldr	r1, [pc, #456]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	670b      	str	r3, [r1, #112]	; 0x70
 8004c1a:	e004      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c1c:	7dfb      	ldrb	r3, [r7, #23]
 8004c1e:	75bb      	strb	r3, [r7, #22]
 8004c20:	e001      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c22:	7dfb      	ldrb	r3, [r7, #23]
 8004c24:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d07d      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c36:	2b28      	cmp	r3, #40	; 0x28
 8004c38:	d866      	bhi.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8004c3a:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c40:	08004d0f 	.word	0x08004d0f
 8004c44:	08004d09 	.word	0x08004d09
 8004c48:	08004d09 	.word	0x08004d09
 8004c4c:	08004d09 	.word	0x08004d09
 8004c50:	08004d09 	.word	0x08004d09
 8004c54:	08004d09 	.word	0x08004d09
 8004c58:	08004d09 	.word	0x08004d09
 8004c5c:	08004d09 	.word	0x08004d09
 8004c60:	08004ce5 	.word	0x08004ce5
 8004c64:	08004d09 	.word	0x08004d09
 8004c68:	08004d09 	.word	0x08004d09
 8004c6c:	08004d09 	.word	0x08004d09
 8004c70:	08004d09 	.word	0x08004d09
 8004c74:	08004d09 	.word	0x08004d09
 8004c78:	08004d09 	.word	0x08004d09
 8004c7c:	08004d09 	.word	0x08004d09
 8004c80:	08004cf7 	.word	0x08004cf7
 8004c84:	08004d09 	.word	0x08004d09
 8004c88:	08004d09 	.word	0x08004d09
 8004c8c:	08004d09 	.word	0x08004d09
 8004c90:	08004d09 	.word	0x08004d09
 8004c94:	08004d09 	.word	0x08004d09
 8004c98:	08004d09 	.word	0x08004d09
 8004c9c:	08004d09 	.word	0x08004d09
 8004ca0:	08004d0f 	.word	0x08004d0f
 8004ca4:	08004d09 	.word	0x08004d09
 8004ca8:	08004d09 	.word	0x08004d09
 8004cac:	08004d09 	.word	0x08004d09
 8004cb0:	08004d09 	.word	0x08004d09
 8004cb4:	08004d09 	.word	0x08004d09
 8004cb8:	08004d09 	.word	0x08004d09
 8004cbc:	08004d09 	.word	0x08004d09
 8004cc0:	08004d0f 	.word	0x08004d0f
 8004cc4:	08004d09 	.word	0x08004d09
 8004cc8:	08004d09 	.word	0x08004d09
 8004ccc:	08004d09 	.word	0x08004d09
 8004cd0:	08004d09 	.word	0x08004d09
 8004cd4:	08004d09 	.word	0x08004d09
 8004cd8:	08004d09 	.word	0x08004d09
 8004cdc:	08004d09 	.word	0x08004d09
 8004ce0:	08004d0f 	.word	0x08004d0f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3304      	adds	r3, #4
 8004ce8:	2101      	movs	r1, #1
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 f97a 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004cf4:	e00c      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	3324      	adds	r3, #36	; 0x24
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f001 fa23 	bl	8006148 <RCCEx_PLL3_Config>
 8004d02:	4603      	mov	r3, r0
 8004d04:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004d06:	e003      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d0c:	e000      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8004d0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d10:	7dfb      	ldrb	r3, [r7, #23]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d109      	bne.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d16:	4b32      	ldr	r3, [pc, #200]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d22:	492f      	ldr	r1, [pc, #188]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	654b      	str	r3, [r1, #84]	; 0x54
 8004d28:	e001      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2a:	7dfb      	ldrb	r3, [r7, #23]
 8004d2c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d037      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3e:	2b05      	cmp	r3, #5
 8004d40:	d820      	bhi.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8004d42:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d48:	08004d8b 	.word	0x08004d8b
 8004d4c:	08004d61 	.word	0x08004d61
 8004d50:	08004d73 	.word	0x08004d73
 8004d54:	08004d8b 	.word	0x08004d8b
 8004d58:	08004d8b 	.word	0x08004d8b
 8004d5c:	08004d8b 	.word	0x08004d8b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	3304      	adds	r3, #4
 8004d64:	2101      	movs	r1, #1
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 f93c 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004d70:	e00c      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	3324      	adds	r3, #36	; 0x24
 8004d76:	2101      	movs	r1, #1
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f001 f9e5 	bl	8006148 <RCCEx_PLL3_Config>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004d82:	e003      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	75fb      	strb	r3, [r7, #23]
      break;
 8004d88:	e000      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8004d8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d8c:	7dfb      	ldrb	r3, [r7, #23]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004d92:	4b13      	ldr	r3, [pc, #76]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	f023 0207 	bic.w	r2, r3, #7
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d9e:	4910      	ldr	r1, [pc, #64]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	654b      	str	r3, [r1, #84]	; 0x54
 8004da4:	e001      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
 8004da8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0304 	and.w	r3, r3, #4
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d040      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dbc:	2b05      	cmp	r3, #5
 8004dbe:	d827      	bhi.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8004dc0:	a201      	add	r2, pc, #4	; (adr r2, 8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8004dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc6:	bf00      	nop
 8004dc8:	08004e17 	.word	0x08004e17
 8004dcc:	08004ded 	.word	0x08004ded
 8004dd0:	08004dff 	.word	0x08004dff
 8004dd4:	08004e17 	.word	0x08004e17
 8004dd8:	08004e17 	.word	0x08004e17
 8004ddc:	08004e17 	.word	0x08004e17
 8004de0:	58024400 	.word	0x58024400
 8004de4:	58024800 	.word	0x58024800
 8004de8:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3304      	adds	r3, #4
 8004df0:	2101      	movs	r1, #1
 8004df2:	4618      	mov	r0, r3
 8004df4:	f001 f8f6 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004dfc:	e00c      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	3324      	adds	r3, #36	; 0x24
 8004e02:	2101      	movs	r1, #1
 8004e04:	4618      	mov	r0, r3
 8004e06:	f001 f99f 	bl	8006148 <RCCEx_PLL3_Config>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004e0e:	e003      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	75fb      	strb	r3, [r7, #23]
      break;
 8004e14:	e000      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8004e16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e18:	7dfb      	ldrb	r3, [r7, #23]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10a      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e1e:	4bb2      	ldr	r3, [pc, #712]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e22:	f023 0207 	bic.w	r2, r3, #7
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e2c:	49ae      	ldr	r1, [pc, #696]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	658b      	str	r3, [r1, #88]	; 0x58
 8004e32:	e001      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e34:	7dfb      	ldrb	r3, [r7, #23]
 8004e36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d044      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e4e:	d01b      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8004e50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e54:	d805      	bhi.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d022      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8004e5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e5e:	d00a      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8004e60:	e01b      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e66:	d01d      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8004e68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e6c:	d01c      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004e6e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004e72:	d01b      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004e74:	e011      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3304      	adds	r3, #4
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 f8b1 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004e86:	e012      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3324      	adds	r3, #36	; 0x24
 8004e8c:	2102      	movs	r1, #2
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f001 f95a 	bl	8006148 <RCCEx_PLL3_Config>
 8004e94:	4603      	mov	r3, r0
 8004e96:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004e98:	e009      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	75fb      	strb	r3, [r7, #23]
      break;
 8004e9e:	e006      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8004ea0:	bf00      	nop
 8004ea2:	e004      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8004ea4:	bf00      	nop
 8004ea6:	e002      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8004ea8:	bf00      	nop
 8004eaa:	e000      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8004eac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004eae:	7dfb      	ldrb	r3, [r7, #23]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eb4:	4b8c      	ldr	r3, [pc, #560]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eb8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ec2:	4989      	ldr	r1, [pc, #548]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	654b      	str	r3, [r1, #84]	; 0x54
 8004ec8:	e001      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eca:	7dfb      	ldrb	r3, [r7, #23]
 8004ecc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d044      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ee0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ee4:	d01b      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8004ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eea:	d805      	bhi.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d022      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d00a      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8004ef6:	e01b      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8004ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efc:	d01d      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8004efe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004f02:	d01c      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8004f04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f08:	d01b      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8004f0a:	e011      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	2100      	movs	r1, #0
 8004f12:	4618      	mov	r0, r3
 8004f14:	f001 f866 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004f1c:	e012      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3324      	adds	r3, #36	; 0x24
 8004f22:	2102      	movs	r1, #2
 8004f24:	4618      	mov	r0, r3
 8004f26:	f001 f90f 	bl	8006148 <RCCEx_PLL3_Config>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004f2e:	e009      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	75fb      	strb	r3, [r7, #23]
      break;
 8004f34:	e006      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004f36:	bf00      	nop
 8004f38:	e004      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004f3a:	bf00      	nop
 8004f3c:	e002      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004f3e:	bf00      	nop
 8004f40:	e000      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004f42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f44:	7dfb      	ldrb	r3, [r7, #23]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10a      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f4a:	4b67      	ldr	r3, [pc, #412]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f4e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f58:	4963      	ldr	r1, [pc, #396]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	658b      	str	r3, [r1, #88]	; 0x58
 8004f5e:	e001      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f60:	7dfb      	ldrb	r3, [r7, #23]
 8004f62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d044      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f7a:	d01b      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8004f7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f80:	d805      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d022      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8004f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8a:	d00a      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8004f8c:	e01b      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8004f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f92:	d01d      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8004f94:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004f98:	d01c      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8004f9a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004f9e:	d01b      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8004fa0:	e011      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f001 f81b 	bl	8005fe4 <RCCEx_PLL2_Config>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004fb2:	e012      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3324      	adds	r3, #36	; 0x24
 8004fb8:	2102      	movs	r1, #2
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f8c4 	bl	8006148 <RCCEx_PLL3_Config>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004fc4:	e009      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	75fb      	strb	r3, [r7, #23]
      break;
 8004fca:	e006      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8004fcc:	bf00      	nop
 8004fce:	e004      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8004fd0:	bf00      	nop
 8004fd2:	e002      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8004fd4:	bf00      	nop
 8004fd6:	e000      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8004fd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fda:	7dfb      	ldrb	r3, [r7, #23]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004fe0:	4b41      	ldr	r3, [pc, #260]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fee:	493e      	ldr	r1, [pc, #248]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	658b      	str	r3, [r1, #88]	; 0x58
 8004ff4:	e001      	b.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff6:	7dfb      	ldrb	r3, [r7, #23]
 8004ff8:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	2b00      	cmp	r3, #0
 8005004:	d01a      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800500c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005010:	d10a      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3324      	adds	r3, #36	; 0x24
 8005016:	2102      	movs	r1, #2
 8005018:	4618      	mov	r0, r3
 800501a:	f001 f895 	bl	8006148 <RCCEx_PLL3_Config>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005028:	4b2f      	ldr	r3, [pc, #188]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800502a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005036:	492c      	ldr	r1, [pc, #176]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005038:	4313      	orrs	r3, r2
 800503a:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0310 	and.w	r3, r3, #16
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01a      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800504e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005052:	d10a      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3324      	adds	r3, #36	; 0x24
 8005058:	2102      	movs	r1, #2
 800505a:	4618      	mov	r0, r3
 800505c:	f001 f874 	bl	8006148 <RCCEx_PLL3_Config>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800506a:	4b1f      	ldr	r3, [pc, #124]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800506c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005078:	491b      	ldr	r1, [pc, #108]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800507a:	4313      	orrs	r3, r2
 800507c:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d032      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005094:	d00d      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8005096:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800509a:	d016      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d111      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3304      	adds	r3, #4
 80050a4:	2100      	movs	r1, #0
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 ff9c 	bl	8005fe4 <RCCEx_PLL2_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80050b0:	e00c      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	3324      	adds	r3, #36	; 0x24
 80050b6:	2102      	movs	r1, #2
 80050b8:	4618      	mov	r0, r3
 80050ba:	f001 f845 	bl	8006148 <RCCEx_PLL3_Config>
 80050be:	4603      	mov	r3, r0
 80050c0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80050c2:	e003      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	75fb      	strb	r3, [r7, #23]
      break;
 80050c8:	e000      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80050ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050cc:	7dfb      	ldrb	r3, [r7, #23]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10c      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050d2:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80050d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80050e0:	4901      	ldr	r1, [pc, #4]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	658b      	str	r3, [r1, #88]	; 0x58
 80050e6:	e003      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80050e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ec:	7dfb      	ldrb	r3, [r7, #23]
 80050ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d02f      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005102:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005106:	d00c      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005108:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800510c:	d015      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0xc16>
 800510e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005112:	d10f      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005114:	4b79      	ldr	r3, [pc, #484]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005118:	4a78      	ldr	r2, [pc, #480]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800511a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800511e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005120:	e00c      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	3324      	adds	r3, #36	; 0x24
 8005126:	2101      	movs	r1, #1
 8005128:	4618      	mov	r0, r3
 800512a:	f001 f80d 	bl	8006148 <RCCEx_PLL3_Config>
 800512e:	4603      	mov	r3, r0
 8005130:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005132:	e003      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	75fb      	strb	r3, [r7, #23]
      break;
 8005138:	e000      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 800513a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800513c:	7dfb      	ldrb	r3, [r7, #23]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10a      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005142:	4b6e      	ldr	r3, [pc, #440]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005146:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005150:	496a      	ldr	r1, [pc, #424]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005152:	4313      	orrs	r3, r2
 8005154:	654b      	str	r3, [r1, #84]	; 0x54
 8005156:	e001      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005158:	7dfb      	ldrb	r3, [r7, #23]
 800515a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d029      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800516c:	2b00      	cmp	r3, #0
 800516e:	d003      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005174:	d007      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8005176:	e00f      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005178:	4b60      	ldr	r3, [pc, #384]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517c:	4a5f      	ldr	r2, [pc, #380]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800517e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005182:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005184:	e00b      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3304      	adds	r3, #4
 800518a:	2102      	movs	r1, #2
 800518c:	4618      	mov	r0, r3
 800518e:	f000 ff29 	bl	8005fe4 <RCCEx_PLL2_Config>
 8005192:	4603      	mov	r3, r0
 8005194:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005196:	e002      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	75fb      	strb	r3, [r7, #23]
      break;
 800519c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800519e:	7dfb      	ldrb	r3, [r7, #23]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d109      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80051a4:	4b55      	ldr	r3, [pc, #340]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80051a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051b0:	4952      	ldr	r1, [pc, #328]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80051b6:	e001      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b8:	7dfb      	ldrb	r3, [r7, #23]
 80051ba:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3324      	adds	r3, #36	; 0x24
 80051cc:	2102      	movs	r1, #2
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 ffba 	bl	8006148 <RCCEx_PLL3_Config>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d02f      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f2:	d00c      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80051f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f8:	d802      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d011      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 80051fe:	e00d      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8005200:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005204:	d00f      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8005206:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800520a:	d00e      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0xd06>
 800520c:	e006      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800520e:	4b3b      	ldr	r3, [pc, #236]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005212:	4a3a      	ldr	r2, [pc, #232]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005214:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005218:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800521a:	e007      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	75fb      	strb	r3, [r7, #23]
      break;
 8005220:	e004      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005222:	bf00      	nop
 8005224:	e002      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005226:	bf00      	nop
 8005228:	e000      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800522a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800522c:	7dfb      	ldrb	r3, [r7, #23]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d109      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005232:	4b32      	ldr	r3, [pc, #200]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005236:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800523e:	492f      	ldr	r1, [pc, #188]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005240:	4313      	orrs	r3, r2
 8005242:	654b      	str	r3, [r1, #84]	; 0x54
 8005244:	e001      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005246:	7dfb      	ldrb	r3, [r7, #23]
 8005248:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d008      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005256:	4b29      	ldr	r3, [pc, #164]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800525a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005262:	4926      	ldr	r1, [pc, #152]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005264:	4313      	orrs	r3, r2
 8005266:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d009      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005274:	4b21      	ldr	r3, [pc, #132]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005282:	491e      	ldr	r1, [pc, #120]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005284:	4313      	orrs	r3, r2
 8005286:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d008      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005294:	4b19      	ldr	r3, [pc, #100]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8005296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005298:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052a0:	4916      	ldr	r1, [pc, #88]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00d      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80052b2:	4b12      	ldr	r3, [pc, #72]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	4a11      	ldr	r2, [pc, #68]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052bc:	6113      	str	r3, [r2, #16]
 80052be:	4b0f      	ldr	r3, [pc, #60]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052c0:	691a      	ldr	r2, [r3, #16]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80052c8:	490c      	ldr	r1, [pc, #48]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	da08      	bge.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80052d6:	4b09      	ldr	r3, [pc, #36]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e2:	4906      	ldr	r1, [pc, #24]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 80052e8:	7dbb      	ldrb	r3, [r7, #22]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	e000      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	58024400 	.word	0x58024400

08005300 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b090      	sub	sp, #64	; 0x40
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800530e:	d150      	bne.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8005310:	4ba1      	ldr	r3, [pc, #644]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531c:	2b04      	cmp	r3, #4
 800531e:	d844      	bhi.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8005320:	a201      	add	r2, pc, #4	; (adr r2, 8005328 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8005322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005326:	bf00      	nop
 8005328:	0800533d 	.word	0x0800533d
 800532c:	0800534d 	.word	0x0800534d
 8005330:	0800535d 	.word	0x0800535d
 8005334:	080053a5 	.word	0x080053a5
 8005338:	0800536d 	.word	0x0800536d
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800533c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005340:	4618      	mov	r0, r3
 8005342:	f000 fd03 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005348:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800534a:	e241      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800534c:	f107 0318 	add.w	r3, r7, #24
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fa63 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800535a:	e239      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800535c:	f107 030c 	add.w	r3, r7, #12
 8005360:	4618      	mov	r0, r3
 8005362:	f000 fba7 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800536a:	e231      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800536c:	4b8a      	ldr	r3, [pc, #552]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800536e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005370:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005374:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8005376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005378:	2b00      	cmp	r3, #0
 800537a:	d102      	bne.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800537c:	4b87      	ldr	r3, [pc, #540]	; (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800537e:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8005380:	e226      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8005382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005384:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005388:	d102      	bne.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 800538a:	4b85      	ldr	r3, [pc, #532]	; (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800538c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800538e:	e21f      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8005390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005392:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005396:	d102      	bne.n	800539e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 8005398:	4b82      	ldr	r3, [pc, #520]	; (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800539a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800539c:	e218      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80053a2:	e215      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80053a4:	4b80      	ldr	r3, [pc, #512]	; (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80053a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80053a8:	e212      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80053aa:	2300      	movs	r3, #0
 80053ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80053ae:	bf00      	nop
 80053b0:	e20e      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b8:	d14f      	bne.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80053ba:	4b77      	ldr	r3, [pc, #476]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80053bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053be:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80053c2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80053c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c6:	2b80      	cmp	r3, #128	; 0x80
 80053c8:	d01c      	beq.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 80053ca:	2b80      	cmp	r3, #128	; 0x80
 80053cc:	d804      	bhi.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d008      	beq.n	80053e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 80053d2:	2b40      	cmp	r3, #64	; 0x40
 80053d4:	d00e      	beq.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80053d6:	e03c      	b.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 80053d8:	2bc0      	cmp	r3, #192	; 0xc0
 80053da:	d037      	beq.n	800544c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 80053dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053e0:	d018      	beq.n	8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 80053e2:	e036      	b.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80053e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053e8:	4618      	mov	r0, r3
 80053ea:	f000 fcaf 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80053f2:	e1ed      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053f4:	f107 0318 	add.w	r3, r7, #24
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fa0f 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005402:	e1e5      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005404:	f107 030c 	add.w	r3, r7, #12
 8005408:	4618      	mov	r0, r3
 800540a:	f000 fb53 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005412:	e1dd      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005414:	4b60      	ldr	r3, [pc, #384]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005418:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800541c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800541e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005420:	2b00      	cmp	r3, #0
 8005422:	d102      	bne.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8005424:	4b5d      	ldr	r3, [pc, #372]	; (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005426:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8005428:	e1d2      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800542a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005430:	d102      	bne.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 8005432:	4b5b      	ldr	r3, [pc, #364]	; (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005434:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005436:	e1cb      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8005438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800543a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800543e:	d102      	bne.n	8005446 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 8005440:	4b58      	ldr	r3, [pc, #352]	; (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005442:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005444:	e1c4      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8005446:	2300      	movs	r3, #0
 8005448:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800544a:	e1c1      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800544c:	4b56      	ldr	r3, [pc, #344]	; (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800544e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005450:	e1be      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 8005452:	2300      	movs	r3, #0
 8005454:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005456:	bf00      	nop
 8005458:	e1ba      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005460:	d153      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8005462:	4b4d      	ldr	r3, [pc, #308]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005466:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800546a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800546c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005472:	d01f      	beq.n	80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8005474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005478:	d805      	bhi.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800547e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005482:	d00f      	beq.n	80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8005484:	e03d      	b.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8005486:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800548a:	d037      	beq.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800548c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005490:	d018      	beq.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8005492:	e036      	b.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005498:	4618      	mov	r0, r3
 800549a:	f000 fc57 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800549e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054a2:	e195      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054a4:	f107 0318 	add.w	r3, r7, #24
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 f9b7 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054b2:	e18d      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80054b4:	f107 030c 	add.w	r3, r7, #12
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 fafb 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054c2:	e185      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80054c4:	4b34      	ldr	r3, [pc, #208]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80054c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80054cc:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80054ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d102      	bne.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80054d4:	4b31      	ldr	r3, [pc, #196]	; (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80054d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80054d8:	e17a      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80054da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054e0:	d102      	bne.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 80054e2:	4b2f      	ldr	r3, [pc, #188]	; (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80054e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054e6:	e173      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80054e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054ee:	d102      	bne.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 80054f0:	4b2c      	ldr	r3, [pc, #176]	; (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80054f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054f4:	e16c      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80054fa:	e169      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80054fc:	4b2a      	ldr	r3, [pc, #168]	; (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80054fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005500:	e166      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8005502:	2300      	movs	r3, #0
 8005504:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005506:	bf00      	nop
 8005508:	e162      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005510:	d15d      	bne.n	80055ce <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8005512:	4b21      	ldr	r3, [pc, #132]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005516:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800551a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800551c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800551e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005522:	d01f      	beq.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8005524:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005528:	d805      	bhi.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800552e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005532:	d00f      	beq.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8005534:	e047      	b.n	80055c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8005536:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800553a:	d041      	beq.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 800553c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005540:	d018      	beq.n	8005574 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8005542:	e040      	b.n	80055c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005544:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005548:	4618      	mov	r0, r3
 800554a:	f000 fbff 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800554e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005550:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005552:	e13d      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005554:	f107 0318 	add.w	r3, r7, #24
 8005558:	4618      	mov	r0, r3
 800555a:	f000 f95f 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005562:	e135      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005564:	f107 030c 	add.w	r3, r7, #12
 8005568:	4618      	mov	r0, r3
 800556a:	f000 faa3 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005572:	e12d      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005574:	4b08      	ldr	r3, [pc, #32]	; (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005578:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800557c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800557e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005580:	2b00      	cmp	r3, #0
 8005582:	d102      	bne.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005586:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8005588:	e122      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800558a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800558c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005590:	d10c      	bne.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 8005592:	4b03      	ldr	r3, [pc, #12]	; (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005594:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005596:	e11b      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005598:	58024400 	.word	0x58024400
 800559c:	03d09000 	.word	0x03d09000
 80055a0:	003d0900 	.word	0x003d0900
 80055a4:	007a1200 	.word	0x007a1200
 80055a8:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80055ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055b2:	d102      	bne.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 80055b4:	4b89      	ldr	r3, [pc, #548]	; (80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80055b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80055b8:	e10a      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80055ba:	2300      	movs	r3, #0
 80055bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80055be:	e107      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80055c0:	4b87      	ldr	r3, [pc, #540]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 80055c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80055c4:	e104      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 80055c6:	2300      	movs	r3, #0
 80055c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80055ca:	bf00      	nop
 80055cc:	e100      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d4:	d153      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80055d6:	4b83      	ldr	r3, [pc, #524]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80055d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055da:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80055de:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80055e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055e6:	d01f      	beq.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 80055e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ec:	d805      	bhi.n	80055fa <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00a      	beq.n	8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 80055f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f6:	d00f      	beq.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 80055f8:	e03d      	b.n	8005676 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 80055fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80055fe:	d037      	beq.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8005600:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005604:	d018      	beq.n	8005638 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8005606:	e036      	b.n	8005676 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800560c:	4618      	mov	r0, r3
 800560e:	f000 fb9d 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005614:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005616:	e0db      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005618:	f107 0318 	add.w	r3, r7, #24
 800561c:	4618      	mov	r0, r3
 800561e:	f000 f8fd 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005626:	e0d3      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005628:	f107 030c 	add.w	r3, r7, #12
 800562c:	4618      	mov	r0, r3
 800562e:	f000 fa41 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005636:	e0cb      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005638:	4b6a      	ldr	r3, [pc, #424]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800563a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800563c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005640:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8005642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005644:	2b00      	cmp	r3, #0
 8005646:	d102      	bne.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8005648:	4b67      	ldr	r3, [pc, #412]	; (80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800564a:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800564c:	e0c0      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800564e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005650:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005654:	d102      	bne.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 8005656:	4b65      	ldr	r3, [pc, #404]	; (80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8005658:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800565a:	e0b9      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800565c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005662:	d102      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 8005664:	4b5d      	ldr	r3, [pc, #372]	; (80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8005666:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005668:	e0b2      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800566a:	2300      	movs	r3, #0
 800566c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800566e:	e0af      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8005670:	4b5b      	ldr	r3, [pc, #364]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8005672:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005674:	e0ac      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 8005676:	2300      	movs	r3, #0
 8005678:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800567a:	bf00      	nop
 800567c:	e0a8      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005684:	d13d      	bne.n	8005702 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8005686:	4b57      	ldr	r3, [pc, #348]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8005688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800568e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005696:	d00c      	beq.n	80056b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8005698:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800569c:	d011      	beq.n	80056c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d12b      	bne.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056a2:	f107 0318 	add.w	r3, r7, #24
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f8b8 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056b0:	e08e      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056b2:	f107 030c 	add.w	r3, r7, #12
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 f9fc 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056c0:	e086      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80056c2:	4b48      	ldr	r3, [pc, #288]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80056c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056ca:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80056cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d102      	bne.n	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80056d2:	4b45      	ldr	r3, [pc, #276]	; (80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80056d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80056d6:	e07b      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80056d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056de:	d102      	bne.n	80056e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 80056e0:	4b42      	ldr	r3, [pc, #264]	; (80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056e4:	e074      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80056e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056ec:	d102      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 80056ee:	4b3b      	ldr	r3, [pc, #236]	; (80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80056f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056f2:	e06d      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80056f4:	2300      	movs	r3, #0
 80056f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056f8:	e06a      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80056fe:	bf00      	nop
 8005700:	e066      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005708:	d11f      	bne.n	800574a <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800570a:	4b36      	ldr	r3, [pc, #216]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800570c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005712:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800571a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800571e:	d008      	beq.n	8005732 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8005720:	e00f      	b.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fb10 	bl	8005d4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800572c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005730:	e04e      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005732:	f107 0318 	add.w	r3, r7, #24
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f870 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005740:	e046      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005746:	bf00      	nop
 8005748:	e042      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005750:	d13c      	bne.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8005752:	4b24      	ldr	r3, [pc, #144]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8005754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005756:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800575a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800575c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005762:	d01e      	beq.n	80057a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 8005764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005768:	d805      	bhi.n	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00d      	beq.n	800578a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800576e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005772:	d00e      	beq.n	8005792 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
 8005774:	e026      	b.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8005776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800577a:	d01d      	beq.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 800577c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005780:	d01d      	beq.n	80057be <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8005782:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005786:	d014      	beq.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8005788:	e01c      	b.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800578a:	f000 f831 	bl	80057f0 <HAL_RCCEx_GetD3PCLK1Freq>
 800578e:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8005790:	e01e      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005792:	f107 0318 	add.w	r3, r7, #24
 8005796:	4618      	mov	r0, r3
 8005798:	f000 f840 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057a0:	e016      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057a2:	f107 030c 	add.w	r3, r7, #12
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 f984 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057b0:	e00e      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 80057b2:	4b0d      	ldr	r3, [pc, #52]	; (80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80057b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057b6:	e00b      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 80057b8:	4b0c      	ldr	r3, [pc, #48]	; (80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80057ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057bc:	e008      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 80057be:	4b07      	ldr	r3, [pc, #28]	; (80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80057c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057c2:	e005      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057c8:	bf00      	nop
 80057ca:	e001      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else
    {
      frequency = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80057d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3740      	adds	r7, #64	; 0x40
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	007a1200 	.word	0x007a1200
 80057e0:	00bb8000 	.word	0x00bb8000
 80057e4:	58024400 	.word	0x58024400
 80057e8:	03d09000 	.word	0x03d09000
 80057ec:	003d0900 	.word	0x003d0900

080057f0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80057f4:	f7fe fe3a 	bl	800446c <HAL_RCC_GetHCLKFreq>
 80057f8:	4601      	mov	r1, r0
 80057fa:	4b06      	ldr	r3, [pc, #24]	; (8005814 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	091b      	lsrs	r3, r3, #4
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	4a04      	ldr	r2, [pc, #16]	; (8005818 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005806:	5cd3      	ldrb	r3, [r2, r3]
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005810:	4618      	mov	r0, r3
 8005812:	bd80      	pop	{r7, pc}
 8005814:	58024400 	.word	0x58024400
 8005818:	08008ce4 	.word	0x08008ce4

0800581c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800581c:	b480      	push	{r7}
 800581e:	b089      	sub	sp, #36	; 0x24
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005824:	4b9d      	ldr	r3, [pc, #628]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005828:	f003 0303 	and.w	r3, r3, #3
 800582c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800582e:	4b9b      	ldr	r3, [pc, #620]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005832:	0b1b      	lsrs	r3, r3, #12
 8005834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005838:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800583a:	4b98      	ldr	r3, [pc, #608]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583e:	091b      	lsrs	r3, r3, #4
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005846:	4b95      	ldr	r3, [pc, #596]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584a:	08db      	lsrs	r3, r3, #3
 800584c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	ee07 3a90 	vmov	s15, r3
 800585a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800585e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 810a 	beq.w	8005a7e <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d05a      	beq.n	8005926 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8005870:	2b01      	cmp	r3, #1
 8005872:	d302      	bcc.n	800587a <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8005874:	2b02      	cmp	r3, #2
 8005876:	d078      	beq.n	800596a <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8005878:	e099      	b.n	80059ae <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800587a:	4b88      	ldr	r3, [pc, #544]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0320 	and.w	r3, r3, #32
 8005882:	2b00      	cmp	r3, #0
 8005884:	d02d      	beq.n	80058e2 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005886:	4b85      	ldr	r3, [pc, #532]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	08db      	lsrs	r3, r3, #3
 800588c:	f003 0303 	and.w	r3, r3, #3
 8005890:	4a83      	ldr	r2, [pc, #524]	; (8005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8005892:	fa22 f303 	lsr.w	r3, r2, r3
 8005896:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	ee07 3a90 	vmov	s15, r3
 800589e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	ee07 3a90 	vmov	s15, r3
 80058a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b0:	4b7a      	ldr	r3, [pc, #488]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058b8:	ee07 3a90 	vmov	s15, r3
 80058bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058c0:	ed97 6a03 	vldr	s12, [r7, #12]
 80058c4:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80058c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80058d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058dc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80058e0:	e087      	b.n	80059f2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	ee07 3a90 	vmov	s15, r3
 80058e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ec:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 80058f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058f4:	4b69      	ldr	r3, [pc, #420]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80058f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fc:	ee07 3a90 	vmov	s15, r3
 8005900:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005904:	ed97 6a03 	vldr	s12, [r7, #12]
 8005908:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800590c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005910:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005914:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005918:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800591c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005920:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005924:	e065      	b.n	80059f2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	ee07 3a90 	vmov	s15, r3
 800592c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005930:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005aac <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005934:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005938:	4b58      	ldr	r3, [pc, #352]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005940:	ee07 3a90 	vmov	s15, r3
 8005944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005948:	ed97 6a03 	vldr	s12, [r7, #12]
 800594c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005950:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005954:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005958:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800595c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005964:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005968:	e043      	b.n	80059f2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	ee07 3a90 	vmov	s15, r3
 8005970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005974:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8005978:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800597c:	4b47      	ldr	r3, [pc, #284]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800597e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005984:	ee07 3a90 	vmov	s15, r3
 8005988:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800598c:	ed97 6a03 	vldr	s12, [r7, #12]
 8005990:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005994:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005998:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800599c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80059ac:	e021      	b.n	80059f2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	ee07 3a90 	vmov	s15, r3
 80059b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8005aac <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80059bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059c0:	4b36      	ldr	r3, [pc, #216]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80059c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059c8:	ee07 3a90 	vmov	s15, r3
 80059cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80059d4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80059d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80059f0:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80059f2:	4b2a      	ldr	r3, [pc, #168]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	0a5b      	lsrs	r3, r3, #9
 80059f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059fc:	ee07 3a90 	vmov	s15, r3
 8005a00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005a0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a18:	ee17 2a90 	vmov	r2, s15
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005a20:	4b1e      	ldr	r3, [pc, #120]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a24:	0c1b      	lsrs	r3, r3, #16
 8005a26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005a3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a46:	ee17 2a90 	vmov	r2, s15
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005a4e:	4b13      	ldr	r3, [pc, #76]	; (8005a9c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	0e1b      	lsrs	r3, r3, #24
 8005a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a58:	ee07 3a90 	vmov	s15, r3
 8005a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005a68:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a74:	ee17 2a90 	vmov	r2, s15
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005a7c:	e008      	b.n	8005a90 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	609a      	str	r2, [r3, #8]
}
 8005a90:	bf00      	nop
 8005a92:	3724      	adds	r7, #36	; 0x24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	58024400 	.word	0x58024400
 8005aa0:	03d09000 	.word	0x03d09000
 8005aa4:	46000000 	.word	0x46000000
 8005aa8:	4c742400 	.word	0x4c742400
 8005aac:	4a742400 	.word	0x4a742400
 8005ab0:	4af42400 	.word	0x4af42400

08005ab4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b089      	sub	sp, #36	; 0x24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005abc:	4b9d      	ldr	r3, [pc, #628]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac0:	f003 0303 	and.w	r3, r3, #3
 8005ac4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005ac6:	4b9b      	ldr	r3, [pc, #620]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aca:	0d1b      	lsrs	r3, r3, #20
 8005acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ad0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005ad2:	4b98      	ldr	r3, [pc, #608]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	0a1b      	lsrs	r3, r3, #8
 8005ad8:	f003 0301 	and.w	r3, r3, #1
 8005adc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005ade:	4b95      	ldr	r3, [pc, #596]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ae2:	08db      	lsrs	r3, r3, #3
 8005ae4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	fb02 f303 	mul.w	r3, r2, r3
 8005aee:	ee07 3a90 	vmov	s15, r3
 8005af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005af6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 810a 	beq.w	8005d16 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d05a      	beq.n	8005bbe <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d302      	bcc.n	8005b12 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d078      	beq.n	8005c02 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8005b10:	e099      	b.n	8005c46 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b12:	4b88      	ldr	r3, [pc, #544]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d02d      	beq.n	8005b7a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005b1e:	4b85      	ldr	r3, [pc, #532]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	08db      	lsrs	r3, r3, #3
 8005b24:	f003 0303 	and.w	r3, r3, #3
 8005b28:	4a83      	ldr	r2, [pc, #524]	; (8005d38 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8005b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b2e:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	ee07 3a90 	vmov	s15, r3
 8005b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	ee07 3a90 	vmov	s15, r3
 8005b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b48:	4b7a      	ldr	r3, [pc, #488]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b50:	ee07 3a90 	vmov	s15, r3
 8005b54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b58:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b5c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005d3c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005b60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b74:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005b78:	e087      	b.n	8005c8a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	ee07 3a90 	vmov	s15, r3
 8005b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b84:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8005b88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b8c:	4b69      	ldr	r3, [pc, #420]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b94:	ee07 3a90 	vmov	s15, r3
 8005b98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ba0:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005d3c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005ba4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ba8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005bbc:	e065      	b.n	8005c8a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	ee07 3a90 	vmov	s15, r3
 8005bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005d44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005bcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bd0:	4b58      	ldr	r3, [pc, #352]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bd8:	ee07 3a90 	vmov	s15, r3
 8005bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be0:	ed97 6a03 	vldr	s12, [r7, #12]
 8005be4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005d3c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005be8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bfc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c00:	e043      	b.n	8005c8a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	ee07 3a90 	vmov	s15, r3
 8005c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c0c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005d48 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8005c10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c14:	4b47      	ldr	r3, [pc, #284]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c1c:	ee07 3a90 	vmov	s15, r3
 8005c20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c24:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c28:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005d3c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005c2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c44:	e021      	b.n	8005c8a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	ee07 3a90 	vmov	s15, r3
 8005c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c50:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8005d44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c58:	4b36      	ldr	r3, [pc, #216]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c60:	ee07 3a90 	vmov	s15, r3
 8005c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c68:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c6c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005d3c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005c70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c88:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005c8a:	4b2a      	ldr	r3, [pc, #168]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8e:	0a5b      	lsrs	r3, r3, #9
 8005c90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c94:	ee07 3a90 	vmov	s15, r3
 8005c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ca0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ca4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cb0:	ee17 2a90 	vmov	r2, s15
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005cb8:	4b1e      	ldr	r3, [pc, #120]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbc:	0c1b      	lsrs	r3, r3, #16
 8005cbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cc2:	ee07 3a90 	vmov	s15, r3
 8005cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cde:	ee17 2a90 	vmov	r2, s15
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005ce6:	4b13      	ldr	r3, [pc, #76]	; (8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cea:	0e1b      	lsrs	r3, r3, #24
 8005cec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cf0:	ee07 3a90 	vmov	s15, r3
 8005cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cf8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d00:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d0c:	ee17 2a90 	vmov	r2, s15
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005d14:	e008      	b.n	8005d28 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	609a      	str	r2, [r3, #8]
}
 8005d28:	bf00      	nop
 8005d2a:	3724      	adds	r7, #36	; 0x24
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	58024400 	.word	0x58024400
 8005d38:	03d09000 	.word	0x03d09000
 8005d3c:	46000000 	.word	0x46000000
 8005d40:	4c742400 	.word	0x4c742400
 8005d44:	4a742400 	.word	0x4a742400
 8005d48:	4af42400 	.word	0x4af42400

08005d4c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b089      	sub	sp, #36	; 0x24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d54:	4b9d      	ldr	r3, [pc, #628]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d58:	f003 0303 	and.w	r3, r3, #3
 8005d5c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8005d5e:	4b9b      	ldr	r3, [pc, #620]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d62:	091b      	lsrs	r3, r3, #4
 8005d64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d68:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005d6a:	4b98      	ldr	r3, [pc, #608]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005d74:	4b95      	ldr	r3, [pc, #596]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d78:	08db      	lsrs	r3, r3, #3
 8005d7a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	fb02 f303 	mul.w	r3, r2, r3
 8005d84:	ee07 3a90 	vmov	s15, r3
 8005d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d8c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 810a 	beq.w	8005fac <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d05a      	beq.n	8005e54 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d302      	bcc.n	8005da8 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d078      	beq.n	8005e98 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8005da6:	e099      	b.n	8005edc <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005da8:	4b88      	ldr	r3, [pc, #544]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0320 	and.w	r3, r3, #32
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d02d      	beq.n	8005e10 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005db4:	4b85      	ldr	r3, [pc, #532]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	08db      	lsrs	r3, r3, #3
 8005dba:	f003 0303 	and.w	r3, r3, #3
 8005dbe:	4a84      	ldr	r2, [pc, #528]	; (8005fd0 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8005dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8005dc4:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	ee07 3a90 	vmov	s15, r3
 8005dcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	ee07 3a90 	vmov	s15, r3
 8005dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dde:	4b7b      	ldr	r3, [pc, #492]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de6:	ee07 3a90 	vmov	s15, r3
 8005dea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dee:	ed97 6a03 	vldr	s12, [r7, #12]
 8005df2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8005df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e0a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005e0e:	e087      	b.n	8005f20 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e1a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005fd8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 8005e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e22:	4b6a      	ldr	r3, [pc, #424]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e2a:	ee07 3a90 	vmov	s15, r3
 8005e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e32:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e36:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8005e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e52:	e065      	b.n	8005f20 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	ee07 3a90 	vmov	s15, r3
 8005e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e5e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005fdc <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8005e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e66:	4b59      	ldr	r3, [pc, #356]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e6e:	ee07 3a90 	vmov	s15, r3
 8005e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e76:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e7a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8005e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e96:	e043      	b.n	8005f20 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	ee07 3a90 	vmov	s15, r3
 8005e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ea2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005fe0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eaa:	4b48      	ldr	r3, [pc, #288]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eb2:	ee07 3a90 	vmov	s15, r3
 8005eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ebe:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8005ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005eda:	e021      	b.n	8005f20 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	ee07 3a90 	vmov	s15, r3
 8005ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ee6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005fdc <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8005eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eee:	4b37      	ldr	r3, [pc, #220]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef6:	ee07 3a90 	vmov	s15, r3
 8005efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f02:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8005f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f1e:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8005f20:	4b2a      	ldr	r3, [pc, #168]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f24:	0a5b      	lsrs	r3, r3, #9
 8005f26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f2a:	ee07 3a90 	vmov	s15, r3
 8005f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f46:	ee17 2a90 	vmov	r2, s15
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8005f4e:	4b1f      	ldr	r3, [pc, #124]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f52:	0c1b      	lsrs	r3, r3, #16
 8005f54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f58:	ee07 3a90 	vmov	s15, r3
 8005f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f68:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f74:	ee17 2a90 	vmov	r2, s15
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8005f7c:	4b13      	ldr	r3, [pc, #76]	; (8005fcc <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8005f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f80:	0e1b      	lsrs	r3, r3, #24
 8005f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f86:	ee07 3a90 	vmov	s15, r3
 8005f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f96:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fa2:	ee17 2a90 	vmov	r2, s15
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005faa:	e008      	b.n	8005fbe <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	609a      	str	r2, [r3, #8]
}
 8005fbe:	bf00      	nop
 8005fc0:	3724      	adds	r7, #36	; 0x24
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	58024400 	.word	0x58024400
 8005fd0:	03d09000 	.word	0x03d09000
 8005fd4:	46000000 	.word	0x46000000
 8005fd8:	4c742400 	.word	0x4c742400
 8005fdc:	4a742400 	.word	0x4a742400
 8005fe0:	4af42400 	.word	0x4af42400

08005fe4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ff2:	4b53      	ldr	r3, [pc, #332]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	f003 0303 	and.w	r3, r3, #3
 8005ffa:	2b03      	cmp	r3, #3
 8005ffc:	d101      	bne.n	8006002 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e099      	b.n	8006136 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006002:	4b4f      	ldr	r3, [pc, #316]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a4e      	ldr	r2, [pc, #312]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006008:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800600c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800600e:	f7fb fb85 	bl	800171c <HAL_GetTick>
 8006012:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006014:	e008      	b.n	8006028 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006016:	f7fb fb81 	bl	800171c <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	2b02      	cmp	r3, #2
 8006022:	d901      	bls.n	8006028 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e086      	b.n	8006136 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006028:	4b45      	ldr	r3, [pc, #276]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1f0      	bne.n	8006016 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006034:	4b42      	ldr	r3, [pc, #264]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006038:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	031b      	lsls	r3, r3, #12
 8006042:	493f      	ldr	r1, [pc, #252]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006044:	4313      	orrs	r3, r2
 8006046:	628b      	str	r3, [r1, #40]	; 0x28
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	3b01      	subs	r3, #1
 800604e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	3b01      	subs	r3, #1
 8006058:	025b      	lsls	r3, r3, #9
 800605a:	b29b      	uxth	r3, r3
 800605c:	431a      	orrs	r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	3b01      	subs	r3, #1
 8006064:	041b      	lsls	r3, r3, #16
 8006066:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800606a:	431a      	orrs	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	3b01      	subs	r3, #1
 8006072:	061b      	lsls	r3, r3, #24
 8006074:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006078:	4931      	ldr	r1, [pc, #196]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 800607a:	4313      	orrs	r3, r2
 800607c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800607e:	4b30      	ldr	r3, [pc, #192]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006082:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	492d      	ldr	r1, [pc, #180]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 800608c:	4313      	orrs	r3, r2
 800608e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006090:	4b2b      	ldr	r3, [pc, #172]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	f023 0220 	bic.w	r2, r3, #32
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	4928      	ldr	r1, [pc, #160]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80060a2:	4b27      	ldr	r3, [pc, #156]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a6:	4a26      	ldr	r2, [pc, #152]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060a8:	f023 0310 	bic.w	r3, r3, #16
 80060ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80060ae:	4b24      	ldr	r3, [pc, #144]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060b2:	4b24      	ldr	r3, [pc, #144]	; (8006144 <RCCEx_PLL2_Config+0x160>)
 80060b4:	4013      	ands	r3, r2
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	69d2      	ldr	r2, [r2, #28]
 80060ba:	00d2      	lsls	r2, r2, #3
 80060bc:	4920      	ldr	r1, [pc, #128]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80060c2:	4b1f      	ldr	r3, [pc, #124]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c6:	4a1e      	ldr	r2, [pc, #120]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060c8:	f043 0310 	orr.w	r3, r3, #16
 80060cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d106      	bne.n	80060e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80060d4:	4b1a      	ldr	r3, [pc, #104]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d8:	4a19      	ldr	r2, [pc, #100]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80060e0:	e00f      	b.n	8006102 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d106      	bne.n	80060f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80060e8:	4b15      	ldr	r3, [pc, #84]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ec:	4a14      	ldr	r2, [pc, #80]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80060f4:	e005      	b.n	8006102 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80060f6:	4b12      	ldr	r3, [pc, #72]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fa:	4a11      	ldr	r2, [pc, #68]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 80060fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006100:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006102:	4b0f      	ldr	r3, [pc, #60]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a0e      	ldr	r2, [pc, #56]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 8006108:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800610c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800610e:	f7fb fb05 	bl	800171c <HAL_GetTick>
 8006112:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006114:	e008      	b.n	8006128 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006116:	f7fb fb01 	bl	800171c <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d901      	bls.n	8006128 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e006      	b.n	8006136 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006128:	4b05      	ldr	r3, [pc, #20]	; (8006140 <RCCEx_PLL2_Config+0x15c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0f0      	beq.n	8006116 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006134:	7bfb      	ldrb	r3, [r7, #15]
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	58024400 	.word	0x58024400
 8006144:	ffff0007 	.word	0xffff0007

08006148 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006156:	4b53      	ldr	r3, [pc, #332]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b03      	cmp	r3, #3
 8006160:	d101      	bne.n	8006166 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e099      	b.n	800629a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006166:	4b4f      	ldr	r3, [pc, #316]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a4e      	ldr	r2, [pc, #312]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800616c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006172:	f7fb fad3 	bl	800171c <HAL_GetTick>
 8006176:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006178:	e008      	b.n	800618c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800617a:	f7fb facf 	bl	800171c <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	2b02      	cmp	r3, #2
 8006186:	d901      	bls.n	800618c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e086      	b.n	800629a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800618c:	4b45      	ldr	r3, [pc, #276]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1f0      	bne.n	800617a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006198:	4b42      	ldr	r3, [pc, #264]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800619a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	051b      	lsls	r3, r3, #20
 80061a6:	493f      	ldr	r1, [pc, #252]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	628b      	str	r3, [r1, #40]	; 0x28
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	025b      	lsls	r3, r3, #9
 80061be:	b29b      	uxth	r3, r3
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	3b01      	subs	r3, #1
 80061c8:	041b      	lsls	r3, r3, #16
 80061ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	3b01      	subs	r3, #1
 80061d6:	061b      	lsls	r3, r3, #24
 80061d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80061dc:	4931      	ldr	r1, [pc, #196]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80061e2:	4b30      	ldr	r3, [pc, #192]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	492d      	ldr	r1, [pc, #180]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80061f4:	4b2b      	ldr	r3, [pc, #172]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	4928      	ldr	r1, [pc, #160]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006202:	4313      	orrs	r3, r2
 8006204:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006206:	4b27      	ldr	r3, [pc, #156]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	4a26      	ldr	r2, [pc, #152]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800620c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006210:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006212:	4b24      	ldr	r3, [pc, #144]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006214:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006216:	4b24      	ldr	r3, [pc, #144]	; (80062a8 <RCCEx_PLL3_Config+0x160>)
 8006218:	4013      	ands	r3, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	69d2      	ldr	r2, [r2, #28]
 800621e:	00d2      	lsls	r2, r2, #3
 8006220:	4920      	ldr	r1, [pc, #128]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006222:	4313      	orrs	r3, r2
 8006224:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006226:	4b1f      	ldr	r3, [pc, #124]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622a:	4a1e      	ldr	r2, [pc, #120]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800622c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006230:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d106      	bne.n	8006246 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006238:	4b1a      	ldr	r3, [pc, #104]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800623a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623c:	4a19      	ldr	r2, [pc, #100]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800623e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006242:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006244:	e00f      	b.n	8006266 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d106      	bne.n	800625a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800624c:	4b15      	ldr	r3, [pc, #84]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800624e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006250:	4a14      	ldr	r2, [pc, #80]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006252:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006256:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006258:	e005      	b.n	8006266 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800625a:	4b12      	ldr	r3, [pc, #72]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	4a11      	ldr	r2, [pc, #68]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006260:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006264:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006266:	4b0f      	ldr	r3, [pc, #60]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a0e      	ldr	r2, [pc, #56]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800626c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006270:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006272:	f7fb fa53 	bl	800171c <HAL_GetTick>
 8006276:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006278:	e008      	b.n	800628c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800627a:	f7fb fa4f 	bl	800171c <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	2b02      	cmp	r3, #2
 8006286:	d901      	bls.n	800628c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e006      	b.n	800629a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <RCCEx_PLL3_Config+0x15c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d0f0      	beq.n	800627a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	58024400 	.word	0x58024400
 80062a8:	ffff0007 	.word	0xffff0007

080062ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e049      	b.n	8006352 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d106      	bne.n	80062d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fa ff30 	bl	8001138 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3304      	adds	r3, #4
 80062e8:	4619      	mov	r1, r3
 80062ea:	4610      	mov	r0, r2
 80062ec:	f000 fa76 	bl	80067dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b082      	sub	sp, #8
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e049      	b.n	8006400 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d106      	bne.n	8006386 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f841 	bl	8006408 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2202      	movs	r2, #2
 800638a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	3304      	adds	r3, #4
 8006396:	4619      	mov	r1, r3
 8006398:	4610      	mov	r0, r2
 800639a:	f000 fa1f 	bl	80067dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800642e:	2b01      	cmp	r3, #1
 8006430:	d101      	bne.n	8006436 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006432:	2302      	movs	r3, #2
 8006434:	e0fd      	b.n	8006632 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b14      	cmp	r3, #20
 8006442:	f200 80f0 	bhi.w	8006626 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	080064a1 	.word	0x080064a1
 8006450:	08006627 	.word	0x08006627
 8006454:	08006627 	.word	0x08006627
 8006458:	08006627 	.word	0x08006627
 800645c:	080064e1 	.word	0x080064e1
 8006460:	08006627 	.word	0x08006627
 8006464:	08006627 	.word	0x08006627
 8006468:	08006627 	.word	0x08006627
 800646c:	08006523 	.word	0x08006523
 8006470:	08006627 	.word	0x08006627
 8006474:	08006627 	.word	0x08006627
 8006478:	08006627 	.word	0x08006627
 800647c:	08006563 	.word	0x08006563
 8006480:	08006627 	.word	0x08006627
 8006484:	08006627 	.word	0x08006627
 8006488:	08006627 	.word	0x08006627
 800648c:	080065a5 	.word	0x080065a5
 8006490:	08006627 	.word	0x08006627
 8006494:	08006627 	.word	0x08006627
 8006498:	08006627 	.word	0x08006627
 800649c:	080065e5 	.word	0x080065e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fa32 	bl	8006910 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0208 	orr.w	r2, r2, #8
 80064ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699a      	ldr	r2, [r3, #24]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0204 	bic.w	r2, r2, #4
 80064ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6999      	ldr	r1, [r3, #24]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	619a      	str	r2, [r3, #24]
      break;
 80064de:	e0a3      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68b9      	ldr	r1, [r7, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 faa2 	bl	8006a30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800650a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6999      	ldr	r1, [r3, #24]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	021a      	lsls	r2, r3, #8
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	619a      	str	r2, [r3, #24]
      break;
 8006520:	e082      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	4618      	mov	r0, r3
 800652a:	f000 fb0b 	bl	8006b44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0208 	orr.w	r2, r2, #8
 800653c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69da      	ldr	r2, [r3, #28]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0204 	bic.w	r2, r2, #4
 800654c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69d9      	ldr	r1, [r3, #28]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	61da      	str	r2, [r3, #28]
      break;
 8006560:	e062      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fb71 	bl	8006c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800657c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800658c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69d9      	ldr	r1, [r3, #28]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	021a      	lsls	r2, r3, #8
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	61da      	str	r2, [r3, #28]
      break;
 80065a2:	e041      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 fbb8 	bl	8006d20 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0208 	orr.w	r2, r2, #8
 80065be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0204 	bic.w	r2, r2, #4
 80065ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80065e2:	e021      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 fbfa 	bl	8006de4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	021a      	lsls	r2, r3, #8
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006624:	e000      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006626:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop

0800663c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800664c:	2b01      	cmp	r3, #1
 800664e:	d101      	bne.n	8006654 <HAL_TIM_ConfigClockSource+0x18>
 8006650:	2302      	movs	r3, #2
 8006652:	e0b7      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x188>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	4b57      	ldr	r3, [pc, #348]	; (80067cc <HAL_TIM_ConfigClockSource+0x190>)
 8006670:	4013      	ands	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800667a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b70      	cmp	r3, #112	; 0x70
 800668a:	d02e      	beq.n	80066ea <HAL_TIM_ConfigClockSource+0xae>
 800668c:	2b70      	cmp	r3, #112	; 0x70
 800668e:	d812      	bhi.n	80066b6 <HAL_TIM_ConfigClockSource+0x7a>
 8006690:	2b30      	cmp	r3, #48	; 0x30
 8006692:	f000 8084 	beq.w	800679e <HAL_TIM_ConfigClockSource+0x162>
 8006696:	2b30      	cmp	r3, #48	; 0x30
 8006698:	d806      	bhi.n	80066a8 <HAL_TIM_ConfigClockSource+0x6c>
 800669a:	2b10      	cmp	r3, #16
 800669c:	d07f      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 800669e:	2b20      	cmp	r3, #32
 80066a0:	d07d      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d07b      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80066a6:	e084      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80066a8:	2b50      	cmp	r3, #80	; 0x50
 80066aa:	d048      	beq.n	800673e <HAL_TIM_ConfigClockSource+0x102>
 80066ac:	2b60      	cmp	r3, #96	; 0x60
 80066ae:	d056      	beq.n	800675e <HAL_TIM_ConfigClockSource+0x122>
 80066b0:	2b40      	cmp	r3, #64	; 0x40
 80066b2:	d064      	beq.n	800677e <HAL_TIM_ConfigClockSource+0x142>
      break;
 80066b4:	e07d      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80066b6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80066ba:	d070      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 80066bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80066c0:	d809      	bhi.n	80066d6 <HAL_TIM_ConfigClockSource+0x9a>
 80066c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066c6:	d027      	beq.n	8006718 <HAL_TIM_ConfigClockSource+0xdc>
 80066c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066cc:	d067      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d2:	d06d      	beq.n	80067b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066d4:	e06d      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80066d6:	4a3e      	ldr	r2, [pc, #248]	; (80067d0 <HAL_TIM_ConfigClockSource+0x194>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d060      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 80066dc:	4a3d      	ldr	r2, [pc, #244]	; (80067d4 <HAL_TIM_ConfigClockSource+0x198>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d05d      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
 80066e2:	4a3d      	ldr	r2, [pc, #244]	; (80067d8 <HAL_TIM_ConfigClockSource+0x19c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d05a      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x162>
      break;
 80066e8:	e063      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6818      	ldr	r0, [r3, #0]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6899      	ldr	r1, [r3, #8]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	f000 fc55 	bl	8006fa8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800670c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	609a      	str	r2, [r3, #8]
      break;
 8006716:	e04c      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6818      	ldr	r0, [r3, #0]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	6899      	ldr	r1, [r3, #8]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f000 fc3e 	bl	8006fa8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	689a      	ldr	r2, [r3, #8]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800673a:	609a      	str	r2, [r3, #8]
      break;
 800673c:	e039      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	6859      	ldr	r1, [r3, #4]
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	461a      	mov	r2, r3
 800674c:	f000 fbae 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2150      	movs	r1, #80	; 0x50
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fc08 	bl	8006f6c <TIM_ITRx_SetConfig>
      break;
 800675c:	e029      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6818      	ldr	r0, [r3, #0]
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	6859      	ldr	r1, [r3, #4]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	461a      	mov	r2, r3
 800676c:	f000 fbcd 	bl	8006f0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2160      	movs	r1, #96	; 0x60
 8006776:	4618      	mov	r0, r3
 8006778:	f000 fbf8 	bl	8006f6c <TIM_ITRx_SetConfig>
      break;
 800677c:	e019      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6818      	ldr	r0, [r3, #0]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	6859      	ldr	r1, [r3, #4]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	461a      	mov	r2, r3
 800678c:	f000 fb8e 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2140      	movs	r1, #64	; 0x40
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fbe8 	bl	8006f6c <TIM_ITRx_SetConfig>
      break;
 800679c:	e009      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4619      	mov	r1, r3
 80067a8:	4610      	mov	r0, r2
 80067aa:	f000 fbdf 	bl	8006f6c <TIM_ITRx_SetConfig>
      break;
 80067ae:	e000      	b.n	80067b2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80067b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	ffceff88 	.word	0xffceff88
 80067d0:	00100030 	.word	0x00100030
 80067d4:	00100040 	.word	0x00100040
 80067d8:	00100020 	.word	0x00100020

080067dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a40      	ldr	r2, [pc, #256]	; (80068f0 <TIM_Base_SetConfig+0x114>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d013      	beq.n	800681c <TIM_Base_SetConfig+0x40>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067fa:	d00f      	beq.n	800681c <TIM_Base_SetConfig+0x40>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a3d      	ldr	r2, [pc, #244]	; (80068f4 <TIM_Base_SetConfig+0x118>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00b      	beq.n	800681c <TIM_Base_SetConfig+0x40>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a3c      	ldr	r2, [pc, #240]	; (80068f8 <TIM_Base_SetConfig+0x11c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d007      	beq.n	800681c <TIM_Base_SetConfig+0x40>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a3b      	ldr	r2, [pc, #236]	; (80068fc <TIM_Base_SetConfig+0x120>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d003      	beq.n	800681c <TIM_Base_SetConfig+0x40>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a3a      	ldr	r2, [pc, #232]	; (8006900 <TIM_Base_SetConfig+0x124>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d108      	bne.n	800682e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	4313      	orrs	r3, r2
 800682c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a2f      	ldr	r2, [pc, #188]	; (80068f0 <TIM_Base_SetConfig+0x114>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d01f      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800683c:	d01b      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a2c      	ldr	r2, [pc, #176]	; (80068f4 <TIM_Base_SetConfig+0x118>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d017      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a2b      	ldr	r2, [pc, #172]	; (80068f8 <TIM_Base_SetConfig+0x11c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d013      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a2a      	ldr	r2, [pc, #168]	; (80068fc <TIM_Base_SetConfig+0x120>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d00f      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a29      	ldr	r2, [pc, #164]	; (8006900 <TIM_Base_SetConfig+0x124>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d00b      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a28      	ldr	r2, [pc, #160]	; (8006904 <TIM_Base_SetConfig+0x128>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d007      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a27      	ldr	r2, [pc, #156]	; (8006908 <TIM_Base_SetConfig+0x12c>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d003      	beq.n	8006876 <TIM_Base_SetConfig+0x9a>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a26      	ldr	r2, [pc, #152]	; (800690c <TIM_Base_SetConfig+0x130>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d108      	bne.n	8006888 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800687c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	4313      	orrs	r3, r2
 8006886:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	4313      	orrs	r3, r2
 8006894:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	689a      	ldr	r2, [r3, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a10      	ldr	r2, [pc, #64]	; (80068f0 <TIM_Base_SetConfig+0x114>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d00f      	beq.n	80068d4 <TIM_Base_SetConfig+0xf8>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a12      	ldr	r2, [pc, #72]	; (8006900 <TIM_Base_SetConfig+0x124>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d00b      	beq.n	80068d4 <TIM_Base_SetConfig+0xf8>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a11      	ldr	r2, [pc, #68]	; (8006904 <TIM_Base_SetConfig+0x128>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d007      	beq.n	80068d4 <TIM_Base_SetConfig+0xf8>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a10      	ldr	r2, [pc, #64]	; (8006908 <TIM_Base_SetConfig+0x12c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d003      	beq.n	80068d4 <TIM_Base_SetConfig+0xf8>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a0f      	ldr	r2, [pc, #60]	; (800690c <TIM_Base_SetConfig+0x130>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d103      	bne.n	80068dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	615a      	str	r2, [r3, #20]
}
 80068e2:	bf00      	nop
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40010000 	.word	0x40010000
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800
 80068fc:	40000c00 	.word	0x40000c00
 8006900:	40010400 	.word	0x40010400
 8006904:	40014000 	.word	0x40014000
 8006908:	40014400 	.word	0x40014400
 800690c:	40014800 	.word	0x40014800

08006910 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f023 0201 	bic.w	r2, r3, #1
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	4b37      	ldr	r3, [pc, #220]	; (8006a18 <TIM_OC1_SetConfig+0x108>)
 800693c:	4013      	ands	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0303 	bic.w	r3, r3, #3
 8006946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4313      	orrs	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f023 0302 	bic.w	r3, r3, #2
 8006958:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4313      	orrs	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a2d      	ldr	r2, [pc, #180]	; (8006a1c <TIM_OC1_SetConfig+0x10c>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00f      	beq.n	800698c <TIM_OC1_SetConfig+0x7c>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a2c      	ldr	r2, [pc, #176]	; (8006a20 <TIM_OC1_SetConfig+0x110>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00b      	beq.n	800698c <TIM_OC1_SetConfig+0x7c>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a2b      	ldr	r2, [pc, #172]	; (8006a24 <TIM_OC1_SetConfig+0x114>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d007      	beq.n	800698c <TIM_OC1_SetConfig+0x7c>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a2a      	ldr	r2, [pc, #168]	; (8006a28 <TIM_OC1_SetConfig+0x118>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d003      	beq.n	800698c <TIM_OC1_SetConfig+0x7c>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a29      	ldr	r2, [pc, #164]	; (8006a2c <TIM_OC1_SetConfig+0x11c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d10c      	bne.n	80069a6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f023 0308 	bic.w	r3, r3, #8
 8006992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f023 0304 	bic.w	r3, r3, #4
 80069a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a1c      	ldr	r2, [pc, #112]	; (8006a1c <TIM_OC1_SetConfig+0x10c>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00f      	beq.n	80069ce <TIM_OC1_SetConfig+0xbe>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a1b      	ldr	r2, [pc, #108]	; (8006a20 <TIM_OC1_SetConfig+0x110>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d00b      	beq.n	80069ce <TIM_OC1_SetConfig+0xbe>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a1a      	ldr	r2, [pc, #104]	; (8006a24 <TIM_OC1_SetConfig+0x114>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d007      	beq.n	80069ce <TIM_OC1_SetConfig+0xbe>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a19      	ldr	r2, [pc, #100]	; (8006a28 <TIM_OC1_SetConfig+0x118>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d003      	beq.n	80069ce <TIM_OC1_SetConfig+0xbe>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a18      	ldr	r2, [pc, #96]	; (8006a2c <TIM_OC1_SetConfig+0x11c>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d111      	bne.n	80069f2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	621a      	str	r2, [r3, #32]
}
 8006a0c:	bf00      	nop
 8006a0e:	371c      	adds	r7, #28
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr
 8006a18:	fffeff8f 	.word	0xfffeff8f
 8006a1c:	40010000 	.word	0x40010000
 8006a20:	40010400 	.word	0x40010400
 8006a24:	40014000 	.word	0x40014000
 8006a28:	40014400 	.word	0x40014400
 8006a2c:	40014800 	.word	0x40014800

08006a30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	f023 0210 	bic.w	r2, r3, #16
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4b34      	ldr	r3, [pc, #208]	; (8006b2c <TIM_OC2_SetConfig+0xfc>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	021b      	lsls	r3, r3, #8
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f023 0320 	bic.w	r3, r3, #32
 8006a7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	011b      	lsls	r3, r3, #4
 8006a82:	697a      	ldr	r2, [r7, #20]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a29      	ldr	r2, [pc, #164]	; (8006b30 <TIM_OC2_SetConfig+0x100>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d003      	beq.n	8006a98 <TIM_OC2_SetConfig+0x68>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a28      	ldr	r2, [pc, #160]	; (8006b34 <TIM_OC2_SetConfig+0x104>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d10d      	bne.n	8006ab4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ab2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a1e      	ldr	r2, [pc, #120]	; (8006b30 <TIM_OC2_SetConfig+0x100>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d00f      	beq.n	8006adc <TIM_OC2_SetConfig+0xac>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a1d      	ldr	r2, [pc, #116]	; (8006b34 <TIM_OC2_SetConfig+0x104>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d00b      	beq.n	8006adc <TIM_OC2_SetConfig+0xac>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a1c      	ldr	r2, [pc, #112]	; (8006b38 <TIM_OC2_SetConfig+0x108>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d007      	beq.n	8006adc <TIM_OC2_SetConfig+0xac>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a1b      	ldr	r2, [pc, #108]	; (8006b3c <TIM_OC2_SetConfig+0x10c>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d003      	beq.n	8006adc <TIM_OC2_SetConfig+0xac>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a1a      	ldr	r2, [pc, #104]	; (8006b40 <TIM_OC2_SetConfig+0x110>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d113      	bne.n	8006b04 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	693a      	ldr	r2, [r7, #16]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	621a      	str	r2, [r3, #32]
}
 8006b1e:	bf00      	nop
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	feff8fff 	.word	0xfeff8fff
 8006b30:	40010000 	.word	0x40010000
 8006b34:	40010400 	.word	0x40010400
 8006b38:	40014000 	.word	0x40014000
 8006b3c:	40014400 	.word	0x40014400
 8006b40:	40014800 	.word	0x40014800

08006b44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b087      	sub	sp, #28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0303 	bic.w	r3, r3, #3
 8006b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	021b      	lsls	r3, r3, #8
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a27      	ldr	r2, [pc, #156]	; (8006c3c <TIM_OC3_SetConfig+0xf8>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d003      	beq.n	8006baa <TIM_OC3_SetConfig+0x66>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a26      	ldr	r2, [pc, #152]	; (8006c40 <TIM_OC3_SetConfig+0xfc>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d10d      	bne.n	8006bc6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a1c      	ldr	r2, [pc, #112]	; (8006c3c <TIM_OC3_SetConfig+0xf8>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d00f      	beq.n	8006bee <TIM_OC3_SetConfig+0xaa>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a1b      	ldr	r2, [pc, #108]	; (8006c40 <TIM_OC3_SetConfig+0xfc>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d00b      	beq.n	8006bee <TIM_OC3_SetConfig+0xaa>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a1a      	ldr	r2, [pc, #104]	; (8006c44 <TIM_OC3_SetConfig+0x100>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d007      	beq.n	8006bee <TIM_OC3_SetConfig+0xaa>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a19      	ldr	r2, [pc, #100]	; (8006c48 <TIM_OC3_SetConfig+0x104>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d003      	beq.n	8006bee <TIM_OC3_SetConfig+0xaa>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a18      	ldr	r2, [pc, #96]	; (8006c4c <TIM_OC3_SetConfig+0x108>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d113      	bne.n	8006c16 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	011b      	lsls	r3, r3, #4
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	693a      	ldr	r2, [r7, #16]
 8006c1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685a      	ldr	r2, [r3, #4]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	621a      	str	r2, [r3, #32]
}
 8006c30:	bf00      	nop
 8006c32:	371c      	adds	r7, #28
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr
 8006c3c:	40010000 	.word	0x40010000
 8006c40:	40010400 	.word	0x40010400
 8006c44:	40014000 	.word	0x40014000
 8006c48:	40014400 	.word	0x40014400
 8006c4c:	40014800 	.word	0x40014800

08006c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	021b      	lsls	r3, r3, #8
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	031b      	lsls	r3, r3, #12
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a18      	ldr	r2, [pc, #96]	; (8006d0c <TIM_OC4_SetConfig+0xbc>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d00f      	beq.n	8006cd0 <TIM_OC4_SetConfig+0x80>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a17      	ldr	r2, [pc, #92]	; (8006d10 <TIM_OC4_SetConfig+0xc0>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d00b      	beq.n	8006cd0 <TIM_OC4_SetConfig+0x80>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a16      	ldr	r2, [pc, #88]	; (8006d14 <TIM_OC4_SetConfig+0xc4>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d007      	beq.n	8006cd0 <TIM_OC4_SetConfig+0x80>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a15      	ldr	r2, [pc, #84]	; (8006d18 <TIM_OC4_SetConfig+0xc8>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d003      	beq.n	8006cd0 <TIM_OC4_SetConfig+0x80>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a14      	ldr	r2, [pc, #80]	; (8006d1c <TIM_OC4_SetConfig+0xcc>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d109      	bne.n	8006ce4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	019b      	lsls	r3, r3, #6
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	685a      	ldr	r2, [r3, #4]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	621a      	str	r2, [r3, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	371c      	adds	r7, #28
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	40010000 	.word	0x40010000
 8006d10:	40010400 	.word	0x40010400
 8006d14:	40014000 	.word	0x40014000
 8006d18:	40014400 	.word	0x40014400
 8006d1c:	40014800 	.word	0x40014800

08006d20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	041b      	lsls	r3, r3, #16
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a17      	ldr	r2, [pc, #92]	; (8006dd0 <TIM_OC5_SetConfig+0xb0>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d00f      	beq.n	8006d96 <TIM_OC5_SetConfig+0x76>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a16      	ldr	r2, [pc, #88]	; (8006dd4 <TIM_OC5_SetConfig+0xb4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d00b      	beq.n	8006d96 <TIM_OC5_SetConfig+0x76>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a15      	ldr	r2, [pc, #84]	; (8006dd8 <TIM_OC5_SetConfig+0xb8>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d007      	beq.n	8006d96 <TIM_OC5_SetConfig+0x76>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a14      	ldr	r2, [pc, #80]	; (8006ddc <TIM_OC5_SetConfig+0xbc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d003      	beq.n	8006d96 <TIM_OC5_SetConfig+0x76>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a13      	ldr	r2, [pc, #76]	; (8006de0 <TIM_OC5_SetConfig+0xc0>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d109      	bne.n	8006daa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	021b      	lsls	r3, r3, #8
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	685a      	ldr	r2, [r3, #4]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	621a      	str	r2, [r3, #32]
}
 8006dc4:	bf00      	nop
 8006dc6:	371c      	adds	r7, #28
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr
 8006dd0:	40010000 	.word	0x40010000
 8006dd4:	40010400 	.word	0x40010400
 8006dd8:	40014000 	.word	0x40014000
 8006ddc:	40014400 	.word	0x40014400
 8006de0:	40014800 	.word	0x40014800

08006de4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b087      	sub	sp, #28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	021b      	lsls	r3, r3, #8
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	051b      	lsls	r3, r3, #20
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a18      	ldr	r2, [pc, #96]	; (8006e98 <TIM_OC6_SetConfig+0xb4>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d00f      	beq.n	8006e5c <TIM_OC6_SetConfig+0x78>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a17      	ldr	r2, [pc, #92]	; (8006e9c <TIM_OC6_SetConfig+0xb8>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d00b      	beq.n	8006e5c <TIM_OC6_SetConfig+0x78>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a16      	ldr	r2, [pc, #88]	; (8006ea0 <TIM_OC6_SetConfig+0xbc>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d007      	beq.n	8006e5c <TIM_OC6_SetConfig+0x78>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a15      	ldr	r2, [pc, #84]	; (8006ea4 <TIM_OC6_SetConfig+0xc0>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d003      	beq.n	8006e5c <TIM_OC6_SetConfig+0x78>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a14      	ldr	r2, [pc, #80]	; (8006ea8 <TIM_OC6_SetConfig+0xc4>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d109      	bne.n	8006e70 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	695b      	ldr	r3, [r3, #20]
 8006e68:	029b      	lsls	r3, r3, #10
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40010400 	.word	0x40010400
 8006ea0:	40014000 	.word	0x40014000
 8006ea4:	40014400 	.word	0x40014400
 8006ea8:	40014800 	.word	0x40014800

08006eac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	f023 0201 	bic.w	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	f023 030a 	bic.w	r3, r3, #10
 8006ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	621a      	str	r2, [r3, #32]
}
 8006efe:	bf00      	nop
 8006f00:	371c      	adds	r7, #28
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b087      	sub	sp, #28
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	f023 0210 	bic.w	r2, r3, #16
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	031b      	lsls	r3, r3, #12
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	011b      	lsls	r3, r3, #4
 8006f4c:	693a      	ldr	r2, [r7, #16]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	693a      	ldr	r2, [r7, #16]
 8006f5c:	621a      	str	r2, [r3, #32]
}
 8006f5e:	bf00      	nop
 8006f60:	371c      	adds	r7, #28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
	...

08006f6c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <TIM_ITRx_SetConfig+0x38>)
 8006f80:	4013      	ands	r3, r2
 8006f82:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f84:	683a      	ldr	r2, [r7, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	f043 0307 	orr.w	r3, r3, #7
 8006f8e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	609a      	str	r2, [r3, #8]
}
 8006f96:	bf00      	nop
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	ffcfff8f 	.word	0xffcfff8f

08006fa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b087      	sub	sp, #28
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	021a      	lsls	r2, r3, #8
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	609a      	str	r2, [r3, #8]
}
 8006fdc:	bf00      	nop
 8006fde:	371c      	adds	r7, #28
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e068      	b.n	80070d2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a2e      	ldr	r2, [pc, #184]	; (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d004      	beq.n	8007034 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a2d      	ldr	r2, [pc, #180]	; (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d108      	bne.n	8007046 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800703a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	4313      	orrs	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	4313      	orrs	r3, r2
 8007056:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a1e      	ldr	r2, [pc, #120]	; (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d01d      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007072:	d018      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a1b      	ldr	r2, [pc, #108]	; (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d013      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a1a      	ldr	r2, [pc, #104]	; (80070ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d00e      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a18      	ldr	r2, [pc, #96]	; (80070f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d009      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a13      	ldr	r2, [pc, #76]	; (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d004      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a14      	ldr	r2, [pc, #80]	; (80070f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d10c      	bne.n	80070c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	40010000 	.word	0x40010000
 80070e4:	40010400 	.word	0x40010400
 80070e8:	40000400 	.word	0x40000400
 80070ec:	40000800 	.word	0x40000800
 80070f0:	40000c00 	.word	0x40000c00
 80070f4:	40001800 	.word	0x40001800

080070f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007110:	2302      	movs	r3, #2
 8007112:	e065      	b.n	80071e0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	4313      	orrs	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	4313      	orrs	r3, r2
 8007144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4313      	orrs	r3, r2
 8007152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	4313      	orrs	r3, r2
 8007160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	4313      	orrs	r3, r2
 800716e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800717a:	4313      	orrs	r3, r2
 800717c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	041b      	lsls	r3, r3, #16
 800718a:	4313      	orrs	r3, r2
 800718c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a16      	ldr	r2, [pc, #88]	; (80071ec <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d004      	beq.n	80071a2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a14      	ldr	r2, [pc, #80]	; (80071f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d115      	bne.n	80071ce <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ac:	051b      	lsls	r3, r3, #20
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	4313      	orrs	r3, r2
 80071be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3714      	adds	r7, #20
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr
 80071ec:	40010000 	.word	0x40010000
 80071f0:	40010400 	.word	0x40010400

080071f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d101      	bne.n	8007206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e042      	b.n	800728c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800720c:	2b00      	cmp	r3, #0
 800720e:	d106      	bne.n	800721e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f7fa f89b 	bl	8001354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2224      	movs	r2, #36	; 0x24
 8007222:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f022 0201 	bic.w	r2, r2, #1
 8007234:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 f9c0 	bl	80075bc <UART_SetConfig>
 800723c:	4603      	mov	r3, r0
 800723e:	2b01      	cmp	r3, #1
 8007240:	d101      	bne.n	8007246 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e022      	b.n	800728c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 ff64 	bl	800811c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007262:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	689a      	ldr	r2, [r3, #8]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007272:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0201 	orr.w	r2, r2, #1
 8007282:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 ffeb 	bl	8008260 <UART_CheckIdleState>
 800728a:	4603      	mov	r3, r0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80072b4:	69fa      	ldr	r2, [r7, #28]
 80072b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80072ba:	4013      	ands	r3, r2
 80072bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d118      	bne.n	80072f6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d013      	beq.n	80072f6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	f003 0320 	and.w	r3, r3, #32
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d104      	bne.n	80072e2 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d009      	beq.n	80072f6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 8145 	beq.w	8007576 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	4798      	blx	r3
      }
      return;
 80072f4:	e13f      	b.n	8007576 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 80e8 	beq.w	80074ce <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4ba1      	ldr	r3, [pc, #644]	; (8007588 <HAL_UART_IRQHandler+0x2f4>)
 8007302:	4013      	ands	r3, r2
 8007304:	2b00      	cmp	r3, #0
 8007306:	d105      	bne.n	8007314 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	4ba0      	ldr	r3, [pc, #640]	; (800758c <HAL_UART_IRQHandler+0x2f8>)
 800730c:	4013      	ands	r3, r2
 800730e:	2b00      	cmp	r3, #0
 8007310:	f000 80dd 	beq.w	80074ce <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d010      	beq.n	8007340 <HAL_UART_IRQHandler+0xac>
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00b      	beq.n	8007340 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2201      	movs	r2, #1
 800732e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007336:	f043 0201 	orr.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d010      	beq.n	800736c <HAL_UART_IRQHandler+0xd8>
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00b      	beq.n	800736c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2202      	movs	r2, #2
 800735a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007362:	f043 0204 	orr.w	r2, r3, #4
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	f003 0304 	and.w	r3, r3, #4
 8007372:	2b00      	cmp	r3, #0
 8007374:	d010      	beq.n	8007398 <HAL_UART_IRQHandler+0x104>
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00b      	beq.n	8007398 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2204      	movs	r2, #4
 8007386:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800738e:	f043 0202 	orr.w	r2, r3, #2
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	f003 0308 	and.w	r3, r3, #8
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d015      	beq.n	80073ce <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	f003 0320 	and.w	r3, r3, #32
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d104      	bne.n	80073b6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	4b76      	ldr	r3, [pc, #472]	; (8007588 <HAL_UART_IRQHandler+0x2f4>)
 80073b0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00b      	beq.n	80073ce <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2208      	movs	r2, #8
 80073bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073c4:	f043 0208 	orr.w	r2, r3, #8
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d011      	beq.n	80073fc <HAL_UART_IRQHandler+0x168>
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00c      	beq.n	80073fc <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073f2:	f043 0220 	orr.w	r2, r3, #32
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80b9 	beq.w	800757a <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d011      	beq.n	8007436 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b00      	cmp	r3, #0
 800741a:	d104      	bne.n	8007426 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d007      	beq.n	8007436 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800743c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007448:	2b40      	cmp	r3, #64	; 0x40
 800744a:	d004      	beq.n	8007456 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007452:	2b00      	cmp	r3, #0
 8007454:	d031      	beq.n	80074ba <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 ffca 	bl	80083f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007466:	2b40      	cmp	r3, #64	; 0x40
 8007468:	d123      	bne.n	80074b2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007478:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800747e:	2b00      	cmp	r3, #0
 8007480:	d013      	beq.n	80074aa <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007486:	4a42      	ldr	r2, [pc, #264]	; (8007590 <HAL_UART_IRQHandler+0x2fc>)
 8007488:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800748e:	4618      	mov	r0, r3
 8007490:	f7fb fac6 	bl	8002a20 <HAL_DMA_Abort_IT>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d017      	beq.n	80074ca <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800749e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80074a4:	4610      	mov	r0, r2
 80074a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a8:	e00f      	b.n	80074ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f87c 	bl	80075a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b0:	e00b      	b.n	80074ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 f878 	bl	80075a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b8:	e007      	b.n	80074ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 f874 	bl	80075a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 80074c8:	e057      	b.n	800757a <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ca:	bf00      	nop
    return;
 80074cc:	e055      	b.n	800757a <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d00d      	beq.n	80074f4 <HAL_UART_IRQHandler+0x260>
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d008      	beq.n	80074f4 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80074ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 ffd3 	bl	8008498 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074f2:	e045      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d012      	beq.n	8007524 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007504:	2b00      	cmp	r3, #0
 8007506:	d104      	bne.n	8007512 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d008      	beq.n	8007524 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007516:	2b00      	cmp	r3, #0
 8007518:	d031      	beq.n	800757e <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	4798      	blx	r3
    }
    return;
 8007522:	e02c      	b.n	800757e <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800752a:	2b00      	cmp	r3, #0
 800752c:	d008      	beq.n	8007540 <HAL_UART_IRQHandler+0x2ac>
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 ff93 	bl	8008464 <UART_EndTransmit_IT>
    return;
 800753e:	e01f      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d008      	beq.n	800755c <HAL_UART_IRQHandler+0x2c8>
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 ffb3 	bl	80084c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800755a:	e011      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00c      	beq.n	8007580 <HAL_UART_IRQHandler+0x2ec>
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	2b00      	cmp	r3, #0
 800756a:	da09      	bge.n	8007580 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 ff9d 	bl	80084ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007572:	bf00      	nop
 8007574:	e004      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
      return;
 8007576:	bf00      	nop
 8007578:	e002      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
    return;
 800757a:	bf00      	nop
 800757c:	e000      	b.n	8007580 <HAL_UART_IRQHandler+0x2ec>
    return;
 800757e:	bf00      	nop
  }
}
 8007580:	3720      	adds	r7, #32
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	10000001 	.word	0x10000001
 800758c:	04000120 	.word	0x04000120
 8007590:	08008439 	.word	0x08008439

08007594 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075bc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80075c0:	b08e      	sub	sp, #56	; 0x38
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689a      	ldr	r2, [r3, #8]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	431a      	orrs	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	431a      	orrs	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075ea:	4313      	orrs	r3, r2
 80075ec:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	4bc1      	ldr	r3, [pc, #772]	; (80078fc <UART_SetConfig+0x340>)
 80075f6:	4013      	ands	r3, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6812      	ldr	r2, [r2, #0]
 80075fc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80075fe:	430b      	orrs	r3, r1
 8007600:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	430a      	orrs	r2, r1
 8007616:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4ab7      	ldr	r2, [pc, #732]	; (8007900 <UART_SetConfig+0x344>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d004      	beq.n	8007632 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6a1b      	ldr	r3, [r3, #32]
 800762c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800762e:	4313      	orrs	r3, r2
 8007630:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	4bb2      	ldr	r3, [pc, #712]	; (8007904 <UART_SetConfig+0x348>)
 800763a:	4013      	ands	r3, r2
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	6812      	ldr	r2, [r2, #0]
 8007640:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007642:	430b      	orrs	r3, r1
 8007644:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764c:	f023 010f 	bic.w	r1, r3, #15
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	430a      	orrs	r2, r1
 800765a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4aa9      	ldr	r2, [pc, #676]	; (8007908 <UART_SetConfig+0x34c>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d177      	bne.n	8007756 <UART_SetConfig+0x19a>
 8007666:	4ba9      	ldr	r3, [pc, #676]	; (800790c <UART_SetConfig+0x350>)
 8007668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800766a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800766e:	2b28      	cmp	r3, #40	; 0x28
 8007670:	d86c      	bhi.n	800774c <UART_SetConfig+0x190>
 8007672:	a201      	add	r2, pc, #4	; (adr r2, 8007678 <UART_SetConfig+0xbc>)
 8007674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007678:	0800771d 	.word	0x0800771d
 800767c:	0800774d 	.word	0x0800774d
 8007680:	0800774d 	.word	0x0800774d
 8007684:	0800774d 	.word	0x0800774d
 8007688:	0800774d 	.word	0x0800774d
 800768c:	0800774d 	.word	0x0800774d
 8007690:	0800774d 	.word	0x0800774d
 8007694:	0800774d 	.word	0x0800774d
 8007698:	08007725 	.word	0x08007725
 800769c:	0800774d 	.word	0x0800774d
 80076a0:	0800774d 	.word	0x0800774d
 80076a4:	0800774d 	.word	0x0800774d
 80076a8:	0800774d 	.word	0x0800774d
 80076ac:	0800774d 	.word	0x0800774d
 80076b0:	0800774d 	.word	0x0800774d
 80076b4:	0800774d 	.word	0x0800774d
 80076b8:	0800772d 	.word	0x0800772d
 80076bc:	0800774d 	.word	0x0800774d
 80076c0:	0800774d 	.word	0x0800774d
 80076c4:	0800774d 	.word	0x0800774d
 80076c8:	0800774d 	.word	0x0800774d
 80076cc:	0800774d 	.word	0x0800774d
 80076d0:	0800774d 	.word	0x0800774d
 80076d4:	0800774d 	.word	0x0800774d
 80076d8:	08007735 	.word	0x08007735
 80076dc:	0800774d 	.word	0x0800774d
 80076e0:	0800774d 	.word	0x0800774d
 80076e4:	0800774d 	.word	0x0800774d
 80076e8:	0800774d 	.word	0x0800774d
 80076ec:	0800774d 	.word	0x0800774d
 80076f0:	0800774d 	.word	0x0800774d
 80076f4:	0800774d 	.word	0x0800774d
 80076f8:	0800773d 	.word	0x0800773d
 80076fc:	0800774d 	.word	0x0800774d
 8007700:	0800774d 	.word	0x0800774d
 8007704:	0800774d 	.word	0x0800774d
 8007708:	0800774d 	.word	0x0800774d
 800770c:	0800774d 	.word	0x0800774d
 8007710:	0800774d 	.word	0x0800774d
 8007714:	0800774d 	.word	0x0800774d
 8007718:	08007745 	.word	0x08007745
 800771c:	2301      	movs	r3, #1
 800771e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007722:	e233      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007724:	2304      	movs	r3, #4
 8007726:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800772a:	e22f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800772c:	2308      	movs	r3, #8
 800772e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007732:	e22b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007734:	2310      	movs	r3, #16
 8007736:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800773a:	e227      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800773c:	2320      	movs	r3, #32
 800773e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007742:	e223      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007744:	2340      	movs	r3, #64	; 0x40
 8007746:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800774a:	e21f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800774c:	2380      	movs	r3, #128	; 0x80
 800774e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007752:	bf00      	nop
 8007754:	e21a      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a6d      	ldr	r2, [pc, #436]	; (8007910 <UART_SetConfig+0x354>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d132      	bne.n	80077c6 <UART_SetConfig+0x20a>
 8007760:	4b6a      	ldr	r3, [pc, #424]	; (800790c <UART_SetConfig+0x350>)
 8007762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007764:	f003 0307 	and.w	r3, r3, #7
 8007768:	2b05      	cmp	r3, #5
 800776a:	d827      	bhi.n	80077bc <UART_SetConfig+0x200>
 800776c:	a201      	add	r2, pc, #4	; (adr r2, 8007774 <UART_SetConfig+0x1b8>)
 800776e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007772:	bf00      	nop
 8007774:	0800778d 	.word	0x0800778d
 8007778:	08007795 	.word	0x08007795
 800777c:	0800779d 	.word	0x0800779d
 8007780:	080077a5 	.word	0x080077a5
 8007784:	080077ad 	.word	0x080077ad
 8007788:	080077b5 	.word	0x080077b5
 800778c:	2300      	movs	r3, #0
 800778e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007792:	e1fb      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007794:	2304      	movs	r3, #4
 8007796:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800779a:	e1f7      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800779c:	2308      	movs	r3, #8
 800779e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80077a2:	e1f3      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80077a4:	2310      	movs	r3, #16
 80077a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80077aa:	e1ef      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80077ac:	2320      	movs	r3, #32
 80077ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80077b2:	e1eb      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80077b4:	2340      	movs	r3, #64	; 0x40
 80077b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80077ba:	e1e7      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80077bc:	2380      	movs	r3, #128	; 0x80
 80077be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80077c2:	bf00      	nop
 80077c4:	e1e2      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a52      	ldr	r2, [pc, #328]	; (8007914 <UART_SetConfig+0x358>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d132      	bne.n	8007836 <UART_SetConfig+0x27a>
 80077d0:	4b4e      	ldr	r3, [pc, #312]	; (800790c <UART_SetConfig+0x350>)
 80077d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	2b05      	cmp	r3, #5
 80077da:	d827      	bhi.n	800782c <UART_SetConfig+0x270>
 80077dc:	a201      	add	r2, pc, #4	; (adr r2, 80077e4 <UART_SetConfig+0x228>)
 80077de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e2:	bf00      	nop
 80077e4:	080077fd 	.word	0x080077fd
 80077e8:	08007805 	.word	0x08007805
 80077ec:	0800780d 	.word	0x0800780d
 80077f0:	08007815 	.word	0x08007815
 80077f4:	0800781d 	.word	0x0800781d
 80077f8:	08007825 	.word	0x08007825
 80077fc:	2300      	movs	r3, #0
 80077fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007802:	e1c3      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007804:	2304      	movs	r3, #4
 8007806:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800780a:	e1bf      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800780c:	2308      	movs	r3, #8
 800780e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007812:	e1bb      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007814:	2310      	movs	r3, #16
 8007816:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800781a:	e1b7      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800781c:	2320      	movs	r3, #32
 800781e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007822:	e1b3      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007824:	2340      	movs	r3, #64	; 0x40
 8007826:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800782a:	e1af      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800782c:	2380      	movs	r3, #128	; 0x80
 800782e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007832:	bf00      	nop
 8007834:	e1aa      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a37      	ldr	r2, [pc, #220]	; (8007918 <UART_SetConfig+0x35c>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d132      	bne.n	80078a6 <UART_SetConfig+0x2ea>
 8007840:	4b32      	ldr	r3, [pc, #200]	; (800790c <UART_SetConfig+0x350>)
 8007842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007844:	f003 0307 	and.w	r3, r3, #7
 8007848:	2b05      	cmp	r3, #5
 800784a:	d827      	bhi.n	800789c <UART_SetConfig+0x2e0>
 800784c:	a201      	add	r2, pc, #4	; (adr r2, 8007854 <UART_SetConfig+0x298>)
 800784e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007852:	bf00      	nop
 8007854:	0800786d 	.word	0x0800786d
 8007858:	08007875 	.word	0x08007875
 800785c:	0800787d 	.word	0x0800787d
 8007860:	08007885 	.word	0x08007885
 8007864:	0800788d 	.word	0x0800788d
 8007868:	08007895 	.word	0x08007895
 800786c:	2300      	movs	r3, #0
 800786e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007872:	e18b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007874:	2304      	movs	r3, #4
 8007876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800787a:	e187      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800787c:	2308      	movs	r3, #8
 800787e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007882:	e183      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007884:	2310      	movs	r3, #16
 8007886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800788a:	e17f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800788c:	2320      	movs	r3, #32
 800788e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007892:	e17b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007894:	2340      	movs	r3, #64	; 0x40
 8007896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800789a:	e177      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800789c:	2380      	movs	r3, #128	; 0x80
 800789e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078a2:	bf00      	nop
 80078a4:	e172      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a1c      	ldr	r2, [pc, #112]	; (800791c <UART_SetConfig+0x360>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d144      	bne.n	800793a <UART_SetConfig+0x37e>
 80078b0:	4b16      	ldr	r3, [pc, #88]	; (800790c <UART_SetConfig+0x350>)
 80078b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b4:	f003 0307 	and.w	r3, r3, #7
 80078b8:	2b05      	cmp	r3, #5
 80078ba:	d839      	bhi.n	8007930 <UART_SetConfig+0x374>
 80078bc:	a201      	add	r2, pc, #4	; (adr r2, 80078c4 <UART_SetConfig+0x308>)
 80078be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c2:	bf00      	nop
 80078c4:	080078dd 	.word	0x080078dd
 80078c8:	080078e5 	.word	0x080078e5
 80078cc:	080078ed 	.word	0x080078ed
 80078d0:	080078f5 	.word	0x080078f5
 80078d4:	08007921 	.word	0x08007921
 80078d8:	08007929 	.word	0x08007929
 80078dc:	2300      	movs	r3, #0
 80078de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078e2:	e153      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80078e4:	2304      	movs	r3, #4
 80078e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078ea:	e14f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80078ec:	2308      	movs	r3, #8
 80078ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078f2:	e14b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80078f4:	2310      	movs	r3, #16
 80078f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078fa:	e147      	b.n	8007b8c <UART_SetConfig+0x5d0>
 80078fc:	cfff69f3 	.word	0xcfff69f3
 8007900:	58000c00 	.word	0x58000c00
 8007904:	11fff4ff 	.word	0x11fff4ff
 8007908:	40011000 	.word	0x40011000
 800790c:	58024400 	.word	0x58024400
 8007910:	40004400 	.word	0x40004400
 8007914:	40004800 	.word	0x40004800
 8007918:	40004c00 	.word	0x40004c00
 800791c:	40005000 	.word	0x40005000
 8007920:	2320      	movs	r3, #32
 8007922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007926:	e131      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007928:	2340      	movs	r3, #64	; 0x40
 800792a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800792e:	e12d      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007930:	2380      	movs	r3, #128	; 0x80
 8007932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007936:	bf00      	nop
 8007938:	e128      	b.n	8007b8c <UART_SetConfig+0x5d0>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4ab6      	ldr	r2, [pc, #728]	; (8007c18 <UART_SetConfig+0x65c>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d178      	bne.n	8007a36 <UART_SetConfig+0x47a>
 8007944:	4bb5      	ldr	r3, [pc, #724]	; (8007c1c <UART_SetConfig+0x660>)
 8007946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007948:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800794c:	2b28      	cmp	r3, #40	; 0x28
 800794e:	d86d      	bhi.n	8007a2c <UART_SetConfig+0x470>
 8007950:	a201      	add	r2, pc, #4	; (adr r2, 8007958 <UART_SetConfig+0x39c>)
 8007952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007956:	bf00      	nop
 8007958:	080079fd 	.word	0x080079fd
 800795c:	08007a2d 	.word	0x08007a2d
 8007960:	08007a2d 	.word	0x08007a2d
 8007964:	08007a2d 	.word	0x08007a2d
 8007968:	08007a2d 	.word	0x08007a2d
 800796c:	08007a2d 	.word	0x08007a2d
 8007970:	08007a2d 	.word	0x08007a2d
 8007974:	08007a2d 	.word	0x08007a2d
 8007978:	08007a05 	.word	0x08007a05
 800797c:	08007a2d 	.word	0x08007a2d
 8007980:	08007a2d 	.word	0x08007a2d
 8007984:	08007a2d 	.word	0x08007a2d
 8007988:	08007a2d 	.word	0x08007a2d
 800798c:	08007a2d 	.word	0x08007a2d
 8007990:	08007a2d 	.word	0x08007a2d
 8007994:	08007a2d 	.word	0x08007a2d
 8007998:	08007a0d 	.word	0x08007a0d
 800799c:	08007a2d 	.word	0x08007a2d
 80079a0:	08007a2d 	.word	0x08007a2d
 80079a4:	08007a2d 	.word	0x08007a2d
 80079a8:	08007a2d 	.word	0x08007a2d
 80079ac:	08007a2d 	.word	0x08007a2d
 80079b0:	08007a2d 	.word	0x08007a2d
 80079b4:	08007a2d 	.word	0x08007a2d
 80079b8:	08007a15 	.word	0x08007a15
 80079bc:	08007a2d 	.word	0x08007a2d
 80079c0:	08007a2d 	.word	0x08007a2d
 80079c4:	08007a2d 	.word	0x08007a2d
 80079c8:	08007a2d 	.word	0x08007a2d
 80079cc:	08007a2d 	.word	0x08007a2d
 80079d0:	08007a2d 	.word	0x08007a2d
 80079d4:	08007a2d 	.word	0x08007a2d
 80079d8:	08007a1d 	.word	0x08007a1d
 80079dc:	08007a2d 	.word	0x08007a2d
 80079e0:	08007a2d 	.word	0x08007a2d
 80079e4:	08007a2d 	.word	0x08007a2d
 80079e8:	08007a2d 	.word	0x08007a2d
 80079ec:	08007a2d 	.word	0x08007a2d
 80079f0:	08007a2d 	.word	0x08007a2d
 80079f4:	08007a2d 	.word	0x08007a2d
 80079f8:	08007a25 	.word	0x08007a25
 80079fc:	2301      	movs	r3, #1
 80079fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a02:	e0c3      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a04:	2304      	movs	r3, #4
 8007a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a0a:	e0bf      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a0c:	2308      	movs	r3, #8
 8007a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a12:	e0bb      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a14:	2310      	movs	r3, #16
 8007a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a1a:	e0b7      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a1c:	2320      	movs	r3, #32
 8007a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a22:	e0b3      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a24:	2340      	movs	r3, #64	; 0x40
 8007a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a2a:	e0af      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a2c:	2380      	movs	r3, #128	; 0x80
 8007a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a32:	bf00      	nop
 8007a34:	e0aa      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a79      	ldr	r2, [pc, #484]	; (8007c20 <UART_SetConfig+0x664>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d132      	bne.n	8007aa6 <UART_SetConfig+0x4ea>
 8007a40:	4b76      	ldr	r3, [pc, #472]	; (8007c1c <UART_SetConfig+0x660>)
 8007a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a44:	f003 0307 	and.w	r3, r3, #7
 8007a48:	2b05      	cmp	r3, #5
 8007a4a:	d827      	bhi.n	8007a9c <UART_SetConfig+0x4e0>
 8007a4c:	a201      	add	r2, pc, #4	; (adr r2, 8007a54 <UART_SetConfig+0x498>)
 8007a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a52:	bf00      	nop
 8007a54:	08007a6d 	.word	0x08007a6d
 8007a58:	08007a75 	.word	0x08007a75
 8007a5c:	08007a7d 	.word	0x08007a7d
 8007a60:	08007a85 	.word	0x08007a85
 8007a64:	08007a8d 	.word	0x08007a8d
 8007a68:	08007a95 	.word	0x08007a95
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a72:	e08b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a74:	2304      	movs	r3, #4
 8007a76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a7a:	e087      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a7c:	2308      	movs	r3, #8
 8007a7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a82:	e083      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a84:	2310      	movs	r3, #16
 8007a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a8a:	e07f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a8c:	2320      	movs	r3, #32
 8007a8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a92:	e07b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a94:	2340      	movs	r3, #64	; 0x40
 8007a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a9a:	e077      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007a9c:	2380      	movs	r3, #128	; 0x80
 8007a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007aa2:	bf00      	nop
 8007aa4:	e072      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a5e      	ldr	r2, [pc, #376]	; (8007c24 <UART_SetConfig+0x668>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d132      	bne.n	8007b16 <UART_SetConfig+0x55a>
 8007ab0:	4b5a      	ldr	r3, [pc, #360]	; (8007c1c <UART_SetConfig+0x660>)
 8007ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ab4:	f003 0307 	and.w	r3, r3, #7
 8007ab8:	2b05      	cmp	r3, #5
 8007aba:	d827      	bhi.n	8007b0c <UART_SetConfig+0x550>
 8007abc:	a201      	add	r2, pc, #4	; (adr r2, 8007ac4 <UART_SetConfig+0x508>)
 8007abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac2:	bf00      	nop
 8007ac4:	08007add 	.word	0x08007add
 8007ac8:	08007ae5 	.word	0x08007ae5
 8007acc:	08007aed 	.word	0x08007aed
 8007ad0:	08007af5 	.word	0x08007af5
 8007ad4:	08007afd 	.word	0x08007afd
 8007ad8:	08007b05 	.word	0x08007b05
 8007adc:	2300      	movs	r3, #0
 8007ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ae2:	e053      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007ae4:	2304      	movs	r3, #4
 8007ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007aea:	e04f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007aec:	2308      	movs	r3, #8
 8007aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007af2:	e04b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007af4:	2310      	movs	r3, #16
 8007af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007afa:	e047      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007afc:	2320      	movs	r3, #32
 8007afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b02:	e043      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b04:	2340      	movs	r3, #64	; 0x40
 8007b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b0a:	e03f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b0c:	2380      	movs	r3, #128	; 0x80
 8007b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b12:	bf00      	nop
 8007b14:	e03a      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a43      	ldr	r2, [pc, #268]	; (8007c28 <UART_SetConfig+0x66c>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d132      	bne.n	8007b86 <UART_SetConfig+0x5ca>
 8007b20:	4b3e      	ldr	r3, [pc, #248]	; (8007c1c <UART_SetConfig+0x660>)
 8007b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b24:	f003 0307 	and.w	r3, r3, #7
 8007b28:	2b05      	cmp	r3, #5
 8007b2a:	d827      	bhi.n	8007b7c <UART_SetConfig+0x5c0>
 8007b2c:	a201      	add	r2, pc, #4	; (adr r2, 8007b34 <UART_SetConfig+0x578>)
 8007b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b32:	bf00      	nop
 8007b34:	08007b4d 	.word	0x08007b4d
 8007b38:	08007b55 	.word	0x08007b55
 8007b3c:	08007b5d 	.word	0x08007b5d
 8007b40:	08007b65 	.word	0x08007b65
 8007b44:	08007b6d 	.word	0x08007b6d
 8007b48:	08007b75 	.word	0x08007b75
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b52:	e01b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b54:	2304      	movs	r3, #4
 8007b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b5a:	e017      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b5c:	2308      	movs	r3, #8
 8007b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b62:	e013      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b64:	2310      	movs	r3, #16
 8007b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b6a:	e00f      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b6c:	2320      	movs	r3, #32
 8007b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b72:	e00b      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b74:	2340      	movs	r3, #64	; 0x40
 8007b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b7a:	e007      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b7c:	2380      	movs	r3, #128	; 0x80
 8007b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b82:	bf00      	nop
 8007b84:	e002      	b.n	8007b8c <UART_SetConfig+0x5d0>
 8007b86:	2380      	movs	r3, #128	; 0x80
 8007b88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a25      	ldr	r2, [pc, #148]	; (8007c28 <UART_SetConfig+0x66c>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	f040 80b8 	bne.w	8007d08 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007b9c:	2b08      	cmp	r3, #8
 8007b9e:	d019      	beq.n	8007bd4 <UART_SetConfig+0x618>
 8007ba0:	2b08      	cmp	r3, #8
 8007ba2:	dc04      	bgt.n	8007bae <UART_SetConfig+0x5f2>
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d009      	beq.n	8007bbc <UART_SetConfig+0x600>
 8007ba8:	2b04      	cmp	r3, #4
 8007baa:	d00b      	beq.n	8007bc4 <UART_SetConfig+0x608>
 8007bac:	e042      	b.n	8007c34 <UART_SetConfig+0x678>
 8007bae:	2b20      	cmp	r3, #32
 8007bb0:	d02b      	beq.n	8007c0a <UART_SetConfig+0x64e>
 8007bb2:	2b40      	cmp	r3, #64	; 0x40
 8007bb4:	d02c      	beq.n	8007c10 <UART_SetConfig+0x654>
 8007bb6:	2b10      	cmp	r3, #16
 8007bb8:	d014      	beq.n	8007be4 <UART_SetConfig+0x628>
 8007bba:	e03b      	b.n	8007c34 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007bbc:	f7fd fe18 	bl	80057f0 <HAL_RCCEx_GetD3PCLK1Freq>
 8007bc0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007bc2:	e03d      	b.n	8007c40 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bc4:	f107 0314 	add.w	r3, r7, #20
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fd fe27 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007bd2:	e035      	b.n	8007c40 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bd4:	f107 0308 	add.w	r3, r7, #8
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7fd ff6b 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007be2:	e02d      	b.n	8007c40 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007be4:	4b0d      	ldr	r3, [pc, #52]	; (8007c1c <UART_SetConfig+0x660>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0320 	and.w	r3, r3, #32
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d009      	beq.n	8007c04 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007bf0:	4b0a      	ldr	r3, [pc, #40]	; (8007c1c <UART_SetConfig+0x660>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	08db      	lsrs	r3, r3, #3
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	4a0c      	ldr	r2, [pc, #48]	; (8007c2c <UART_SetConfig+0x670>)
 8007bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8007c00:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c02:	e01d      	b.n	8007c40 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8007c04:	4b09      	ldr	r3, [pc, #36]	; (8007c2c <UART_SetConfig+0x670>)
 8007c06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007c08:	e01a      	b.n	8007c40 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c0a:	4b09      	ldr	r3, [pc, #36]	; (8007c30 <UART_SetConfig+0x674>)
 8007c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007c0e:	e017      	b.n	8007c40 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c10:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007c16:	e013      	b.n	8007c40 <UART_SetConfig+0x684>
 8007c18:	40011400 	.word	0x40011400
 8007c1c:	58024400 	.word	0x58024400
 8007c20:	40007800 	.word	0x40007800
 8007c24:	40007c00 	.word	0x40007c00
 8007c28:	58000c00 	.word	0x58000c00
 8007c2c:	03d09000 	.word	0x03d09000
 8007c30:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007c3e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 824d 	beq.w	80080e2 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4c:	4aad      	ldr	r2, [pc, #692]	; (8007f04 <UART_SetConfig+0x948>)
 8007c4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c52:	461a      	mov	r2, r3
 8007c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c56:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c5a:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685a      	ldr	r2, [r3, #4]
 8007c60:	4613      	mov	r3, r2
 8007c62:	005b      	lsls	r3, r3, #1
 8007c64:	4413      	add	r3, r2
 8007c66:	6a3a      	ldr	r2, [r7, #32]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d305      	bcc.n	8007c78 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c72:	6a3a      	ldr	r2, [r7, #32]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d903      	bls.n	8007c80 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007c7e:	e230      	b.n	80080e2 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c82:	4618      	mov	r0, r3
 8007c84:	f04f 0100 	mov.w	r1, #0
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8c:	4a9d      	ldr	r2, [pc, #628]	; (8007f04 <UART_SetConfig+0x948>)
 8007c8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	f04f 0400 	mov.w	r4, #0
 8007c98:	461a      	mov	r2, r3
 8007c9a:	4623      	mov	r3, r4
 8007c9c:	f7f8 fb1c 	bl	80002d8 <__aeabi_uldivmod>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	460c      	mov	r4, r1
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	f04f 0300 	mov.w	r3, #0
 8007cac:	f04f 0400 	mov.w	r4, #0
 8007cb0:	0214      	lsls	r4, r2, #8
 8007cb2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007cb6:	020b      	lsls	r3, r1, #8
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	6852      	ldr	r2, [r2, #4]
 8007cbc:	0852      	lsrs	r2, r2, #1
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	f04f 0200 	mov.w	r2, #0
 8007cc4:	eb13 0b01 	adds.w	fp, r3, r1
 8007cc8:	eb44 0c02 	adc.w	ip, r4, r2
 8007ccc:	4658      	mov	r0, fp
 8007cce:	4661      	mov	r1, ip
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f04f 0400 	mov.w	r4, #0
 8007cd8:	461a      	mov	r2, r3
 8007cda:	4623      	mov	r3, r4
 8007cdc:	f7f8 fafc 	bl	80002d8 <__aeabi_uldivmod>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cec:	d308      	bcc.n	8007d00 <UART_SetConfig+0x744>
 8007cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cf4:	d204      	bcs.n	8007d00 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cfc:	60da      	str	r2, [r3, #12]
 8007cfe:	e1f0      	b.n	80080e2 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007d06:	e1ec      	b.n	80080e2 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	69db      	ldr	r3, [r3, #28]
 8007d0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d10:	f040 8100 	bne.w	8007f14 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8007d14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007d18:	2b40      	cmp	r3, #64	; 0x40
 8007d1a:	f200 80b7 	bhi.w	8007e8c <UART_SetConfig+0x8d0>
 8007d1e:	a201      	add	r2, pc, #4	; (adr r2, 8007d24 <UART_SetConfig+0x768>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007e29 	.word	0x08007e29
 8007d28:	08007e31 	.word	0x08007e31
 8007d2c:	08007e8d 	.word	0x08007e8d
 8007d30:	08007e8d 	.word	0x08007e8d
 8007d34:	08007e39 	.word	0x08007e39
 8007d38:	08007e8d 	.word	0x08007e8d
 8007d3c:	08007e8d 	.word	0x08007e8d
 8007d40:	08007e8d 	.word	0x08007e8d
 8007d44:	08007e49 	.word	0x08007e49
 8007d48:	08007e8d 	.word	0x08007e8d
 8007d4c:	08007e8d 	.word	0x08007e8d
 8007d50:	08007e8d 	.word	0x08007e8d
 8007d54:	08007e8d 	.word	0x08007e8d
 8007d58:	08007e8d 	.word	0x08007e8d
 8007d5c:	08007e8d 	.word	0x08007e8d
 8007d60:	08007e8d 	.word	0x08007e8d
 8007d64:	08007e59 	.word	0x08007e59
 8007d68:	08007e8d 	.word	0x08007e8d
 8007d6c:	08007e8d 	.word	0x08007e8d
 8007d70:	08007e8d 	.word	0x08007e8d
 8007d74:	08007e8d 	.word	0x08007e8d
 8007d78:	08007e8d 	.word	0x08007e8d
 8007d7c:	08007e8d 	.word	0x08007e8d
 8007d80:	08007e8d 	.word	0x08007e8d
 8007d84:	08007e8d 	.word	0x08007e8d
 8007d88:	08007e8d 	.word	0x08007e8d
 8007d8c:	08007e8d 	.word	0x08007e8d
 8007d90:	08007e8d 	.word	0x08007e8d
 8007d94:	08007e8d 	.word	0x08007e8d
 8007d98:	08007e8d 	.word	0x08007e8d
 8007d9c:	08007e8d 	.word	0x08007e8d
 8007da0:	08007e8d 	.word	0x08007e8d
 8007da4:	08007e7f 	.word	0x08007e7f
 8007da8:	08007e8d 	.word	0x08007e8d
 8007dac:	08007e8d 	.word	0x08007e8d
 8007db0:	08007e8d 	.word	0x08007e8d
 8007db4:	08007e8d 	.word	0x08007e8d
 8007db8:	08007e8d 	.word	0x08007e8d
 8007dbc:	08007e8d 	.word	0x08007e8d
 8007dc0:	08007e8d 	.word	0x08007e8d
 8007dc4:	08007e8d 	.word	0x08007e8d
 8007dc8:	08007e8d 	.word	0x08007e8d
 8007dcc:	08007e8d 	.word	0x08007e8d
 8007dd0:	08007e8d 	.word	0x08007e8d
 8007dd4:	08007e8d 	.word	0x08007e8d
 8007dd8:	08007e8d 	.word	0x08007e8d
 8007ddc:	08007e8d 	.word	0x08007e8d
 8007de0:	08007e8d 	.word	0x08007e8d
 8007de4:	08007e8d 	.word	0x08007e8d
 8007de8:	08007e8d 	.word	0x08007e8d
 8007dec:	08007e8d 	.word	0x08007e8d
 8007df0:	08007e8d 	.word	0x08007e8d
 8007df4:	08007e8d 	.word	0x08007e8d
 8007df8:	08007e8d 	.word	0x08007e8d
 8007dfc:	08007e8d 	.word	0x08007e8d
 8007e00:	08007e8d 	.word	0x08007e8d
 8007e04:	08007e8d 	.word	0x08007e8d
 8007e08:	08007e8d 	.word	0x08007e8d
 8007e0c:	08007e8d 	.word	0x08007e8d
 8007e10:	08007e8d 	.word	0x08007e8d
 8007e14:	08007e8d 	.word	0x08007e8d
 8007e18:	08007e8d 	.word	0x08007e8d
 8007e1c:	08007e8d 	.word	0x08007e8d
 8007e20:	08007e8d 	.word	0x08007e8d
 8007e24:	08007e85 	.word	0x08007e85
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fc fb50 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 8007e2c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007e2e:	e033      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e30:	f7fc fb62 	bl	80044f8 <HAL_RCC_GetPCLK2Freq>
 8007e34:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007e36:	e02f      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e38:	f107 0314 	add.w	r3, r7, #20
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fd fced 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e46:	e027      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e48:	f107 0308 	add.w	r3, r7, #8
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	f7fd fe31 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e56:	e01f      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e58:	4b2b      	ldr	r3, [pc, #172]	; (8007f08 <UART_SetConfig+0x94c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0320 	and.w	r3, r3, #32
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d009      	beq.n	8007e78 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e64:	4b28      	ldr	r3, [pc, #160]	; (8007f08 <UART_SetConfig+0x94c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	08db      	lsrs	r3, r3, #3
 8007e6a:	f003 0303 	and.w	r3, r3, #3
 8007e6e:	4a27      	ldr	r2, [pc, #156]	; (8007f0c <UART_SetConfig+0x950>)
 8007e70:	fa22 f303 	lsr.w	r3, r2, r3
 8007e74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e76:	e00f      	b.n	8007e98 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8007e78:	4b24      	ldr	r3, [pc, #144]	; (8007f0c <UART_SetConfig+0x950>)
 8007e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e7c:	e00c      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e7e:	4b24      	ldr	r3, [pc, #144]	; (8007f10 <UART_SetConfig+0x954>)
 8007e80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e82:	e009      	b.n	8007e98 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e8a:	e005      	b.n	8007e98 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007e96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 8121 	beq.w	80080e2 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea4:	4a17      	ldr	r2, [pc, #92]	; (8007f04 <UART_SetConfig+0x948>)
 8007ea6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eaa:	461a      	mov	r2, r3
 8007eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eae:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eb2:	005a      	lsls	r2, r3, #1
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	441a      	add	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eca:	2b0f      	cmp	r3, #15
 8007ecc:	d916      	bls.n	8007efc <UART_SetConfig+0x940>
 8007ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ed4:	d212      	bcs.n	8007efc <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	f023 030f 	bic.w	r3, r3, #15
 8007ede:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee2:	085b      	lsrs	r3, r3, #1
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	f003 0307 	and.w	r3, r3, #7
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007ef8:	60da      	str	r2, [r3, #12]
 8007efa:	e0f2      	b.n	80080e2 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007f02:	e0ee      	b.n	80080e2 <UART_SetConfig+0xb26>
 8007f04:	08008cf4 	.word	0x08008cf4
 8007f08:	58024400 	.word	0x58024400
 8007f0c:	03d09000 	.word	0x03d09000
 8007f10:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007f18:	2b40      	cmp	r3, #64	; 0x40
 8007f1a:	f200 80b7 	bhi.w	800808c <UART_SetConfig+0xad0>
 8007f1e:	a201      	add	r2, pc, #4	; (adr r2, 8007f24 <UART_SetConfig+0x968>)
 8007f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f24:	08008029 	.word	0x08008029
 8007f28:	08008031 	.word	0x08008031
 8007f2c:	0800808d 	.word	0x0800808d
 8007f30:	0800808d 	.word	0x0800808d
 8007f34:	08008039 	.word	0x08008039
 8007f38:	0800808d 	.word	0x0800808d
 8007f3c:	0800808d 	.word	0x0800808d
 8007f40:	0800808d 	.word	0x0800808d
 8007f44:	08008049 	.word	0x08008049
 8007f48:	0800808d 	.word	0x0800808d
 8007f4c:	0800808d 	.word	0x0800808d
 8007f50:	0800808d 	.word	0x0800808d
 8007f54:	0800808d 	.word	0x0800808d
 8007f58:	0800808d 	.word	0x0800808d
 8007f5c:	0800808d 	.word	0x0800808d
 8007f60:	0800808d 	.word	0x0800808d
 8007f64:	08008059 	.word	0x08008059
 8007f68:	0800808d 	.word	0x0800808d
 8007f6c:	0800808d 	.word	0x0800808d
 8007f70:	0800808d 	.word	0x0800808d
 8007f74:	0800808d 	.word	0x0800808d
 8007f78:	0800808d 	.word	0x0800808d
 8007f7c:	0800808d 	.word	0x0800808d
 8007f80:	0800808d 	.word	0x0800808d
 8007f84:	0800808d 	.word	0x0800808d
 8007f88:	0800808d 	.word	0x0800808d
 8007f8c:	0800808d 	.word	0x0800808d
 8007f90:	0800808d 	.word	0x0800808d
 8007f94:	0800808d 	.word	0x0800808d
 8007f98:	0800808d 	.word	0x0800808d
 8007f9c:	0800808d 	.word	0x0800808d
 8007fa0:	0800808d 	.word	0x0800808d
 8007fa4:	0800807f 	.word	0x0800807f
 8007fa8:	0800808d 	.word	0x0800808d
 8007fac:	0800808d 	.word	0x0800808d
 8007fb0:	0800808d 	.word	0x0800808d
 8007fb4:	0800808d 	.word	0x0800808d
 8007fb8:	0800808d 	.word	0x0800808d
 8007fbc:	0800808d 	.word	0x0800808d
 8007fc0:	0800808d 	.word	0x0800808d
 8007fc4:	0800808d 	.word	0x0800808d
 8007fc8:	0800808d 	.word	0x0800808d
 8007fcc:	0800808d 	.word	0x0800808d
 8007fd0:	0800808d 	.word	0x0800808d
 8007fd4:	0800808d 	.word	0x0800808d
 8007fd8:	0800808d 	.word	0x0800808d
 8007fdc:	0800808d 	.word	0x0800808d
 8007fe0:	0800808d 	.word	0x0800808d
 8007fe4:	0800808d 	.word	0x0800808d
 8007fe8:	0800808d 	.word	0x0800808d
 8007fec:	0800808d 	.word	0x0800808d
 8007ff0:	0800808d 	.word	0x0800808d
 8007ff4:	0800808d 	.word	0x0800808d
 8007ff8:	0800808d 	.word	0x0800808d
 8007ffc:	0800808d 	.word	0x0800808d
 8008000:	0800808d 	.word	0x0800808d
 8008004:	0800808d 	.word	0x0800808d
 8008008:	0800808d 	.word	0x0800808d
 800800c:	0800808d 	.word	0x0800808d
 8008010:	0800808d 	.word	0x0800808d
 8008014:	0800808d 	.word	0x0800808d
 8008018:	0800808d 	.word	0x0800808d
 800801c:	0800808d 	.word	0x0800808d
 8008020:	0800808d 	.word	0x0800808d
 8008024:	08008085 	.word	0x08008085
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008028:	f7fc fa50 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 800802c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800802e:	e033      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008030:	f7fc fa62 	bl	80044f8 <HAL_RCC_GetPCLK2Freq>
 8008034:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008036:	e02f      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008038:	f107 0314 	add.w	r3, r7, #20
 800803c:	4618      	mov	r0, r3
 800803e:	f7fd fbed 	bl	800581c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008046:	e027      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008048:	f107 0308 	add.w	r3, r7, #8
 800804c:	4618      	mov	r0, r3
 800804e:	f7fd fd31 	bl	8005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008056:	e01f      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008058:	4b2c      	ldr	r3, [pc, #176]	; (800810c <UART_SetConfig+0xb50>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b00      	cmp	r3, #0
 8008062:	d009      	beq.n	8008078 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008064:	4b29      	ldr	r3, [pc, #164]	; (800810c <UART_SetConfig+0xb50>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	08db      	lsrs	r3, r3, #3
 800806a:	f003 0303 	and.w	r3, r3, #3
 800806e:	4a28      	ldr	r2, [pc, #160]	; (8008110 <UART_SetConfig+0xb54>)
 8008070:	fa22 f303 	lsr.w	r3, r2, r3
 8008074:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008076:	e00f      	b.n	8008098 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8008078:	4b25      	ldr	r3, [pc, #148]	; (8008110 <UART_SetConfig+0xb54>)
 800807a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800807c:	e00c      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800807e:	4b25      	ldr	r3, [pc, #148]	; (8008114 <UART_SetConfig+0xb58>)
 8008080:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008082:	e009      	b.n	8008098 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008084:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008088:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800808a:	e005      	b.n	8008098 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008096:	bf00      	nop
    }

    if (pclk != 0U)
 8008098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800809a:	2b00      	cmp	r3, #0
 800809c:	d021      	beq.n	80080e2 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a2:	4a1d      	ldr	r2, [pc, #116]	; (8008118 <UART_SetConfig+0xb5c>)
 80080a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a8:	461a      	mov	r2, r3
 80080aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	085b      	lsrs	r3, r3, #1
 80080b6:	441a      	add	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c6:	2b0f      	cmp	r3, #15
 80080c8:	d908      	bls.n	80080dc <UART_SetConfig+0xb20>
 80080ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080d0:	d204      	bcs.n	80080dc <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080d8:	60da      	str	r2, [r3, #12]
 80080da:	e002      	b.n	80080e2 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80080fe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8008102:	4618      	mov	r0, r3
 8008104:	3738      	adds	r7, #56	; 0x38
 8008106:	46bd      	mov	sp, r7
 8008108:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800810c:	58024400 	.word	0x58024400
 8008110:	03d09000 	.word	0x03d09000
 8008114:	003d0900 	.word	0x003d0900
 8008118:	08008cf4 	.word	0x08008cf4

0800811c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00a      	beq.n	8008146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	430a      	orrs	r2, r1
 8008144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814a:	f003 0302 	and.w	r3, r3, #2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00a      	beq.n	8008168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	430a      	orrs	r2, r1
 8008166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816c:	f003 0304 	and.w	r3, r3, #4
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00a      	beq.n	800818a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	430a      	orrs	r2, r1
 8008188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800818e:	f003 0308 	and.w	r3, r3, #8
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00a      	beq.n	80081ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	430a      	orrs	r2, r1
 80081aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d00a      	beq.n	80081ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	430a      	orrs	r2, r1
 80081cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d2:	f003 0320 	and.w	r3, r3, #32
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00a      	beq.n	80081f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	430a      	orrs	r2, r1
 80081ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d01a      	beq.n	8008232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	430a      	orrs	r2, r1
 8008210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800821a:	d10a      	bne.n	8008232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00a      	beq.n	8008254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	430a      	orrs	r2, r1
 8008252:	605a      	str	r2, [r3, #4]
  }
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	af02      	add	r7, sp, #8
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008270:	f7f9 fa54 	bl	800171c <HAL_GetTick>
 8008274:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0308 	and.w	r3, r3, #8
 8008280:	2b08      	cmp	r3, #8
 8008282:	d10e      	bne.n	80082a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008284:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f82c 	bl	80082f0 <UART_WaitOnFlagUntilTimeout>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e022      	b.n	80082e8 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f003 0304 	and.w	r3, r3, #4
 80082ac:	2b04      	cmp	r3, #4
 80082ae:	d10e      	bne.n	80082ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f816 	bl	80082f0 <UART_WaitOnFlagUntilTimeout>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e00c      	b.n	80082e8 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2220      	movs	r2, #32
 80082d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	603b      	str	r3, [r7, #0]
 80082fc:	4613      	mov	r3, r2
 80082fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008300:	e062      	b.n	80083c8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008308:	d05e      	beq.n	80083c8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800830a:	f7f9 fa07 	bl	800171c <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	69ba      	ldr	r2, [r7, #24]
 8008316:	429a      	cmp	r2, r3
 8008318:	d302      	bcc.n	8008320 <UART_WaitOnFlagUntilTimeout+0x30>
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d11d      	bne.n	800835c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800832e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	689a      	ldr	r2, [r3, #8]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0201 	bic.w	r2, r2, #1
 800833e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2220      	movs	r2, #32
 8008344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2220      	movs	r2, #32
 800834c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008358:	2303      	movs	r3, #3
 800835a:	e045      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 0304 	and.w	r3, r3, #4
 8008366:	2b00      	cmp	r3, #0
 8008368:	d02e      	beq.n	80083c8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008374:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008378:	d126      	bne.n	80083c8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008382:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008392:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	689a      	ldr	r2, [r3, #8]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f022 0201 	bic.w	r2, r2, #1
 80083a2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2220      	movs	r2, #32
 80083a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2220      	movs	r2, #32
 80083b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e00f      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69da      	ldr	r2, [r3, #28]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	4013      	ands	r3, r2
 80083d2:	68ba      	ldr	r2, [r7, #8]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	bf0c      	ite	eq
 80083d8:	2301      	moveq	r3, #1
 80083da:	2300      	movne	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	79fb      	ldrb	r3, [r7, #7]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d08d      	beq.n	8008302 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008406:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6899      	ldr	r1, [r3, #8]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	4b08      	ldr	r3, [pc, #32]	; (8008434 <UART_EndRxTransfer+0x44>)
 8008414:	400b      	ands	r3, r1
 8008416:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2220      	movs	r2, #32
 800841c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8008426:	bf00      	nop
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	effffffe 	.word	0xeffffffe

08008438 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008444:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f7ff f8a6 	bl	80075a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800845c:	bf00      	nop
 800845e:	3710      	adds	r7, #16
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800847a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2220      	movs	r2, #32
 8008480:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7ff f882 	bl	8007594 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008490:	bf00      	nop
 8008492:	3708      	adds	r7, #8
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d101      	bne.n	80084ea <HAL_UARTEx_DisableFifoMode+0x16>
 80084e6:	2302      	movs	r3, #2
 80084e8:	e027      	b.n	800853a <HAL_UARTEx_DisableFifoMode+0x66>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2224      	movs	r2, #36	; 0x24
 80084f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f022 0201 	bic.w	r2, r2, #1
 8008510:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008518:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2220      	movs	r2, #32
 800852c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008538:	2300      	movs	r3, #0
}
 800853a:	4618      	mov	r0, r3
 800853c:	3714      	adds	r7, #20
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b084      	sub	sp, #16
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008556:	2b01      	cmp	r3, #1
 8008558:	d101      	bne.n	800855e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800855a:	2302      	movs	r3, #2
 800855c:	e02d      	b.n	80085ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2224      	movs	r2, #36	; 0x24
 800856a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 0201 	bic.w	r2, r2, #1
 8008584:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	683a      	ldr	r2, [r7, #0]
 8008596:	430a      	orrs	r2, r1
 8008598:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f850 	bl	8008640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3710      	adds	r7, #16
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}

080085c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085c2:	b580      	push	{r7, lr}
 80085c4:	b084      	sub	sp, #16
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
 80085ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d101      	bne.n	80085da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80085d6:	2302      	movs	r3, #2
 80085d8:	e02d      	b.n	8008636 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2224      	movs	r2, #36	; 0x24
 80085e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f022 0201 	bic.w	r2, r2, #1
 8008600:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	430a      	orrs	r2, r1
 8008614:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f812 	bl	8008640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2220      	movs	r2, #32
 8008628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
	...

08008640 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008640:	b480      	push	{r7}
 8008642:	b089      	sub	sp, #36	; 0x24
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008648:	4a2f      	ldr	r2, [pc, #188]	; (8008708 <UARTEx_SetNbDataToProcess+0xc8>)
 800864a:	f107 0314 	add.w	r3, r7, #20
 800864e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008652:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008656:	4a2d      	ldr	r2, [pc, #180]	; (800870c <UARTEx_SetNbDataToProcess+0xcc>)
 8008658:	f107 030c 	add.w	r3, r7, #12
 800865c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008660:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008668:	2b00      	cmp	r3, #0
 800866a:	d108      	bne.n	800867e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800867c:	e03d      	b.n	80086fa <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800867e:	2310      	movs	r3, #16
 8008680:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008682:	2310      	movs	r3, #16
 8008684:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	0e5b      	lsrs	r3, r3, #25
 800868e:	b2db      	uxtb	r3, r3
 8008690:	f003 0307 	and.w	r3, r3, #7
 8008694:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	0f5b      	lsrs	r3, r3, #29
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	f003 0307 	and.w	r3, r3, #7
 80086a4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80086a6:	7fbb      	ldrb	r3, [r7, #30]
 80086a8:	7f3a      	ldrb	r2, [r7, #28]
 80086aa:	f107 0120 	add.w	r1, r7, #32
 80086ae:	440a      	add	r2, r1
 80086b0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80086b4:	fb02 f303 	mul.w	r3, r2, r3
 80086b8:	7f3a      	ldrb	r2, [r7, #28]
 80086ba:	f107 0120 	add.w	r1, r7, #32
 80086be:	440a      	add	r2, r1
 80086c0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80086c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80086c8:	b29a      	uxth	r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80086d0:	7ffb      	ldrb	r3, [r7, #31]
 80086d2:	7f7a      	ldrb	r2, [r7, #29]
 80086d4:	f107 0120 	add.w	r1, r7, #32
 80086d8:	440a      	add	r2, r1
 80086da:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80086de:	fb02 f303 	mul.w	r3, r2, r3
 80086e2:	7f7a      	ldrb	r2, [r7, #29]
 80086e4:	f107 0120 	add.w	r1, r7, #32
 80086e8:	440a      	add	r2, r1
 80086ea:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80086ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80086f2:	b29a      	uxth	r2, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80086fa:	bf00      	nop
 80086fc:	3724      	adds	r7, #36	; 0x24
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	08008cd4 	.word	0x08008cd4
 800870c:	08008cdc 	.word	0x08008cdc

08008710 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008710:	b084      	sub	sp, #16
 8008712:	b580      	push	{r7, lr}
 8008714:	b084      	sub	sp, #16
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	f107 001c 	add.w	r0, r7, #28
 800871e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008724:	2b01      	cmp	r3, #1
 8008726:	d120      	bne.n	800876a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800872c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68da      	ldr	r2, [r3, #12]
 8008738:	4b25      	ldr	r3, [pc, #148]	; (80087d0 <USB_CoreInit+0xc0>)
 800873a:	4013      	ands	r3, r2
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800874c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800874e:	2b01      	cmp	r3, #1
 8008750:	d105      	bne.n	800875e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 fa4c 	bl	8008bfc <USB_CoreReset>
 8008764:	4603      	mov	r3, r0
 8008766:	73fb      	strb	r3, [r7, #15]
 8008768:	e01a      	b.n	80087a0 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fa40 	bl	8008bfc <USB_CoreReset>
 800877c:	4603      	mov	r3, r0
 800877e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d106      	bne.n	8008794 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	639a      	str	r2, [r3, #56]	; 0x38
 8008792:	e005      	b.n	80087a0 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008798:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80087a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d10b      	bne.n	80087be <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f043 0206 	orr.w	r2, r3, #6
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f043 0220 	orr.w	r2, r3, #32
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80087be:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087ca:	b004      	add	sp, #16
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	ffbdffbf 	.word	0xffbdffbf

080087d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f023 0201 	bic.w	r2, r3, #1
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	370c      	adds	r7, #12
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr

080087f6 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	460b      	mov	r3, r1
 8008800:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800880e:	78fb      	ldrb	r3, [r7, #3]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d106      	bne.n	8008822 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	60da      	str	r2, [r3, #12]
 8008820:	e00b      	b.n	800883a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008822:	78fb      	ldrb	r3, [r7, #3]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	68db      	ldr	r3, [r3, #12]
 800882c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	60da      	str	r2, [r3, #12]
 8008834:	e001      	b.n	800883a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e003      	b.n	8008842 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800883a:	2032      	movs	r0, #50	; 0x32
 800883c:	f7f8 ff7a 	bl	8001734 <HAL_Delay>

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
	...

0800884c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800884c:	b084      	sub	sp, #16
 800884e:	b580      	push	{r7, lr}
 8008850:	b086      	sub	sp, #24
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800885a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800885e:	2300      	movs	r3, #0
 8008860:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008866:	2300      	movs	r3, #0
 8008868:	613b      	str	r3, [r7, #16]
 800886a:	e009      	b.n	8008880 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	3340      	adds	r3, #64	; 0x40
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	4413      	add	r3, r2
 8008876:	2200      	movs	r2, #0
 8008878:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	3301      	adds	r3, #1
 800887e:	613b      	str	r3, [r7, #16]
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	2b0e      	cmp	r3, #14
 8008884:	d9f2      	bls.n	800886c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008888:	2b00      	cmp	r3, #0
 800888a:	d11c      	bne.n	80088c6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	68fa      	ldr	r2, [r7, #12]
 8008896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800889a:	f043 0302 	orr.w	r3, r3, #2
 800889e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	601a      	str	r2, [r3, #0]
 80088c4:	e005      	b.n	80088d2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088d8:	461a      	mov	r2, r3
 80088da:	2300      	movs	r3, #0
 80088dc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088e4:	4619      	mov	r1, r3
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ec:	461a      	mov	r2, r3
 80088ee:	680b      	ldr	r3, [r1, #0]
 80088f0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d10c      	bne.n	8008912 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80088f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d104      	bne.n	8008908 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80088fe:	2100      	movs	r1, #0
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 f949 	bl	8008b98 <USB_SetDevSpeed>
 8008906:	e008      	b.n	800891a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008908:	2101      	movs	r1, #1
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f944 	bl	8008b98 <USB_SetDevSpeed>
 8008910:	e003      	b.n	800891a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008912:	2103      	movs	r1, #3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f93f 	bl	8008b98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800891a:	2110      	movs	r1, #16
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 f8f3 	bl	8008b08 <USB_FlushTxFifo>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d001      	beq.n	800892c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008928:	2301      	movs	r3, #1
 800892a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f911 	bl	8008b54 <USB_FlushRxFifo>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d001      	beq.n	800893c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008942:	461a      	mov	r2, r3
 8008944:	2300      	movs	r3, #0
 8008946:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800894e:	461a      	mov	r2, r3
 8008950:	2300      	movs	r3, #0
 8008952:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800895a:	461a      	mov	r2, r3
 800895c:	2300      	movs	r3, #0
 800895e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008960:	2300      	movs	r3, #0
 8008962:	613b      	str	r3, [r7, #16]
 8008964:	e043      	b.n	80089ee <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008978:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800897c:	d118      	bne.n	80089b0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10a      	bne.n	800899a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	015a      	lsls	r2, r3, #5
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	4413      	add	r3, r2
 800898c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008990:	461a      	mov	r2, r3
 8008992:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008996:	6013      	str	r3, [r2, #0]
 8008998:	e013      	b.n	80089c2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	015a      	lsls	r2, r3, #5
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	4413      	add	r3, r2
 80089a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a6:	461a      	mov	r2, r3
 80089a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	e008      	b.n	80089c2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089bc:	461a      	mov	r2, r3
 80089be:	2300      	movs	r3, #0
 80089c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ce:	461a      	mov	r2, r3
 80089d0:	2300      	movs	r3, #0
 80089d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089e0:	461a      	mov	r2, r3
 80089e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80089e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	3301      	adds	r3, #1
 80089ec:	613b      	str	r3, [r7, #16]
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d3b7      	bcc.n	8008966 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089f6:	2300      	movs	r3, #0
 80089f8:	613b      	str	r3, [r7, #16]
 80089fa:	e043      	b.n	8008a84 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	015a      	lsls	r2, r3, #5
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	4413      	add	r3, r2
 8008a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a12:	d118      	bne.n	8008a46 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10a      	bne.n	8008a30 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a26:	461a      	mov	r2, r3
 8008a28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a2c:	6013      	str	r3, [r2, #0]
 8008a2e:	e013      	b.n	8008a58 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	015a      	lsls	r2, r3, #5
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	4413      	add	r3, r2
 8008a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a42:	6013      	str	r3, [r2, #0]
 8008a44:	e008      	b.n	8008a58 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a52:	461a      	mov	r2, r3
 8008a54:	2300      	movs	r3, #0
 8008a56:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	015a      	lsls	r2, r3, #5
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	4413      	add	r3, r2
 8008a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a64:	461a      	mov	r2, r3
 8008a66:	2300      	movs	r3, #0
 8008a68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a76:	461a      	mov	r2, r3
 8008a78:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	3301      	adds	r3, #1
 8008a82:	613b      	str	r3, [r7, #16]
 8008a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a86:	693a      	ldr	r2, [r7, #16]
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d3b7      	bcc.n	80089fc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	68fa      	ldr	r2, [r7, #12]
 8008a96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a9e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008aac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d105      	bne.n	8008ac0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	f043 0210 	orr.w	r2, r3, #16
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	699a      	ldr	r2, [r3, #24]
 8008ac4:	4b0e      	ldr	r3, [pc, #56]	; (8008b00 <USB_DevInit+0x2b4>)
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d005      	beq.n	8008ade <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	699b      	ldr	r3, [r3, #24]
 8008ad6:	f043 0208 	orr.w	r2, r3, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d105      	bne.n	8008af0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	699a      	ldr	r2, [r3, #24]
 8008ae8:	4b06      	ldr	r3, [pc, #24]	; (8008b04 <USB_DevInit+0x2b8>)
 8008aea:	4313      	orrs	r3, r2
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3718      	adds	r7, #24
 8008af6:	46bd      	mov	sp, r7
 8008af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008afc:	b004      	add	sp, #16
 8008afe:	4770      	bx	lr
 8008b00:	803c3800 	.word	0x803c3800
 8008b04:	40000004 	.word	0x40000004

08008b08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b085      	sub	sp, #20
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008b12:	2300      	movs	r3, #0
 8008b14:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	019b      	lsls	r3, r3, #6
 8008b1a:	f043 0220 	orr.w	r2, r3, #32
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3301      	adds	r3, #1
 8008b26:	60fb      	str	r3, [r7, #12]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	4a09      	ldr	r2, [pc, #36]	; (8008b50 <USB_FlushTxFifo+0x48>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d901      	bls.n	8008b34 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e006      	b.n	8008b42 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	f003 0320 	and.w	r3, r3, #32
 8008b3c:	2b20      	cmp	r3, #32
 8008b3e:	d0f0      	beq.n	8008b22 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	00030d40 	.word	0x00030d40

08008b54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2210      	movs	r2, #16
 8008b64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4a09      	ldr	r2, [pc, #36]	; (8008b94 <USB_FlushRxFifo+0x40>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d901      	bls.n	8008b78 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e006      	b.n	8008b86 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	f003 0310 	and.w	r3, r3, #16
 8008b80:	2b10      	cmp	r3, #16
 8008b82:	d0f0      	beq.n	8008b66 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3714      	adds	r7, #20
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	00030d40 	.word	0x00030d40

08008b98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	78fb      	ldrb	r3, [r7, #3]
 8008bb2:	68f9      	ldr	r1, [r7, #12]
 8008bb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3714      	adds	r7, #20
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b084      	sub	sp, #16
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008be4:	f043 0302 	orr.w	r3, r3, #2
 8008be8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008bea:	2003      	movs	r0, #3
 8008bec:	f7f8 fda2 	bl	8001734 <HAL_Delay>

  return HAL_OK;
 8008bf0:	2300      	movs	r3, #0
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
	...

08008bfc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	60fb      	str	r3, [r7, #12]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	4a13      	ldr	r2, [pc, #76]	; (8008c60 <USB_CoreReset+0x64>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d901      	bls.n	8008c1a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008c16:	2303      	movs	r3, #3
 8008c18:	e01b      	b.n	8008c52 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	daf2      	bge.n	8008c08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008c22:	2300      	movs	r3, #0
 8008c24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	f043 0201 	orr.w	r2, r3, #1
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	3301      	adds	r3, #1
 8008c36:	60fb      	str	r3, [r7, #12]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	4a09      	ldr	r2, [pc, #36]	; (8008c60 <USB_CoreReset+0x64>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d901      	bls.n	8008c44 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008c40:	2303      	movs	r3, #3
 8008c42:	e006      	b.n	8008c52 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	f003 0301 	and.w	r3, r3, #1
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d0f0      	beq.n	8008c32 <USB_CoreReset+0x36>

  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	00030d40 	.word	0x00030d40

08008c64 <__libc_init_array>:
 8008c64:	b570      	push	{r4, r5, r6, lr}
 8008c66:	4e0d      	ldr	r6, [pc, #52]	; (8008c9c <__libc_init_array+0x38>)
 8008c68:	4c0d      	ldr	r4, [pc, #52]	; (8008ca0 <__libc_init_array+0x3c>)
 8008c6a:	1ba4      	subs	r4, r4, r6
 8008c6c:	10a4      	asrs	r4, r4, #2
 8008c6e:	2500      	movs	r5, #0
 8008c70:	42a5      	cmp	r5, r4
 8008c72:	d109      	bne.n	8008c88 <__libc_init_array+0x24>
 8008c74:	4e0b      	ldr	r6, [pc, #44]	; (8008ca4 <__libc_init_array+0x40>)
 8008c76:	4c0c      	ldr	r4, [pc, #48]	; (8008ca8 <__libc_init_array+0x44>)
 8008c78:	f000 f820 	bl	8008cbc <_init>
 8008c7c:	1ba4      	subs	r4, r4, r6
 8008c7e:	10a4      	asrs	r4, r4, #2
 8008c80:	2500      	movs	r5, #0
 8008c82:	42a5      	cmp	r5, r4
 8008c84:	d105      	bne.n	8008c92 <__libc_init_array+0x2e>
 8008c86:	bd70      	pop	{r4, r5, r6, pc}
 8008c88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c8c:	4798      	blx	r3
 8008c8e:	3501      	adds	r5, #1
 8008c90:	e7ee      	b.n	8008c70 <__libc_init_array+0xc>
 8008c92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c96:	4798      	blx	r3
 8008c98:	3501      	adds	r5, #1
 8008c9a:	e7f2      	b.n	8008c82 <__libc_init_array+0x1e>
 8008c9c:	08008d14 	.word	0x08008d14
 8008ca0:	08008d14 	.word	0x08008d14
 8008ca4:	08008d14 	.word	0x08008d14
 8008ca8:	08008d18 	.word	0x08008d18

08008cac <memset>:
 8008cac:	4402      	add	r2, r0
 8008cae:	4603      	mov	r3, r0
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d100      	bne.n	8008cb6 <memset+0xa>
 8008cb4:	4770      	bx	lr
 8008cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8008cba:	e7f9      	b.n	8008cb0 <memset+0x4>

08008cbc <_init>:
 8008cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cbe:	bf00      	nop
 8008cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cc2:	bc08      	pop	{r3}
 8008cc4:	469e      	mov	lr, r3
 8008cc6:	4770      	bx	lr

08008cc8 <_fini>:
 8008cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cca:	bf00      	nop
 8008ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cce:	bc08      	pop	{r3}
 8008cd0:	469e      	mov	lr, r3
 8008cd2:	4770      	bx	lr
