// Seed: 2402870740
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_7 = 32'd36
) (
    output tri   id_0 [-1 : id_2  ?  (  id_7  ) : id_7  <  -1],
    output uwire id_1,
    input  tri1  _id_2,
    output tri   id_3,
    input  wor   id_4,
    output tri   id_5,
    input  wor   id_6,
    output tri0  _id_7,
    input  tri   id_8,
    output tri1  id_9
);
  logic id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_7 = 32'd84
) (
    output logic id_0[id_7 : -1],
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 _id_7,
    input supply0 id_8
);
  always id_0 <= #1 id_8 && 1'b0 + id_1;
  assign id_4 = 1 + id_8;
  module_0 modCall_1 ();
endmodule
