Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 30 14:26:14 2023
| Host         : Swing running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_CPU_System_wrapper_control_sets_placed.rpt
| Design       : design_CPU_System_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   191 |
|    Minimum number of control sets                        |   191 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   513 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   191 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    78 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             867 |          262 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |             882 |          339 |
| Yes          | No                    | No                     |             587 |          158 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1402 |          473 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
| ~design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Q[0]                                                                                                                                                                                                          | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  sys_clock_IBUF_BUFG                                                |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                         | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                4 |              4 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                             | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/LOGIC_GENERATION_CDC.spiXfer_done_d3_reg                                            |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                             | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |         1.33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                                |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                                                                       | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                                                         | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Wr_Executing.len[4]_i_1_n_0                                                                                                                                                                                   | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                     | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                |                1 |              6 |         6.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_CPU_System_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                               | design_CPU_System_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/FSM_onehot_Has_FIFO.lmb_state[6]_i_1_n_0                                                                                                                                                                      | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.rd_wr_excl0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG                                                |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |              8 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                   | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                                                                                                  | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_E2.BSCANE2_I                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                6 |             10 |         1.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             16 |         2.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             16 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                      | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |             16 |         5.33 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                6 |             16 |         2.67 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |             16 |         5.33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                7 |             16 |         2.29 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                   | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             18 |         3.00 |
|  sys_clock_IBUF_BUFG                                                |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |             18 |         3.60 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                5 |             19 |         3.80 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |             21 |         7.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                4 |             21 |         5.25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                9 |             23 |         2.56 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_6                                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |               10 |             23 |         2.30 |
|  sys_clock_IBUF_BUFG                                                | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               11 |             31 |         2.82 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                                   | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                                                                           | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                             | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |               15 |             33 |         2.20 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               12 |             35 |         2.92 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                             | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |               12 |             35 |         2.92 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |               12 |             37 |         3.08 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                                                      | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                                                               |               13 |             39 |         3.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |               15 |             42 |         2.80 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1                                                                                                                                                                                 |               20 |             48 |         2.40 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               14 |             50 |         3.57 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               22 |             70 |         3.18 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             75 |         6.82 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |               28 |             85 |         3.04 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               29 |             87 |         3.00 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               35 |             88 |         2.51 |
|  sys_clock_IBUF_BUFG                                                |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               29 |             93 |         3.21 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               69 |            157 |         2.28 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               95 |            225 |         2.37 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |              202 |            701 |         3.47 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


