{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771859438289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771859438289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:10:38 2026 " "Processing started: Mon Feb 23 16:10:38 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771859438289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859438289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859438289 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1771859439085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clock-SYN " "Found design unit 1: pll_clock-SYN" {  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443808 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1000_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max1000_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX1000_Replica1-rtl " "Found design unit 1: MAX1000_Replica1-rtl" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443824 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_Replica1 " "Found entity 1: MAX1000_Replica1" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frac_clk_div-rtl " "Found design unit 1: frac_clk_div-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443853 ""} { "Info" "ISGN_ENTITY_NAME" "1 frac_clk_div " "Found entity 1: frac_clk_div" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443865 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443879 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_gen-Behavioral " "Found design unit 1: cpu_clock_gen-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443892 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_gen " "Found entity 1: cpu_clock_gen" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443905 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_T65-T65_impl " "Found design unit 1: CPU_T65-T65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443919 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_T65 " "Found entity 1: CPU_T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MX65-MX65_impl " "Found design unit 1: CPU_MX65-MX65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443932 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MX65 " "Found entity 1: CPU_MX65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443944 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443972 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mx65-rtl " "Found design unit 1: mx65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443987 ""} { "Info" "ISGN_ENTITY_NAME" "1 mx65 " "Found entity 1: mx65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859443987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859443987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444016 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444031 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444046 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444067 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444093 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444107 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444128 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444144 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444159 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444178 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTBASIC-rtl " "Found design unit 1: INTBASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444197 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTBASIC " "Found entity 1: INTBASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444212 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444226 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444241 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444256 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444268 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444282 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444295 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/fractional_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/fractional_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractional_clock_divider-rtl " "Found design unit 1: fractional_clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444307 ""} { "Info" "ISGN_ENTITY_NAME" "1 fractional_clock_divider " "Found entity 1: fractional_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444321 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444338 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444353 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444367 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/debug_clock_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/debug_clock_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_clock_button-Behavioral " "Found design unit 1: debug_clock_button-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444379 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_clock_button " "Found entity 1: debug_clock_button" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/simple_clock_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/simple_clock_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_clock_switch-Behavioral " "Found design unit 1: simple_clock_switch-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444392 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_clock_switch " "Found entity 1: simple_clock_switch" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859444392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859444392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000_Replica1 " "Elaborating entity \"MAX1000_Replica1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771859445202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_SDI MAX1000_Replica1.vhd(28) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(28): used implicit default value for signal \"SEN_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445203 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_SPC MAX1000_Replica1.vhd(30) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(30): used implicit default value for signal \"SEN_SPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445203 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_CS MAX1000_Replica1.vhd(31) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(31): used implicit default value for signal \"SEN_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445203 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_S MAX1000_Replica1.vhd(40) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(40): used implicit default value for signal \"F_S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445203 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_CLK MAX1000_Replica1.vhd(41) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(41): used implicit default value for signal \"F_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445203 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_DI MAX1000_Replica1.vhd(42) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(42): used implicit default value for signal \"F_DI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445204 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tram_data MAX1000_Replica1.vhd(255) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(255): used implicit default value for signal \"tram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445204 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tram_cs_n MAX1000_Replica1.vhd(266) " "Verilog HDL or VHDL warning at MAX1000_Replica1.vhd(266): object \"tram_cs_n\" assigned a value but never read" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771859445204 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A\[13\] MAX1000_Replica1.vhd(53) " "Using initial value X (don't care) for net \"A\[13\]\" at MAX1000_Replica1.vhd(53)" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445205 "|MAX1000_Replica1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock pll_clock:mclk " "Elaborating entity \"pll_clock\" for hierarchy \"pll_clock:mclk\"" {  } { { "MAX1000_Replica1.vhd" "mclk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clock:mclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clock:mclk\|altpll:altpll_component\"" {  } { { "pll_clock.vhd" "altpll_component" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clock:mclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clock:mclk\|altpll:altpll_component\"" {  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clock:mclk\|altpll:altpll_component " "Instantiated megafunction \"pll_clock:mclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859445321 ""}  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771859445321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/pll_clock_altpll.v 1 1 " "Using design file db/pll_clock_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_altpll " "Found entity 1: pll_clock_altpll" {  } { { "pll_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/db/pll_clock_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859445374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1771859445374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_altpll pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated " "Elaborating entity \"pll_clock_altpll\" for hierarchy \"pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_clk_div frac_clk_div:cclk " "Elaborating entity \"frac_clk_div\" for hierarchy \"frac_clk_div:cclk\"" {  } { { "MAX1000_Replica1.vhd" "cclk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Replica1_CORE Replica1_CORE:ap1 " "Elaborating entity \"Replica1_CORE\" for hierarchy \"Replica1_CORE:ap1\"" {  } { { "MAX1000_Replica1.vhd" "ap1" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tape_out Replica1_CORE.vhd(36) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(36): used implicit default value for signal \"tape_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445414 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mspi_data Replica1_CORE.vhd(360) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(360): used implicit default value for signal \"mspi_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 360 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aci_data Replica1_CORE.vhd(361) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(361): used implicit default value for signal \"aci_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 361 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer_data Replica1_CORE.vhd(362) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(362): used implicit default value for signal \"timer_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 362 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nmi_n Replica1_CORE.vhd(366) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(366): used explicit default value for signal \"nmi_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 366 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "irq_n Replica1_CORE.vhd(367) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(367): used explicit default value for signal \"irq_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 367 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "so_n Replica1_CORE.vhd(368) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(368): used explicit default value for signal \"so_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 368 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync Replica1_CORE.vhd(378) " "Verilog HDL or VHDL warning at Replica1_CORE.vhd(378): object \"sync\" assigned a value but never read" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771859445415 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_cs Replica1_CORE.vhd(32) " "Using initial value X (don't care) for net \"spi_cs\" at Replica1_CORE.vhd(32)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445416 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_sck Replica1_CORE.vhd(33) " "Using initial value X (don't care) for net \"spi_sck\" at Replica1_CORE.vhd(33)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445416 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_mosi Replica1_CORE.vhd(34) " "Using initial value X (don't care) for net \"spi_mosi\" at Replica1_CORE.vhd(34)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445416 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MX65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu " "Elaborating entity \"CPU_MX65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "\\gen_cpu0:c2:cpu" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_clock_gen Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk " "Elaborating entity \"cpu_clock_gen\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "clk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst " "Elaborating entity \"mx65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "mx65_inst" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WOZMON65 Replica1_CORE:ap1\|WOZMON65:\\woz65:rom " "Elaborating entity \"WOZMON65\" for hierarchy \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "\\woz65:rom" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pia_uart Replica1_CORE:ap1\|pia_uart:pia " "Elaborating entity \"pia_uart\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "pia" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send " "Elaborating entity \"uart_send\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "send" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv " "Elaborating entity \"uart_receive\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "recv" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_sdram_bridge sram_sdram_bridge:bridge " "Elaborating entity \"sram_sdram_bridge\" for hierarchy \"sram_sdram_bridge:bridge\"" {  } { { "MAX1000_Replica1.vhd" "bridge" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram\"" {  } { { "MAX1000_Replica1.vhd" "sdram" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859445675 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refresh_postponed_next sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"refresh_postponed_next\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_bank_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_bank_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_row_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_row_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_col_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_col_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_en_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"byte_en_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_n_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"wr_n_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "din_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"din_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445678 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refresh_active sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"refresh_active\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771859445679 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_active sdram_controller.vhd(417) " "Inferred latch for \"refresh_active\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445680 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445680 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445680 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445680 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445680 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[8\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[8\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[9\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[9\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[10\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[10\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[11\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[11\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[12\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[12\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[13\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[13\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[14\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[14\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[15\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[15\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n_latched sdram_controller.vhd(417) " "Inferred latch for \"wr_n_latched\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"byte_en_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445681 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"byte_en_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[8\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[8\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445682 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[8\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[8\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[9\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[9\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[10\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[10\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[11\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[11\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[12\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[12\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_bank_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_bank_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445683 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_postponed_next sdram_controller.vhd(417) " "Inferred latch for \"refresh_postponed_next\" at sdram_controller.vhd(417)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859445684 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "frac_clk_div:sclk\|clk_out " "Found clock multiplexer frac_clk_div:sclk\|clk_out" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1771859445863 "|MAX1000_Replica1|frac_clk_div:sclk|clk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "frac_clk_div:cclk\|clk_out " "Found clock multiplexer frac_clk_div:cclk\|clk_out" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1771859445863 "|MAX1000_Replica1|frac_clk_div:cclk|clk_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1771859445863 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom " "RAM logic \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" "rom" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1771859445988 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771859445988 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BDBUS\[0\] " "Inserted always-enabled tri-state buffer between \"BDBUS\[0\]\" and its non-tri-state driver." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1771859446615 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1771859446615 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[3\] " "bidirectional pin \"PIO\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[5\] " "bidirectional pin \"PIO\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[1\] " "bidirectional pin \"BDBUS\[1\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[6\] " "bidirectional pin \"PIO\[6\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[7\] " "bidirectional pin \"PIO\[7\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[2\] " "bidirectional pin \"BDBUS\[2\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[3\] " "bidirectional pin \"BDBUS\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[4\] " "bidirectional pin \"BDBUS\[4\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[5\] " "bidirectional pin \"BDBUS\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[0\] " "bidirectional pin \"D\[0\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[1\] " "bidirectional pin \"D\[1\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[2\] " "bidirectional pin \"D\[2\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[3\] " "bidirectional pin \"D\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[4\] " "bidirectional pin \"D\[4\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[5\] " "bidirectional pin \"D\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[6\] " "bidirectional pin \"D\[6\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[7\] " "bidirectional pin \"D\[7\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[8\] " "bidirectional pin \"D\[8\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[9\] " "bidirectional pin \"D\[9\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[10\] " "bidirectional pin \"D\[10\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[11\] " "bidirectional pin \"D\[11\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[12\] " "bidirectional pin \"D\[12\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[13\] " "bidirectional pin \"D\[13\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[14\] " "bidirectional pin \"D\[14\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771859446615 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1771859446615 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[0\] GND pin " "The pin \"PIO\[0\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771859446616 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[1\] GND pin " "The pin \"PIO\[1\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771859446616 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[2\] GND pin " "The pin \"PIO\[2\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771859446616 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[4\] GND pin " "The pin \"PIO\[4\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771859446616 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1771859446616 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[8\] sdram_controller:sdram\|din_latched\[0\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[8\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[0\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[9\] sdram_controller:sdram\|din_latched\[1\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[9\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[1\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[10\] sdram_controller:sdram\|din_latched\[2\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[10\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[2\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[11\] sdram_controller:sdram\|din_latched\[3\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[11\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[3\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[12\] sdram_controller:sdram\|din_latched\[4\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[12\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[4\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[13\] sdram_controller:sdram\|din_latched\[5\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[13\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[5\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[14\] sdram_controller:sdram\|din_latched\[6\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[14\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[6\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[15\] sdram_controller:sdram\|din_latched\[7\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[15\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[7\]\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771859446617 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1771859446617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_controller:sdram\|refresh_active " "Latch sdram_controller:sdram\|refresh_active has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_controller:sdram\|seq_count\[2\] " "Ports D and ENA on the latch are fed by the same signal sdram_controller:sdram\|seq_count\[2\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1771859446618 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 197 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1771859446618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_controller:sdram\|refresh_postponed_next " "Latch sdram_controller:sdram\|refresh_postponed_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_controller:sdram\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal sdram_controller:sdram\|state\[0\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1771859446618 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1771859446618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 87 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 684 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 45 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 105 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1771859446619 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1771859446619 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BDBUS\[0\]~synth " "Node \"BDBUS\[0\]~synth\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859446932 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1771859446932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_SDI GND " "Pin \"SEN_SDI\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|SEN_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_SPC GND " "Pin \"SEN_SPC\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|SEN_SPC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_CS GND " "Pin \"SEN_CS\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|SEN_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_S GND " "Pin \"F_S\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|F_S"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_CLK GND " "Pin \"F_CLK\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|F_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_DI GND " "Pin \"F_DI\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|F_DI"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] GND " "Pin \"A\[12\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] GND " "Pin \"A\[13\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[0\] GND " "Pin \"BA\[0\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[1\] GND " "Pin \"BA\[1\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771859446932 "|MAX1000_Replica1|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1771859446932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771859446995 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] PIO\[5\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"PIO\[5\]\" cannot be tri-stated" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 23 -1 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1771859447064 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[0\] BDBUS\[1\] " "Output pin \"LED\[0\]\" driven by bidirectional pin \"BDBUS\[1\]\" cannot be tri-stated" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 23 -1 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1771859447064 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n High " "Register Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n will power up to High" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1771859447065 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1771859447065 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771859448468 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "frac_clk_div:sclk\|clk_out " "Logic cell \"frac_clk_div:sclk\|clk_out\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "clk_out" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448474 ""} { "Info" "ISCL_SCL_CELL_NAME" "frac_clk_div:cclk\|clk_out " "Logic cell \"frac_clk_div:cclk\|clk_out\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "clk_out" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448474 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1771859448474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771859448753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771859448753 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|USER_BTN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT1 " "No output dependent on input pin \"SEN_INT1\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|SEN_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT2 " "No output dependent on input pin \"SEN_INT2\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|SEN_INT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDO " "No output dependent on input pin \"SEN_SDO\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|SEN_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_DO " "No output dependent on input pin \"F_DO\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|F_DO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[0\] " "No output dependent on input pin \"AIN\[0\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[1\] " "No output dependent on input pin \"AIN\[1\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[2\] " "No output dependent on input pin \"AIN\[2\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[3\] " "No output dependent on input pin \"AIN\[3\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[4\] " "No output dependent on input pin \"AIN\[4\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[5\] " "No output dependent on input pin \"AIN\[5\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[6\] " "No output dependent on input pin \"AIN\[6\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771859448894 "|MAX1000_Replica1|AIN[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771859448894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1365 " "Implemented 1365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771859448894 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771859448894 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "45 " "Implemented 45 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1771859448894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1267 " "Implemented 1267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771859448894 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1771859448894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771859448894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771859448922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:10:48 2026 " "Processing ended: Mon Feb 23 16:10:48 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771859448922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771859448922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771859448922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859448922 ""}
