ARM GAS  /tmp/ccdINqYv.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_GPIO_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @file    stm32f1xx_hal_gpio.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief   GPIO HAL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + IO operation functions
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @attention
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * Copyright (c) 2016 STMicroelectronics.
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * All rights reserved.
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * in the root directory of this software component.
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @verbatim
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                     ##### GPIO Peripheral features #####
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   in several modes:
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Input mode
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Analog mode
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Output mode
ARM GAS  /tmp/ccdINqYv.s 			page 2


  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Alternate function mode
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) External interrupt/event lines
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   During and just after reset, the alternate functions and external interrupt
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines are not active and the I/O ports are configured in input floating mode.
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All GPIO pins have weak internal pull-up and pull-down resistors, which can be
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   activated or not.
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   In Output or Alternate mode, each IO can be configured on open-drain or push-pull
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   type and the IO speed can be selected depending on the VDD value.
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All ports have external interrupt/event capability. To use external interrupt
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines, the port must be configured in input mode. All available GPIO pins are
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   The external interrupt/event controller consists of up to 20 edge detectors in connectivity
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   line devices, or 19 edge detectors in other devices for generating event/interrupt requests.
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Each input line can be independently configured to select the type (event or interrupt) and
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   the corresponding trigger event (rising or falling or both). Each line can also masked
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   independently. A pending register maintains the status line of the interrupt requests
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                      ##### How to use this driver #####
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  [..]
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Enable the GPIO APB2 clock using the following function : __HAL_RCC_GPIOx_CLK_ENABLE().
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             structure.
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of Output or alternate function mode selection: the speed is
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             configured through "Speed" member from GPIO_InitTypeDef structure
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Analog mode is required when a pin is to be used as ADC channel
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             or DAC output.
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of external interrupt/event selection the "Mode" member from
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIO_InitTypeDef structure select the type (interrupt or event) and
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             the corresponding trigger event (rising or falling or both).
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_NVIC_EnableIRQ().
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To set/reset the level of a pin configured in output mode use
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) During and just after reset, the alternate functions are not
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        active and the GPIO pins are configured in input floating mode (except JTAG
ARM GAS  /tmp/ccdINqYv.s 			page 3


  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        pins).
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        priority over the GPIO function.
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        general purpose PD0 and PD1, respectively, when the HSE oscillator is off.
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        The HSE has priority over the GPIO function.
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @endverbatim
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Includes ------------------------------------------------------------------*/
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #include "stm32f1xx_hal.h"
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup STM32F1xx_HAL_Driver
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO GPIO
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief GPIO HAL module driver
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #ifdef HAL_GPIO_MODULE_ENABLED
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private typedef -----------------------------------------------------------*/
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private define ------------------------------------------------------------*/
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup GPIO_Private_Constants GPIO Private Constants
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE             0x00000003u
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define EXTI_MODE             0x10000000u
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_IT          0x00010000u
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_EVT         0x00020000u
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define RISING_EDGE           0x00100000u
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define FALLING_EDGE          0x00200000u
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_OUTPUT_TYPE      0x00000010u
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_NUMBER           16u
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Definitions for bit manipulation of CRL and CRH register */
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_MODE_INPUT         0x00000000u /*!< 00: Input mode (reset state)  */
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_ANALOG         0x00000000u /*!< 00: Analog mode  */
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_FLOATING 0x00000004u /*!< 01: Floating input (reset state)  */
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_PU_PD    0x00000008u /*!< 10: Input with pull-up / pull-down  */
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_PP   0x00000000u /*!< 00: General purpose output push-pull  */
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_OD   0x00000004u /*!< 01: General purpose output Open-drain  */
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_PP   0x00000008u /*!< 10: Alternate function output Push-pull  */
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_OD   0x0000000Cu /*!< 11: Alternate function output Open-drain  */
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccdINqYv.s 			page 4


 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private variables ---------------------------------------------------------*/
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private function prototypes -----------------------------------------------*/
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private functions ---------------------------------------------------------*/
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Exported functions --------------------------------------------------------*/
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions GPIO Exported Functions
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group1 Initialization and de-initialization functions
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief    Initialization and Configuration functions
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****               ##### Initialization and de-initialization functions #####
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This section provides functions allowing to initialize and de-initialize the GPIOs
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     to be ready for use.
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Initializes the GPIOx peripheral according to the specified parameters in the GPIO_Init
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the configuration information for the specified GPIO peripheral.
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
  27              		.loc 1 179 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 8BB0     		sub	sp, sp, #44
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  43 0008 3960     		str	r1, [r7]
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
  44              		.loc 1 180 12
  45 000a 0023     		movs	r3, #0
  46 000c 7B62     		str	r3, [r7, #36]
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t ioposition;
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t temp;
ARM GAS  /tmp/ccdINqYv.s 			page 5


 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t config = 0x00u;
  47              		.loc 1 184 12
  48 000e 0023     		movs	r3, #0
  49 0010 3B62     		str	r3, [r7, #32]
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement i
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while (((GPIO_Init->Pin) >> position) != 0x00u)
  50              		.loc 1 194 9
  51 0012 79E1     		b	.L2
  52              	.L40:
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the IO position */
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     ioposition = (0x01uL << position);
  53              		.loc 1 197 16
  54 0014 0122     		movs	r2, #1
  55 0016 7B6A     		ldr	r3, [r7, #36]
  56 0018 02FA03F3 		lsl	r3, r2, r3
  57 001c FB61     		str	r3, [r7, #28]
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the current IO position */
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  58              		.loc 1 200 37
  59 001e 3B68     		ldr	r3, [r7]
  60 0020 1B68     		ldr	r3, [r3]
  61              		.loc 1 200 15
  62 0022 FA69     		ldr	r2, [r7, #28]
  63 0024 1340     		ands	r3, r3, r2
  64 0026 BB61     		str	r3, [r7, #24]
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent == ioposition)
  65              		.loc 1 202 8
  66 0028 BA69     		ldr	r2, [r7, #24]
  67 002a FB69     		ldr	r3, [r7, #28]
  68 002c 9A42     		cmp	r2, r3
  69 002e 40F06881 		bne	.L3
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check the Alternate function parameters */
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] correspo
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       switch (GPIO_Init->Mode)
  70              		.loc 1 208 24
  71 0032 3B68     		ldr	r3, [r7]
  72 0034 5B68     		ldr	r3, [r3, #4]
  73              		.loc 1 208 7
  74 0036 964A     		ldr	r2, .L42
  75 0038 9342     		cmp	r3, r2
  76 003a 5ED0     		beq	.L4
  77 003c 944A     		ldr	r2, .L42
  78 003e 9342     		cmp	r3, r2
ARM GAS  /tmp/ccdINqYv.s 			page 6


  79 0040 75D8     		bhi	.L41
  80 0042 944A     		ldr	r2, .L42+4
  81 0044 9342     		cmp	r3, r2
  82 0046 58D0     		beq	.L4
  83 0048 924A     		ldr	r2, .L42+4
  84 004a 9342     		cmp	r3, r2
  85 004c 6FD8     		bhi	.L41
  86 004e 924A     		ldr	r2, .L42+8
  87 0050 9342     		cmp	r3, r2
  88 0052 52D0     		beq	.L4
  89 0054 904A     		ldr	r2, .L42+8
  90 0056 9342     		cmp	r3, r2
  91 0058 69D8     		bhi	.L41
  92 005a 904A     		ldr	r2, .L42+12
  93 005c 9342     		cmp	r3, r2
  94 005e 4CD0     		beq	.L4
  95 0060 8E4A     		ldr	r2, .L42+12
  96 0062 9342     		cmp	r3, r2
  97 0064 63D8     		bhi	.L41
  98 0066 8E4A     		ldr	r2, .L42+16
  99 0068 9342     		cmp	r3, r2
 100 006a 46D0     		beq	.L4
 101 006c 8C4A     		ldr	r2, .L42+16
 102 006e 9342     		cmp	r3, r2
 103 0070 5DD8     		bhi	.L41
 104 0072 122B     		cmp	r3, #18
 105 0074 2AD8     		bhi	.L6
 106 0076 122B     		cmp	r3, #18
 107 0078 59D8     		bhi	.L41
 108 007a 01A2     		adr	r2, .L8
 109 007c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 110              		.p2align 2
 111              	.L8:
 112 0080 FB000000 		.word	.L4+1
 113 0084 D5000000 		.word	.L12+1
 114 0088 E7000000 		.word	.L11+1
 115 008c 29010000 		.word	.L10+1
 116 0090 2F010000 		.word	.L41+1
 117 0094 2F010000 		.word	.L41+1
 118 0098 2F010000 		.word	.L41+1
 119 009c 2F010000 		.word	.L41+1
 120 00a0 2F010000 		.word	.L41+1
 121 00a4 2F010000 		.word	.L41+1
 122 00a8 2F010000 		.word	.L41+1
 123 00ac 2F010000 		.word	.L41+1
 124 00b0 2F010000 		.word	.L41+1
 125 00b4 2F010000 		.word	.L41+1
 126 00b8 2F010000 		.word	.L41+1
 127 00bc 2F010000 		.word	.L41+1
 128 00c0 2F010000 		.word	.L41+1
 129 00c4 DD000000 		.word	.L9+1
 130 00c8 F1000000 		.word	.L7+1
 131              		.p2align 1
 132              	.L6:
 133 00cc 754A     		ldr	r2, .L42+20
 134 00ce 9342     		cmp	r3, r2
 135 00d0 13D0     		beq	.L4
ARM GAS  /tmp/ccdINqYv.s 			page 7


 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT push-pull mode */
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_PP:
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT open-drain mode */
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_OD:
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_PP:
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_OD:
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT (also applicable to EVENT and IT mode) */
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_INPUT:
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING:
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_FALLING:
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING_FALLING:
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING:
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_FALLING:
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING_FALLING:
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO pull parameter */
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           if (GPIO_Init->Pull == GPIO_NOPULL)
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else if (GPIO_Init->Pull == GPIO_PULLUP)
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Set the corresponding ODR bit */
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BSRR = ioposition;
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else /* GPIO_PULLDOWN */
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Reset the corresponding ODR bit */
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BRR = ioposition;
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
ARM GAS  /tmp/ccdINqYv.s 			page 8


 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT analog mode */
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_ANALOG:
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Parameters are checked with assert_param */
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         default:
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 136              		.loc 1 275 11
 137 00d2 2CE0     		b	.L41
 138              	.L12:
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 139              		.loc 1 214 18
 140 00d4 3B68     		ldr	r3, [r7]
 141 00d6 DB68     		ldr	r3, [r3, #12]
 142 00d8 3B62     		str	r3, [r7, #32]
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 143              		.loc 1 215 11
 144 00da 29E0     		b	.L13
 145              	.L9:
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 146              		.loc 1 221 29
 147 00dc 3B68     		ldr	r3, [r7]
 148 00de DB68     		ldr	r3, [r3, #12]
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 149              		.loc 1 221 18
 150 00e0 0433     		adds	r3, r3, #4
 151 00e2 3B62     		str	r3, [r7, #32]
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 152              		.loc 1 222 11
 153 00e4 24E0     		b	.L13
 154              	.L11:
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 155              		.loc 1 228 29
 156 00e6 3B68     		ldr	r3, [r7]
 157 00e8 DB68     		ldr	r3, [r3, #12]
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 158              		.loc 1 228 18
 159 00ea 0833     		adds	r3, r3, #8
 160 00ec 3B62     		str	r3, [r7, #32]
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 161              		.loc 1 229 11
 162 00ee 1FE0     		b	.L13
 163              	.L7:
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 164              		.loc 1 235 29
 165 00f0 3B68     		ldr	r3, [r7]
 166 00f2 DB68     		ldr	r3, [r3, #12]
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 167              		.loc 1 235 18
 168 00f4 0C33     		adds	r3, r3, #12
 169 00f6 3B62     		str	r3, [r7, #32]
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 170              		.loc 1 236 11
 171 00f8 1AE0     		b	.L13
ARM GAS  /tmp/ccdINqYv.s 			page 9


 172              	.L4:
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 173              		.loc 1 248 24
 174 00fa 3B68     		ldr	r3, [r7]
 175 00fc 9B68     		ldr	r3, [r3, #8]
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 176              		.loc 1 248 14
 177 00fe 002B     		cmp	r3, #0
 178 0100 02D1     		bne	.L14
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 179              		.loc 1 250 20
 180 0102 0423     		movs	r3, #4
 181 0104 3B62     		str	r3, [r7, #32]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 182              		.loc 1 266 11
 183 0106 13E0     		b	.L13
 184              	.L14:
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 185              		.loc 1 252 29
 186 0108 3B68     		ldr	r3, [r7]
 187 010a 9B68     		ldr	r3, [r3, #8]
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 188              		.loc 1 252 19
 189 010c 012B     		cmp	r3, #1
 190 010e 05D1     		bne	.L16
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 191              		.loc 1 254 20
 192 0110 0823     		movs	r3, #8
 193 0112 3B62     		str	r3, [r7, #32]
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 194              		.loc 1 257 25
 195 0114 7B68     		ldr	r3, [r7, #4]
 196 0116 FA69     		ldr	r2, [r7, #28]
 197 0118 1A61     		str	r2, [r3, #16]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 198              		.loc 1 266 11
 199 011a 09E0     		b	.L13
 200              	.L16:
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 201              		.loc 1 261 20
 202 011c 0823     		movs	r3, #8
 203 011e 3B62     		str	r3, [r7, #32]
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 204              		.loc 1 264 24
 205 0120 7B68     		ldr	r3, [r7, #4]
 206 0122 FA69     		ldr	r2, [r7, #28]
 207 0124 5A61     		str	r2, [r3, #20]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 208              		.loc 1 266 11
 209 0126 03E0     		b	.L13
 210              	.L10:
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 211              		.loc 1 270 18
 212 0128 0023     		movs	r3, #0
 213 012a 3B62     		str	r3, [r7, #32]
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 214              		.loc 1 271 11
ARM GAS  /tmp/ccdINqYv.s 			page 10


 215 012c 00E0     		b	.L13
 216              	.L41:
 217              		.loc 1 275 11
 218 012e 00BF     		nop
 219              	.L13:
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register*/
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 220              		.loc 1 280 67
 221 0130 BB69     		ldr	r3, [r7, #24]
 222 0132 FF2B     		cmp	r3, #255
 223 0134 01D8     		bhi	.L17
 224              		.loc 1 280 67 is_stmt 0 discriminator 1
 225 0136 7B68     		ldr	r3, [r7, #4]
 226 0138 01E0     		b	.L18
 227              	.L17:
 228              		.loc 1 280 67 discriminator 2
 229 013a 7B68     		ldr	r3, [r7, #4]
 230 013c 0433     		adds	r3, r3, #4
 231              	.L18:
 232              		.loc 1 280 22 is_stmt 1 discriminator 4
 233 013e 7B61     		str	r3, [r7, #20]
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 234              		.loc 1 281 68 discriminator 4
 235 0140 BB69     		ldr	r3, [r7, #24]
 236 0142 FF2B     		cmp	r3, #255
 237 0144 02D8     		bhi	.L19
 238              		.loc 1 281 68 is_stmt 0 discriminator 1
 239 0146 7B6A     		ldr	r3, [r7, #36]
 240 0148 9B00     		lsls	r3, r3, #2
 241 014a 02E0     		b	.L20
 242              	.L19:
 243              		.loc 1 281 81 is_stmt 1 discriminator 2
 244 014c 7B6A     		ldr	r3, [r7, #36]
 245 014e 083B     		subs	r3, r3, #8
 246              		.loc 1 281 68 discriminator 2
 247 0150 9B00     		lsls	r3, r3, #2
 248              	.L20:
 249              		.loc 1 281 22 discriminator 4
 250 0152 3B61     		str	r3, [r7, #16]
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Apply the new configuration of the pin to the register */
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config <
 251              		.loc 1 284 7 discriminator 4
 252 0154 7B69     		ldr	r3, [r7, #20]
 253 0156 1A68     		ldr	r2, [r3]
 254 0158 0F21     		movs	r1, #15
 255 015a 3B69     		ldr	r3, [r7, #16]
 256 015c 01FA03F3 		lsl	r3, r1, r3
 257 0160 DB43     		mvns	r3, r3
 258 0162 1A40     		ands	r2, r2, r3
 259 0164 396A     		ldr	r1, [r7, #32]
 260 0166 3B69     		ldr	r3, [r7, #16]
 261 0168 01FA03F3 		lsl	r3, r1, r3
 262 016c 1A43     		orrs	r2, r2, r3
ARM GAS  /tmp/ccdINqYv.s 			page 11


 263 016e 7B69     		ldr	r3, [r7, #20]
 264 0170 1A60     		str	r2, [r3]
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Configure the External Interrupt or event for the current IO */
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 265              		.loc 1 288 21 discriminator 4
 266 0172 3B68     		ldr	r3, [r7]
 267 0174 5B68     		ldr	r3, [r3, #4]
 268              		.loc 1 288 28 discriminator 4
 269 0176 03F08053 		and	r3, r3, #268435456
 270              		.loc 1 288 10 discriminator 4
 271 017a 002B     		cmp	r3, #0
 272 017c 00F0C180 		beq	.L3
 273              	.LBB2:
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable AFIO Clock */
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         __HAL_RCC_AFIO_CLK_ENABLE();
 274              		.loc 1 291 9
 275 0180 494B     		ldr	r3, .L42+24
 276 0182 9B69     		ldr	r3, [r3, #24]
 277 0184 484A     		ldr	r2, .L42+24
 278 0186 43F00103 		orr	r3, r3, #1
 279 018a 9361     		str	r3, [r2, #24]
 280 018c 464B     		ldr	r3, .L42+24
 281 018e 9B69     		ldr	r3, [r3, #24]
 282 0190 03F00103 		and	r3, r3, #1
 283 0194 BB60     		str	r3, [r7, #8]
 284 0196 BB68     		ldr	r3, [r7, #8]
 285              	.LBE2:
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         temp = AFIO->EXTICR[position >> 2u];
 286              		.loc 1 292 20
 287 0198 444A     		ldr	r2, .L42+28
 288              		.loc 1 292 38
 289 019a 7B6A     		ldr	r3, [r7, #36]
 290 019c 9B08     		lsrs	r3, r3, #2
 291              		.loc 1 292 14
 292 019e 0233     		adds	r3, r3, #2
 293 01a0 52F82330 		ldr	r3, [r2, r3, lsl #2]
 294 01a4 FB60     		str	r3, [r7, #12]
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 295              		.loc 1 293 9
 296 01a6 7B6A     		ldr	r3, [r7, #36]
 297 01a8 03F00303 		and	r3, r3, #3
 298 01ac 9B00     		lsls	r3, r3, #2
 299 01ae 0F22     		movs	r2, #15
 300 01b0 02FA03F3 		lsl	r3, r2, r3
 301 01b4 DB43     		mvns	r3, r3
 302 01b6 FA68     		ldr	r2, [r7, #12]
 303 01b8 1340     		ands	r3, r3, r2
 304 01ba FB60     		str	r3, [r7, #12]
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 305              		.loc 1 294 9
 306 01bc 7B68     		ldr	r3, [r7, #4]
 307 01be 3C4A     		ldr	r2, .L42+32
 308 01c0 9342     		cmp	r3, r2
 309 01c2 1FD0     		beq	.L21
ARM GAS  /tmp/ccdINqYv.s 			page 12


 310              		.loc 1 294 9 is_stmt 0 discriminator 1
 311 01c4 7B68     		ldr	r3, [r7, #4]
 312 01c6 3B4A     		ldr	r2, .L42+36
 313 01c8 9342     		cmp	r3, r2
 314 01ca 19D0     		beq	.L22
 315              		.loc 1 294 9 discriminator 3
 316 01cc 7B68     		ldr	r3, [r7, #4]
 317 01ce 3A4A     		ldr	r2, .L42+40
 318 01d0 9342     		cmp	r3, r2
 319 01d2 13D0     		beq	.L23
 320              		.loc 1 294 9 discriminator 5
 321 01d4 7B68     		ldr	r3, [r7, #4]
 322 01d6 394A     		ldr	r2, .L42+44
 323 01d8 9342     		cmp	r3, r2
 324 01da 0DD0     		beq	.L24
 325              		.loc 1 294 9 discriminator 7
 326 01dc 7B68     		ldr	r3, [r7, #4]
 327 01de 384A     		ldr	r2, .L42+48
 328 01e0 9342     		cmp	r3, r2
 329 01e2 07D0     		beq	.L25
 330              		.loc 1 294 9 discriminator 9
 331 01e4 7B68     		ldr	r3, [r7, #4]
 332 01e6 374A     		ldr	r2, .L42+52
 333 01e8 9342     		cmp	r3, r2
 334 01ea 01D1     		bne	.L26
 335              		.loc 1 294 9 discriminator 11
 336 01ec 0523     		movs	r3, #5
 337 01ee 0AE0     		b	.L32
 338              	.L26:
 339              		.loc 1 294 9 discriminator 12
 340 01f0 0623     		movs	r3, #6
 341 01f2 08E0     		b	.L32
 342              	.L25:
 343              		.loc 1 294 9 discriminator 10
 344 01f4 0423     		movs	r3, #4
 345 01f6 06E0     		b	.L32
 346              	.L24:
 347              		.loc 1 294 9 discriminator 8
 348 01f8 0323     		movs	r3, #3
 349 01fa 04E0     		b	.L32
 350              	.L23:
 351              		.loc 1 294 9 discriminator 6
 352 01fc 0223     		movs	r3, #2
 353 01fe 02E0     		b	.L32
 354              	.L22:
 355              		.loc 1 294 9 discriminator 4
 356 0200 0123     		movs	r3, #1
 357 0202 00E0     		b	.L32
 358              	.L21:
 359              		.loc 1 294 9 discriminator 2
 360 0204 0023     		movs	r3, #0
 361              	.L32:
 362              		.loc 1 294 9 discriminator 24
 363 0206 7A6A     		ldr	r2, [r7, #36]
 364 0208 02F00302 		and	r2, r2, #3
 365 020c 9200     		lsls	r2, r2, #2
 366 020e 9340     		lsls	r3, r3, r2
ARM GAS  /tmp/ccdINqYv.s 			page 13


 367 0210 FA68     		ldr	r2, [r7, #12]
 368 0212 1343     		orrs	r3, r3, r2
 369 0214 FB60     		str	r3, [r7, #12]
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         AFIO->EXTICR[position >> 2u] = temp;
 370              		.loc 1 295 13 is_stmt 1 discriminator 24
 371 0216 2549     		ldr	r1, .L42+28
 372              		.loc 1 295 31 discriminator 24
 373 0218 7B6A     		ldr	r3, [r7, #36]
 374 021a 9B08     		lsrs	r3, r3, #2
 375              		.loc 1 295 38 discriminator 24
 376 021c 0233     		adds	r3, r3, #2
 377 021e FA68     		ldr	r2, [r7, #12]
 378 0220 41F82320 		str	r2, [r1, r3, lsl #2]
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the rising trigger */
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 379              		.loc 1 299 23 discriminator 24
 380 0224 3B68     		ldr	r3, [r7]
 381 0226 5B68     		ldr	r3, [r3, #4]
 382              		.loc 1 299 30 discriminator 24
 383 0228 03F48013 		and	r3, r3, #1048576
 384              		.loc 1 299 12 discriminator 24
 385 022c 002B     		cmp	r3, #0
 386 022e 06D0     		beq	.L33
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->RTSR, iocurrent);
 387              		.loc 1 301 11
 388 0230 254B     		ldr	r3, .L42+56
 389 0232 9A68     		ldr	r2, [r3, #8]
 390 0234 2449     		ldr	r1, .L42+56
 391 0236 BB69     		ldr	r3, [r7, #24]
 392 0238 1343     		orrs	r3, r3, r2
 393 023a 8B60     		str	r3, [r1, #8]
 394 023c 06E0     		b	.L34
 395              	.L33:
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->RTSR, iocurrent);
 396              		.loc 1 305 11
 397 023e 224B     		ldr	r3, .L42+56
 398 0240 9A68     		ldr	r2, [r3, #8]
 399 0242 BB69     		ldr	r3, [r7, #24]
 400 0244 DB43     		mvns	r3, r3
 401 0246 2049     		ldr	r1, .L42+56
 402 0248 1340     		ands	r3, r3, r2
 403 024a 8B60     		str	r3, [r1, #8]
 404              	.L34:
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the falling trigger */
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 405              		.loc 1 309 23
 406 024c 3B68     		ldr	r3, [r7]
 407 024e 5B68     		ldr	r3, [r3, #4]
 408              		.loc 1 309 30
ARM GAS  /tmp/ccdINqYv.s 			page 14


 409 0250 03F40013 		and	r3, r3, #2097152
 410              		.loc 1 309 12
 411 0254 002B     		cmp	r3, #0
 412 0256 06D0     		beq	.L35
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->FTSR, iocurrent);
 413              		.loc 1 311 11
 414 0258 1B4B     		ldr	r3, .L42+56
 415 025a DA68     		ldr	r2, [r3, #12]
 416 025c 1A49     		ldr	r1, .L42+56
 417 025e BB69     		ldr	r3, [r7, #24]
 418 0260 1343     		orrs	r3, r3, r2
 419 0262 CB60     		str	r3, [r1, #12]
 420 0264 06E0     		b	.L36
 421              	.L35:
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->FTSR, iocurrent);
 422              		.loc 1 315 11
 423 0266 184B     		ldr	r3, .L42+56
 424 0268 DA68     		ldr	r2, [r3, #12]
 425 026a BB69     		ldr	r3, [r7, #24]
 426 026c DB43     		mvns	r3, r3
 427 026e 1649     		ldr	r1, .L42+56
 428 0270 1340     		ands	r3, r3, r2
 429 0272 CB60     		str	r3, [r1, #12]
 430              	.L36:
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the event mask */
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 431              		.loc 1 319 23
 432 0274 3B68     		ldr	r3, [r7]
 433 0276 5B68     		ldr	r3, [r3, #4]
 434              		.loc 1 319 30
 435 0278 03F40033 		and	r3, r3, #131072
 436              		.loc 1 319 12
 437 027c 002B     		cmp	r3, #0
 438 027e 25D0     		beq	.L37
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->EMR, iocurrent);
 439              		.loc 1 321 11
 440 0280 114B     		ldr	r3, .L42+56
 441 0282 5A68     		ldr	r2, [r3, #4]
 442 0284 1049     		ldr	r1, .L42+56
 443 0286 BB69     		ldr	r3, [r7, #24]
 444 0288 1343     		orrs	r3, r3, r2
 445 028a 4B60     		str	r3, [r1, #4]
 446 028c 25E0     		b	.L38
 447              	.L43:
 448 028e 00BF     		.align	2
 449              	.L42:
 450 0290 00003210 		.word	271712256
 451 0294 00003110 		.word	271646720
 452 0298 00002210 		.word	270663680
 453 029c 00002110 		.word	270598144
ARM GAS  /tmp/ccdINqYv.s 			page 15


 454 02a0 00001210 		.word	269615104
 455 02a4 00001110 		.word	269549568
 456 02a8 00100240 		.word	1073876992
 457 02ac 00000140 		.word	1073807360
 458 02b0 00080140 		.word	1073809408
 459 02b4 000C0140 		.word	1073810432
 460 02b8 00100140 		.word	1073811456
 461 02bc 00140140 		.word	1073812480
 462 02c0 00180140 		.word	1073813504
 463 02c4 001C0140 		.word	1073814528
 464 02c8 00040140 		.word	1073808384
 465              	.L37:
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->EMR, iocurrent);
 466              		.loc 1 325 11
 467 02cc 154B     		ldr	r3, .L44
 468 02ce 5A68     		ldr	r2, [r3, #4]
 469 02d0 BB69     		ldr	r3, [r7, #24]
 470 02d2 DB43     		mvns	r3, r3
 471 02d4 1349     		ldr	r1, .L44
 472 02d6 1340     		ands	r3, r3, r2
 473 02d8 4B60     		str	r3, [r1, #4]
 474              	.L38:
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the interrupt mask */
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 475              		.loc 1 329 23
 476 02da 3B68     		ldr	r3, [r7]
 477 02dc 5B68     		ldr	r3, [r3, #4]
 478              		.loc 1 329 30
 479 02de 03F48033 		and	r3, r3, #65536
 480              		.loc 1 329 12
 481 02e2 002B     		cmp	r3, #0
 482 02e4 06D0     		beq	.L39
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->IMR, iocurrent);
 483              		.loc 1 331 11
 484 02e6 0F4B     		ldr	r3, .L44
 485 02e8 1A68     		ldr	r2, [r3]
 486 02ea 0E49     		ldr	r1, .L44
 487 02ec BB69     		ldr	r3, [r7, #24]
 488 02ee 1343     		orrs	r3, r3, r2
 489 02f0 0B60     		str	r3, [r1]
 490 02f2 06E0     		b	.L3
 491              	.L39:
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->IMR, iocurrent);
 492              		.loc 1 335 11
 493 02f4 0B4B     		ldr	r3, .L44
 494 02f6 1A68     		ldr	r2, [r3]
 495 02f8 BB69     		ldr	r3, [r7, #24]
 496 02fa DB43     		mvns	r3, r3
ARM GAS  /tmp/ccdINqYv.s 			page 16


 497 02fc 0949     		ldr	r1, .L44
 498 02fe 1340     		ands	r3, r3, r2
 499 0300 0B60     		str	r3, [r1]
 500              	.L3:
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 	position++;
 501              		.loc 1 340 10
 502 0302 7B6A     		ldr	r3, [r7, #36]
 503 0304 0133     		adds	r3, r3, #1
 504 0306 7B62     		str	r3, [r7, #36]
 505              	.L2:
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 506              		.loc 1 194 21
 507 0308 3B68     		ldr	r3, [r7]
 508 030a 1A68     		ldr	r2, [r3]
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 509              		.loc 1 194 28
 510 030c 7B6A     		ldr	r3, [r7, #36]
 511 030e 22FA03F3 		lsr	r3, r2, r3
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 512              		.loc 1 194 9
 513 0312 002B     		cmp	r3, #0
 514 0314 7FF47EAE 		bne	.L40
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 515              		.loc 1 342 1
 516 0318 00BF     		nop
 517 031a 00BF     		nop
 518 031c 2C37     		adds	r7, r7, #44
 519              	.LCFI3:
 520              		.cfi_def_cfa_offset 4
 521 031e BD46     		mov	sp, r7
 522              	.LCFI4:
 523              		.cfi_def_cfa_register 13
 524              		@ sp needed
 525 0320 80BC     		pop	{r7}
 526              	.LCFI5:
 527              		.cfi_restore 7
 528              		.cfi_def_cfa_offset 0
 529 0322 7047     		bx	lr
 530              	.L45:
 531              		.align	2
 532              	.L44:
 533 0324 00040140 		.word	1073808384
 534              		.cfi_endproc
 535              	.LFE65:
 537              		.section	.text.HAL_GPIO_DeInit,"ax",%progbits
 538              		.align	1
 539              		.global	HAL_GPIO_DeInit
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	HAL_GPIO_DeInit:
 545              	.LFB66:
ARM GAS  /tmp/ccdINqYv.s 			page 17


 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  De-initializes the GPIOx peripheral registers to their default reset values.
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 546              		.loc 1 352 1
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 32
 549              		@ frame_needed = 1, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 551 0000 80B4     		push	{r7}
 552              	.LCFI6:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 7, -4
 555 0002 89B0     		sub	sp, sp, #36
 556              	.LCFI7:
 557              		.cfi_def_cfa_offset 40
 558 0004 00AF     		add	r7, sp, #0
 559              	.LCFI8:
 560              		.cfi_def_cfa_register 7
 561 0006 7860     		str	r0, [r7, #4]
 562 0008 3960     		str	r1, [r7]
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
 563              		.loc 1 353 12
 564 000a 0023     		movs	r3, #0
 565 000c FB61     		str	r3, [r7, #28]
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t tmp;
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0u)
 566              		.loc 1 364 9
 567 000e A6E0     		b	.L47
 568              	.L66:
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get current io position */
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (GPIO_Pin) & (1uL << position);
 569              		.loc 1 367 35
 570 0010 0122     		movs	r2, #1
 571 0012 FB69     		ldr	r3, [r7, #28]
 572 0014 02FA03F3 		lsl	r3, r2, r3
 573              		.loc 1 367 15
 574 0018 3A68     		ldr	r2, [r7]
 575 001a 1340     		ands	r3, r3, r2
 576 001c BB61     		str	r3, [r7, #24]
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
ARM GAS  /tmp/ccdINqYv.s 			page 18


 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent)
 577              		.loc 1 369 8
 578 001e BB69     		ldr	r3, [r7, #24]
 579 0020 002B     		cmp	r3, #0
 580 0022 00F09980 		beq	.L48
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- EXTI Mode Configuration --------------------*/
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Clear the External Interrupt or Event for the current IO */
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp = AFIO->EXTICR[position >> 2u];
 581              		.loc 1 374 17
 582 0026 544A     		ldr	r2, .L67
 583              		.loc 1 374 35
 584 0028 FB69     		ldr	r3, [r7, #28]
 585 002a 9B08     		lsrs	r3, r3, #2
 586              		.loc 1 374 11
 587 002c 0233     		adds	r3, r3, #2
 588 002e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 589 0032 7B61     		str	r3, [r7, #20]
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 590              		.loc 1 375 40
 591 0034 FB69     		ldr	r3, [r7, #28]
 592 0036 03F00303 		and	r3, r3, #3
 593              		.loc 1 375 28
 594 003a 9B00     		lsls	r3, r3, #2
 595              		.loc 1 375 21
 596 003c 0F22     		movs	r2, #15
 597 003e 02FA03F3 		lsl	r3, r2, r3
 598              		.loc 1 375 11
 599 0042 7A69     		ldr	r2, [r7, #20]
 600 0044 1340     		ands	r3, r3, r2
 601 0046 7B61     		str	r3, [r7, #20]
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 602              		.loc 1 376 19
 603 0048 7B68     		ldr	r3, [r7, #4]
 604 004a 4C4A     		ldr	r2, .L67+4
 605 004c 9342     		cmp	r3, r2
 606 004e 1FD0     		beq	.L49
 607              		.loc 1 376 19 is_stmt 0 discriminator 1
 608 0050 7B68     		ldr	r3, [r7, #4]
 609 0052 4B4A     		ldr	r2, .L67+8
 610 0054 9342     		cmp	r3, r2
 611 0056 19D0     		beq	.L50
 612              		.loc 1 376 19 discriminator 3
 613 0058 7B68     		ldr	r3, [r7, #4]
 614 005a 4A4A     		ldr	r2, .L67+12
 615 005c 9342     		cmp	r3, r2
 616 005e 13D0     		beq	.L51
 617              		.loc 1 376 19 discriminator 5
 618 0060 7B68     		ldr	r3, [r7, #4]
 619 0062 494A     		ldr	r2, .L67+16
 620 0064 9342     		cmp	r3, r2
 621 0066 0DD0     		beq	.L52
 622              		.loc 1 376 19 discriminator 7
 623 0068 7B68     		ldr	r3, [r7, #4]
 624 006a 484A     		ldr	r2, .L67+20
 625 006c 9342     		cmp	r3, r2
ARM GAS  /tmp/ccdINqYv.s 			page 19


 626 006e 07D0     		beq	.L53
 627              		.loc 1 376 19 discriminator 9
 628 0070 7B68     		ldr	r3, [r7, #4]
 629 0072 474A     		ldr	r2, .L67+24
 630 0074 9342     		cmp	r3, r2
 631 0076 01D1     		bne	.L54
 632              		.loc 1 376 19 discriminator 11
 633 0078 0523     		movs	r3, #5
 634 007a 0AE0     		b	.L60
 635              	.L54:
 636              		.loc 1 376 19 discriminator 12
 637 007c 0623     		movs	r3, #6
 638 007e 08E0     		b	.L60
 639              	.L53:
 640              		.loc 1 376 19 discriminator 10
 641 0080 0423     		movs	r3, #4
 642 0082 06E0     		b	.L60
 643              	.L52:
 644              		.loc 1 376 19 discriminator 8
 645 0084 0323     		movs	r3, #3
 646 0086 04E0     		b	.L60
 647              	.L51:
 648              		.loc 1 376 19 discriminator 6
 649 0088 0223     		movs	r3, #2
 650 008a 02E0     		b	.L60
 651              	.L50:
 652              		.loc 1 376 19 discriminator 4
 653 008c 0123     		movs	r3, #1
 654 008e 00E0     		b	.L60
 655              	.L49:
 656              		.loc 1 376 19 discriminator 2
 657 0090 0023     		movs	r3, #0
 658              	.L60:
 659              		.loc 1 376 60 is_stmt 1 discriminator 24
 660 0092 FA69     		ldr	r2, [r7, #28]
 661 0094 02F00302 		and	r2, r2, #3
 662              		.loc 1 376 48 discriminator 24
 663 0098 9200     		lsls	r2, r2, #2
 664              		.loc 1 376 41 discriminator 24
 665 009a 9340     		lsls	r3, r3, r2
 666              		.loc 1 376 10 discriminator 24
 667 009c 7A69     		ldr	r2, [r7, #20]
 668 009e 9A42     		cmp	r2, r3
 669 00a0 32D1     		bne	.L61
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 670              		.loc 1 379 9
 671 00a2 3C4B     		ldr	r3, .L67+28
 672 00a4 1A68     		ldr	r2, [r3]
 673 00a6 BB69     		ldr	r3, [r7, #24]
 674 00a8 DB43     		mvns	r3, r3
 675 00aa 3A49     		ldr	r1, .L67+28
 676 00ac 1340     		ands	r3, r3, r2
 677 00ae 0B60     		str	r3, [r1]
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 678              		.loc 1 380 9
ARM GAS  /tmp/ccdINqYv.s 			page 20


 679 00b0 384B     		ldr	r3, .L67+28
 680 00b2 5A68     		ldr	r2, [r3, #4]
 681 00b4 BB69     		ldr	r3, [r7, #24]
 682 00b6 DB43     		mvns	r3, r3
 683 00b8 3649     		ldr	r1, .L67+28
 684 00ba 1340     		ands	r3, r3, r2
 685 00bc 4B60     		str	r3, [r1, #4]
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 686              		.loc 1 383 9
 687 00be 354B     		ldr	r3, .L67+28
 688 00c0 DA68     		ldr	r2, [r3, #12]
 689 00c2 BB69     		ldr	r3, [r7, #24]
 690 00c4 DB43     		mvns	r3, r3
 691 00c6 3349     		ldr	r1, .L67+28
 692 00c8 1340     		ands	r3, r3, r2
 693 00ca CB60     		str	r3, [r1, #12]
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 694              		.loc 1 384 9
 695 00cc 314B     		ldr	r3, .L67+28
 696 00ce 9A68     		ldr	r2, [r3, #8]
 697 00d0 BB69     		ldr	r3, [r7, #24]
 698 00d2 DB43     		mvns	r3, r3
 699 00d4 2F49     		ldr	r1, .L67+28
 700 00d6 1340     		ands	r3, r3, r2
 701 00d8 8B60     		str	r3, [r1, #8]
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         tmp = 0x0FuL << (4u * (position & 0x03u));
 702              		.loc 1 386 41
 703 00da FB69     		ldr	r3, [r7, #28]
 704 00dc 03F00303 		and	r3, r3, #3
 705              		.loc 1 386 29
 706 00e0 9B00     		lsls	r3, r3, #2
 707              		.loc 1 386 13
 708 00e2 0F22     		movs	r2, #15
 709 00e4 02FA03F3 		lsl	r3, r2, r3
 710 00e8 7B61     		str	r3, [r7, #20]
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 711              		.loc 1 387 9
 712 00ea 234A     		ldr	r2, .L67
 713 00ec FB69     		ldr	r3, [r7, #28]
 714 00ee 9B08     		lsrs	r3, r3, #2
 715 00f0 0233     		adds	r3, r3, #2
 716 00f2 52F82310 		ldr	r1, [r2, r3, lsl #2]
 717 00f6 7B69     		ldr	r3, [r7, #20]
 718 00f8 DA43     		mvns	r2, r3
 719 00fa 1F48     		ldr	r0, .L67
 720 00fc FB69     		ldr	r3, [r7, #28]
 721 00fe 9B08     		lsrs	r3, r3, #2
 722 0100 0A40     		ands	r2, r2, r1
 723 0102 0233     		adds	r3, r3, #2
 724 0104 40F82320 		str	r2, [r0, r3, lsl #2]
 725              	.L61:
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- GPIO Mode Configuration --------------------*/
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
ARM GAS  /tmp/ccdINqYv.s 			page 21


 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register */
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 726              		.loc 1 392 67
 727 0108 BB69     		ldr	r3, [r7, #24]
 728 010a FF2B     		cmp	r3, #255
 729 010c 01D8     		bhi	.L62
 730              		.loc 1 392 67 is_stmt 0 discriminator 1
 731 010e 7B68     		ldr	r3, [r7, #4]
 732 0110 01E0     		b	.L63
 733              	.L62:
 734              		.loc 1 392 67 discriminator 2
 735 0112 7B68     		ldr	r3, [r7, #4]
 736 0114 0433     		adds	r3, r3, #4
 737              	.L63:
 738              		.loc 1 392 22 is_stmt 1 discriminator 4
 739 0116 3B61     		str	r3, [r7, #16]
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 740              		.loc 1 393 68 discriminator 4
 741 0118 BB69     		ldr	r3, [r7, #24]
 742 011a FF2B     		cmp	r3, #255
 743 011c 02D8     		bhi	.L64
 744              		.loc 1 393 68 is_stmt 0 discriminator 1
 745 011e FB69     		ldr	r3, [r7, #28]
 746 0120 9B00     		lsls	r3, r3, #2
 747 0122 02E0     		b	.L65
 748              	.L64:
 749              		.loc 1 393 81 is_stmt 1 discriminator 2
 750 0124 FB69     		ldr	r3, [r7, #28]
 751 0126 083B     		subs	r3, r3, #8
 752              		.loc 1 393 68 discriminator 2
 753 0128 9B00     		lsls	r3, r3, #2
 754              	.L65:
 755              		.loc 1 393 22 discriminator 4
 756 012a FB60     		str	r3, [r7, #12]
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* CRL/CRH default value is floating input(0x04) shifted to correct position */
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CN
 757              		.loc 1 396 7 discriminator 4
 758 012c 3B69     		ldr	r3, [r7, #16]
 759 012e 1A68     		ldr	r2, [r3]
 760 0130 0F21     		movs	r1, #15
 761 0132 FB68     		ldr	r3, [r7, #12]
 762 0134 01FA03F3 		lsl	r3, r1, r3
 763 0138 DB43     		mvns	r3, r3
 764 013a 1A40     		ands	r2, r2, r3
 765 013c 0421     		movs	r1, #4
 766 013e FB68     		ldr	r3, [r7, #12]
 767 0140 01FA03F3 		lsl	r3, r1, r3
 768 0144 1A43     		orrs	r2, r2, r3
 769 0146 3B69     		ldr	r3, [r7, #16]
 770 0148 1A60     		str	r2, [r3]
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* ODR default value is 0 */
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       CLEAR_BIT(GPIOx->ODR, iocurrent);
 771              		.loc 1 399 7 discriminator 4
 772 014a 7B68     		ldr	r3, [r7, #4]
 773 014c DA68     		ldr	r2, [r3, #12]
ARM GAS  /tmp/ccdINqYv.s 			page 22


 774 014e BB69     		ldr	r3, [r7, #24]
 775 0150 DB43     		mvns	r3, r3
 776 0152 1A40     		ands	r2, r2, r3
 777 0154 7B68     		ldr	r3, [r7, #4]
 778 0156 DA60     		str	r2, [r3, #12]
 779              	.L48:
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     position++;
 780              		.loc 1 402 13
 781 0158 FB69     		ldr	r3, [r7, #28]
 782 015a 0133     		adds	r3, r3, #1
 783 015c FB61     		str	r3, [r7, #28]
 784              	.L47:
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 785              		.loc 1 364 20
 786 015e 3A68     		ldr	r2, [r7]
 787 0160 FB69     		ldr	r3, [r7, #28]
 788 0162 22FA03F3 		lsr	r3, r2, r3
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 789              		.loc 1 364 9
 790 0166 002B     		cmp	r3, #0
 791 0168 7FF452AF 		bne	.L66
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 792              		.loc 1 404 1
 793 016c 00BF     		nop
 794 016e 00BF     		nop
 795 0170 2437     		adds	r7, r7, #36
 796              	.LCFI9:
 797              		.cfi_def_cfa_offset 4
 798 0172 BD46     		mov	sp, r7
 799              	.LCFI10:
 800              		.cfi_def_cfa_register 13
 801              		@ sp needed
 802 0174 80BC     		pop	{r7}
 803              	.LCFI11:
 804              		.cfi_restore 7
 805              		.cfi_def_cfa_offset 0
 806 0176 7047     		bx	lr
 807              	.L68:
 808              		.align	2
 809              	.L67:
 810 0178 00000140 		.word	1073807360
 811 017c 00080140 		.word	1073809408
 812 0180 000C0140 		.word	1073810432
 813 0184 00100140 		.word	1073811456
 814 0188 00140140 		.word	1073812480
 815 018c 00180140 		.word	1073813504
 816 0190 001C0140 		.word	1073814528
 817 0194 00040140 		.word	1073808384
 818              		.cfi_endproc
 819              	.LFE66:
 821              		.section	.text.HAL_GPIO_ReadPin,"ax",%progbits
 822              		.align	1
 823              		.global	HAL_GPIO_ReadPin
 824              		.syntax unified
ARM GAS  /tmp/ccdINqYv.s 			page 23


 825              		.thumb
 826              		.thumb_func
 828              	HAL_GPIO_ReadPin:
 829              	.LFB67:
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group2 IO operation functions
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief   GPIO Read and Write
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                        ##### IO operation functions #####
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This subsection provides a set of functions allowing to manage the GPIOs.
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Reads the specified input port pin.
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to read.
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be GPIO_PIN_x where x can be (0..15).
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval The input port pin value.
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 830              		.loc 1 432 1
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 16
 833              		@ frame_needed = 1, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 835 0000 80B4     		push	{r7}
 836              	.LCFI12:
 837              		.cfi_def_cfa_offset 4
 838              		.cfi_offset 7, -4
 839 0002 85B0     		sub	sp, sp, #20
 840              	.LCFI13:
 841              		.cfi_def_cfa_offset 24
 842 0004 00AF     		add	r7, sp, #0
 843              	.LCFI14:
 844              		.cfi_def_cfa_register 7
 845 0006 7860     		str	r0, [r7, #4]
 846 0008 0B46     		mov	r3, r1
 847 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIO_PinState bitstatus;
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 848              		.loc 1 438 13
ARM GAS  /tmp/ccdINqYv.s 			page 24


 849 000c 7B68     		ldr	r3, [r7, #4]
 850 000e 9A68     		ldr	r2, [r3, #8]
 851              		.loc 1 438 19
 852 0010 7B88     		ldrh	r3, [r7, #2]
 853 0012 1340     		ands	r3, r3, r2
 854              		.loc 1 438 6
 855 0014 002B     		cmp	r3, #0
 856 0016 02D0     		beq	.L70
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_SET;
 857              		.loc 1 440 15
 858 0018 0123     		movs	r3, #1
 859 001a FB73     		strb	r3, [r7, #15]
 860 001c 01E0     		b	.L71
 861              	.L70:
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_RESET;
 862              		.loc 1 444 15
 863 001e 0023     		movs	r3, #0
 864 0020 FB73     		strb	r3, [r7, #15]
 865              	.L71:
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   return bitstatus;
 866              		.loc 1 446 10
 867 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 868              		.loc 1 447 1
 869 0024 1846     		mov	r0, r3
 870 0026 1437     		adds	r7, r7, #20
 871              	.LCFI15:
 872              		.cfi_def_cfa_offset 4
 873 0028 BD46     		mov	sp, r7
 874              	.LCFI16:
 875              		.cfi_def_cfa_register 13
 876              		@ sp needed
 877 002a 80BC     		pop	{r7}
 878              	.LCFI17:
 879              		.cfi_restore 7
 880              		.cfi_def_cfa_offset 0
 881 002c 7047     		bx	lr
 882              		.cfi_endproc
 883              	.LFE67:
 885              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 886              		.align	1
 887              		.global	HAL_GPIO_WritePin
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 892              	HAL_GPIO_WritePin:
 893              	.LFB68:
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Sets or clears the selected data port bit.
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR register to allow atomic read/modify
ARM GAS  /tmp/ccdINqYv.s 			page 25


 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the read and the modify access.
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of the GPIO_PinState enum values:
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 894              		.loc 1 466 1
 895              		.cfi_startproc
 896              		@ args = 0, pretend = 0, frame = 8
 897              		@ frame_needed = 1, uses_anonymous_args = 0
 898              		@ link register save eliminated.
 899 0000 80B4     		push	{r7}
 900              	.LCFI18:
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 7, -4
 903 0002 83B0     		sub	sp, sp, #12
 904              	.LCFI19:
 905              		.cfi_def_cfa_offset 16
 906 0004 00AF     		add	r7, sp, #0
 907              	.LCFI20:
 908              		.cfi_def_cfa_register 7
 909 0006 7860     		str	r0, [r7, #4]
 910 0008 0B46     		mov	r3, r1
 911 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 912 000c 1346     		mov	r3, r2
 913 000e 7B70     		strb	r3, [r7, #1]
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (PinState != GPIO_PIN_RESET)
 914              		.loc 1 471 6
 915 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 916 0012 002B     		cmp	r3, #0
 917 0014 03D0     		beq	.L74
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
 918              		.loc 1 473 17
 919 0016 7A88     		ldrh	r2, [r7, #2]
 920 0018 7B68     		ldr	r3, [r7, #4]
 921 001a 1A61     		str	r2, [r3, #16]
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 922              		.loc 1 479 1
 923 001c 03E0     		b	.L76
ARM GAS  /tmp/ccdINqYv.s 			page 26


 924              	.L74:
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 925              		.loc 1 477 19
 926 001e 7B88     		ldrh	r3, [r7, #2]
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 927              		.loc 1 477 38
 928 0020 1A04     		lsls	r2, r3, #16
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 929              		.loc 1 477 17
 930 0022 7B68     		ldr	r3, [r7, #4]
 931 0024 1A61     		str	r2, [r3, #16]
 932              	.L76:
 933              		.loc 1 479 1
 934 0026 00BF     		nop
 935 0028 0C37     		adds	r7, r7, #12
 936              	.LCFI21:
 937              		.cfi_def_cfa_offset 4
 938 002a BD46     		mov	sp, r7
 939              	.LCFI22:
 940              		.cfi_def_cfa_register 13
 941              		@ sp needed
 942 002c 80BC     		pop	{r7}
 943              	.LCFI23:
 944              		.cfi_restore 7
 945              		.cfi_def_cfa_offset 0
 946 002e 7047     		bx	lr
 947              		.cfi_endproc
 948              	.LFE68:
 950              		.section	.text.HAL_GPIO_TogglePin,"ax",%progbits
 951              		.align	1
 952              		.global	HAL_GPIO_TogglePin
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 957              	HAL_GPIO_TogglePin:
 958              	.LFB69:
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Toggles the specified GPIO pin
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins to be toggled.
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 959              		.loc 1 488 1
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 16
 962              		@ frame_needed = 1, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 964 0000 80B4     		push	{r7}
 965              	.LCFI24:
 966              		.cfi_def_cfa_offset 4
 967              		.cfi_offset 7, -4
 968 0002 85B0     		sub	sp, sp, #20
 969              	.LCFI25:
 970              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccdINqYv.s 			page 27


 971 0004 00AF     		add	r7, sp, #0
 972              	.LCFI26:
 973              		.cfi_def_cfa_register 7
 974 0006 7860     		str	r0, [r7, #4]
 975 0008 0B46     		mov	r3, r1
 976 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t odr;
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* get current Output Data Register value */
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   odr = GPIOx->ODR;
 977              		.loc 1 495 7
 978 000c 7B68     		ldr	r3, [r7, #4]
 979 000e DB68     		ldr	r3, [r3, #12]
 980 0010 FB60     		str	r3, [r7, #12]
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set selected pins that were at low level, and reset ones that were high */
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 981              		.loc 1 498 23
 982 0012 7A88     		ldrh	r2, [r7, #2]
 983 0014 FB68     		ldr	r3, [r7, #12]
 984 0016 1340     		ands	r3, r3, r2
 985              		.loc 1 498 35
 986 0018 1A04     		lsls	r2, r3, #16
 987              		.loc 1 498 54
 988 001a FB68     		ldr	r3, [r7, #12]
 989 001c D943     		mvns	r1, r3
 990              		.loc 1 498 59
 991 001e 7B88     		ldrh	r3, [r7, #2]
 992 0020 0B40     		ands	r3, r3, r1
 993              		.loc 1 498 51
 994 0022 1A43     		orrs	r2, r2, r3
 995              		.loc 1 498 15
 996 0024 7B68     		ldr	r3, [r7, #4]
 997 0026 1A61     		str	r2, [r3, #16]
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 998              		.loc 1 499 1
 999 0028 00BF     		nop
 1000 002a 1437     		adds	r7, r7, #20
 1001              	.LCFI27:
 1002              		.cfi_def_cfa_offset 4
 1003 002c BD46     		mov	sp, r7
 1004              	.LCFI28:
 1005              		.cfi_def_cfa_register 13
 1006              		@ sp needed
 1007 002e 80BC     		pop	{r7}
 1008              	.LCFI29:
 1009              		.cfi_restore 7
 1010              		.cfi_def_cfa_offset 0
 1011 0030 7047     		bx	lr
 1012              		.cfi_endproc
 1013              	.LFE69:
 1015              		.section	.text.HAL_GPIO_LockPin,"ax",%progbits
 1016              		.align	1
 1017              		.global	HAL_GPIO_LockPin
ARM GAS  /tmp/ccdINqYv.s 			page 28


 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	HAL_GPIO_LockPin:
 1023              	.LFB70:
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @brief  Locks GPIO Pins configuration registers.
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @note   The locking mechanism allows the IO configuration to be frozen. When the LOCK sequence
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         has been applied on a port bit, it is no longer possible to modify the value of the port 
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         the next reset.
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIO_Pin: specifies the port bit to be locked.
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @retval None
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** */
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 1024              		.loc 1 512 1
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 16
 1027              		@ frame_needed = 1, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 1029 0000 80B4     		push	{r7}
 1030              	.LCFI30:
 1031              		.cfi_def_cfa_offset 4
 1032              		.cfi_offset 7, -4
 1033 0002 85B0     		sub	sp, sp, #20
 1034              	.LCFI31:
 1035              		.cfi_def_cfa_offset 24
 1036 0004 00AF     		add	r7, sp, #0
 1037              	.LCFI32:
 1038              		.cfi_def_cfa_register 7
 1039 0006 7860     		str	r0, [r7, #4]
 1040 0008 0B46     		mov	r3, r1
 1041 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 1042              		.loc 1 513 17
 1043 000c 4FF48033 		mov	r3, #65536
 1044 0010 FB60     		str	r3, [r7, #12]
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Apply lock key write sequence */
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   SET_BIT(tmp, GPIO_Pin);
 1045              		.loc 1 520 3
 1046 0012 7A88     		ldrh	r2, [r7, #2]
 1047 0014 FB68     		ldr	r3, [r7, #12]
 1048 0016 1343     		orrs	r3, r3, r2
 1049 0018 FB60     		str	r3, [r7, #12]
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 1050              		.loc 1 522 15
 1051 001a FA68     		ldr	r2, [r7, #12]
 1052 001c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccdINqYv.s 			page 29


 1053 001e 9A61     		str	r2, [r3, #24]
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = GPIO_Pin;
 1054              		.loc 1 524 15
 1055 0020 7A88     		ldrh	r2, [r7, #2]
 1056 0022 7B68     		ldr	r3, [r7, #4]
 1057 0024 9A61     		str	r2, [r3, #24]
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 1058              		.loc 1 526 15
 1059 0026 FA68     		ldr	r2, [r7, #12]
 1060 0028 7B68     		ldr	r3, [r7, #4]
 1061 002a 9A61     		str	r2, [r3, #24]
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   tmp = GPIOx->LCKR;
 1062              		.loc 1 528 14
 1063 002c 7B68     		ldr	r3, [r7, #4]
 1064 002e 9B69     		ldr	r3, [r3, #24]
 1065              		.loc 1 528 7
 1066 0030 FB60     		str	r3, [r7, #12]
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* read again in order to confirm lock is active */
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 1067              		.loc 1 531 23
 1068 0032 7B68     		ldr	r3, [r7, #4]
 1069 0034 9B69     		ldr	r3, [r3, #24]
 1070              		.loc 1 531 7
 1071 0036 03F48033 		and	r3, r3, #65536
 1072              		.loc 1 531 6
 1073 003a 002B     		cmp	r3, #0
 1074 003c 01D0     		beq	.L79
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_OK;
 1075              		.loc 1 533 12
 1076 003e 0023     		movs	r3, #0
 1077 0040 00E0     		b	.L80
 1078              	.L79:
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_ERROR;
 1079              		.loc 1 537 12
 1080 0042 0123     		movs	r3, #1
 1081              	.L80:
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 1082              		.loc 1 539 1
 1083 0044 1846     		mov	r0, r3
 1084 0046 1437     		adds	r7, r7, #20
 1085              	.LCFI33:
 1086              		.cfi_def_cfa_offset 4
 1087 0048 BD46     		mov	sp, r7
 1088              	.LCFI34:
 1089              		.cfi_def_cfa_register 13
 1090              		@ sp needed
 1091 004a 80BC     		pop	{r7}
 1092              	.LCFI35:
ARM GAS  /tmp/ccdINqYv.s 			page 30


 1093              		.cfi_restore 7
 1094              		.cfi_def_cfa_offset 0
 1095 004c 7047     		bx	lr
 1096              		.cfi_endproc
 1097              	.LFE70:
 1099              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 1100              		.align	1
 1101              		.global	HAL_GPIO_EXTI_IRQHandler
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1106              	HAL_GPIO_EXTI_IRQHandler:
 1107              	.LFB71:
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  This function handles EXTI interrupt request.
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 1108              		.loc 1 547 1
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 8
 1111              		@ frame_needed = 1, uses_anonymous_args = 0
 1112 0000 80B5     		push	{r7, lr}
 1113              	.LCFI36:
 1114              		.cfi_def_cfa_offset 8
 1115              		.cfi_offset 7, -8
 1116              		.cfi_offset 14, -4
 1117 0002 82B0     		sub	sp, sp, #8
 1118              	.LCFI37:
 1119              		.cfi_def_cfa_offset 16
 1120 0004 00AF     		add	r7, sp, #0
 1121              	.LCFI38:
 1122              		.cfi_def_cfa_register 7
 1123 0006 0346     		mov	r3, r0
 1124 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 1125              		.loc 1 549 7
 1126 000a 084B     		ldr	r3, .L84
 1127 000c 5A69     		ldr	r2, [r3, #20]
 1128 000e FB88     		ldrh	r3, [r7, #6]
 1129 0010 1340     		ands	r3, r3, r2
 1130              		.loc 1 549 6
 1131 0012 002B     		cmp	r3, #0
 1132 0014 06D0     		beq	.L83
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 1133              		.loc 1 551 5
 1134 0016 054A     		ldr	r2, .L84
 1135 0018 FB88     		ldrh	r3, [r7, #6]
 1136 001a 5361     		str	r3, [r2, #20]
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 1137              		.loc 1 552 5
 1138 001c FB88     		ldrh	r3, [r7, #6]
ARM GAS  /tmp/ccdINqYv.s 			page 31


 1139 001e 1846     		mov	r0, r3
 1140 0020 FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 1141              	.L83:
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 1142              		.loc 1 554 1
 1143 0024 00BF     		nop
 1144 0026 0837     		adds	r7, r7, #8
 1145              	.LCFI39:
 1146              		.cfi_def_cfa_offset 8
 1147 0028 BD46     		mov	sp, r7
 1148              	.LCFI40:
 1149              		.cfi_def_cfa_register 13
 1150              		@ sp needed
 1151 002a 80BD     		pop	{r7, pc}
 1152              	.L85:
 1153              		.align	2
 1154              	.L84:
 1155 002c 00040140 		.word	1073808384
 1156              		.cfi_endproc
 1157              	.LFE71:
 1159              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1160              		.align	1
 1161              		.weak	HAL_GPIO_EXTI_Callback
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
 1166              	HAL_GPIO_EXTI_Callback:
 1167              	.LFB72:
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  EXTI line detection callbacks.
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 1168              		.loc 1 562 1
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 8
 1171              		@ frame_needed = 1, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173 0000 80B4     		push	{r7}
 1174              	.LCFI41:
 1175              		.cfi_def_cfa_offset 4
 1176              		.cfi_offset 7, -4
 1177 0002 83B0     		sub	sp, sp, #12
 1178              	.LCFI42:
 1179              		.cfi_def_cfa_offset 16
 1180 0004 00AF     		add	r7, sp, #0
 1181              	.LCFI43:
 1182              		.cfi_def_cfa_register 7
 1183 0006 0346     		mov	r3, r0
 1184 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
ARM GAS  /tmp/ccdINqYv.s 			page 32


 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Callback could be implemented in the user file
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    */
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 1185              		.loc 1 568 1
 1186 000a 00BF     		nop
 1187 000c 0C37     		adds	r7, r7, #12
 1188              	.LCFI44:
 1189              		.cfi_def_cfa_offset 4
 1190 000e BD46     		mov	sp, r7
 1191              	.LCFI45:
 1192              		.cfi_def_cfa_register 13
 1193              		@ sp needed
 1194 0010 80BC     		pop	{r7}
 1195              	.LCFI46:
 1196              		.cfi_restore 7
 1197              		.cfi_def_cfa_offset 0
 1198 0012 7047     		bx	lr
 1199              		.cfi_endproc
 1200              	.LFE72:
 1202              		.text
 1203              	.Letext0:
 1204              		.file 2 "/usr/local/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1205              		.file 3 "/usr/local/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1206              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1207              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1208              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccdINqYv.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_gpio.c
     /tmp/ccdINqYv.s:18     .text.HAL_GPIO_Init:0000000000000000 $t
     /tmp/ccdINqYv.s:24     .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
     /tmp/ccdINqYv.s:112    .text.HAL_GPIO_Init:0000000000000080 $d
     /tmp/ccdINqYv.s:131    .text.HAL_GPIO_Init:00000000000000cc $t
     /tmp/ccdINqYv.s:450    .text.HAL_GPIO_Init:0000000000000290 $d
     /tmp/ccdINqYv.s:467    .text.HAL_GPIO_Init:00000000000002cc $t
     /tmp/ccdINqYv.s:533    .text.HAL_GPIO_Init:0000000000000324 $d
     /tmp/ccdINqYv.s:538    .text.HAL_GPIO_DeInit:0000000000000000 $t
     /tmp/ccdINqYv.s:544    .text.HAL_GPIO_DeInit:0000000000000000 HAL_GPIO_DeInit
     /tmp/ccdINqYv.s:810    .text.HAL_GPIO_DeInit:0000000000000178 $d
     /tmp/ccdINqYv.s:822    .text.HAL_GPIO_ReadPin:0000000000000000 $t
     /tmp/ccdINqYv.s:828    .text.HAL_GPIO_ReadPin:0000000000000000 HAL_GPIO_ReadPin
     /tmp/ccdINqYv.s:886    .text.HAL_GPIO_WritePin:0000000000000000 $t
     /tmp/ccdINqYv.s:892    .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
     /tmp/ccdINqYv.s:951    .text.HAL_GPIO_TogglePin:0000000000000000 $t
     /tmp/ccdINqYv.s:957    .text.HAL_GPIO_TogglePin:0000000000000000 HAL_GPIO_TogglePin
     /tmp/ccdINqYv.s:1016   .text.HAL_GPIO_LockPin:0000000000000000 $t
     /tmp/ccdINqYv.s:1022   .text.HAL_GPIO_LockPin:0000000000000000 HAL_GPIO_LockPin
     /tmp/ccdINqYv.s:1100   .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
     /tmp/ccdINqYv.s:1106   .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
     /tmp/ccdINqYv.s:1166   .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccdINqYv.s:1155   .text.HAL_GPIO_EXTI_IRQHandler:000000000000002c $d
     /tmp/ccdINqYv.s:1160   .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t

NO UNDEFINED SYMBOLS
