#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002445606d450 .scope module, "full_adder_test1" "full_adder_test1" 2 1;
 .timescale 0 0;
v0000024455f65330_0 .var "a", 0 0;
v0000024455f64c50_0 .var "b", 0 0;
v0000024455f64ed0_0 .var "c", 0 0;
v0000024455f65290_0 .net "carry", 0 0, L_0000024455f05b70;  1 drivers
v0000024455f656f0_0 .net "sum", 0 0, L_0000024455f05e10;  1 drivers
S_000002445606d5e0 .scope module, "f" "FullAdder" 2 7, 3 1 0, S_000002445606d450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000024455f05b70 .functor OR 1, L_0000024455f05cc0, L_0000024455f05d30, C4<0>, C4<0>;
v0000024455ee29c0_0 .net "a", 0 0, v0000024455f65330_0;  1 drivers
v0000024455ee2a60_0 .net "b", 0 0, v0000024455f64c50_0;  1 drivers
v0000024455ee2b00_0 .net "c", 0 0, v0000024455f64ed0_0;  1 drivers
v0000024455ee2ba0_0 .net "c1", 0 0, L_0000024455f05cc0;  1 drivers
v0000024455f651f0_0 .net "c2", 0 0, L_0000024455f05d30;  1 drivers
v0000024455f649d0_0 .net "carry", 0 0, L_0000024455f05b70;  alias, 1 drivers
v0000024455f650b0_0 .net "s1", 0 0, L_0000024455f05f60;  1 drivers
v0000024455f64930_0 .net "sum", 0 0, L_0000024455f05e10;  alias, 1 drivers
S_0000024455f15630 .scope module, "HA1" "HalfAdder" 3 5, 4 1 0, S_000002445606d5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000024455f05f60 .functor XOR 1, v0000024455f65330_0, v0000024455f64c50_0, C4<0>, C4<0>;
L_0000024455f05cc0 .functor AND 1, v0000024455f65330_0, v0000024455f64c50_0, C4<1>, C4<1>;
v000002445606d770_0 .net "a", 0 0, v0000024455f65330_0;  alias, 1 drivers
v0000024455ee3150_0 .net "b", 0 0, v0000024455f64c50_0;  alias, 1 drivers
v0000024455ee2f30_0 .net "carry", 0 0, L_0000024455f05cc0;  alias, 1 drivers
v0000024455f076d0_0 .net "sum", 0 0, L_0000024455f05f60;  alias, 1 drivers
S_0000024455f157c0 .scope module, "HA2" "HalfAdder" 3 6, 4 1 0, S_000002445606d5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000024455f05e10 .functor XOR 1, L_0000024455f05f60, v0000024455f64ed0_0, C4<0>, C4<0>;
L_0000024455f05d30 .functor AND 1, L_0000024455f05f60, v0000024455f64ed0_0, C4<1>, C4<1>;
v0000024455f15950_0 .net "a", 0 0, L_0000024455f05f60;  alias, 1 drivers
v0000024455f159f0_0 .net "b", 0 0, v0000024455f64ed0_0;  alias, 1 drivers
v0000024455ee2880_0 .net "carry", 0 0, L_0000024455f05d30;  alias, 1 drivers
v0000024455ee2920_0 .net "sum", 0 0, L_0000024455f05e10;  alias, 1 drivers
    .scope S_000002445606d450;
T_0 ;
    %vpi_call 2 11 "$monitor", $time, "a=%b , b=%b , c=%b , carry=%b , sum=%b", v0000024455f65330_0, v0000024455f64c50_0, v0000024455f64ed0_0, v0000024455f656f0_0, v0000024455f65290_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f65330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024455f64ed0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "FullAdder.v";
    "HalfAdder.v";
