-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        pre_0b : in boolean;
        pre_1b : in boolean;
        pre_2b : in boolean
       );
end test;
