#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Thu Oct 24 11:12:16 2013
# Process ID: 3436
# Log file: C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/KC705_fmc150.rdi
# Journal file: C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source KC705_fmc150.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dds_ddc_synth_1/dds_ddc.dcp' for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dds_duc_synth_1/dds_duc.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_synth_1/complex_multiplier.dcp' for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/complex_multiplier_DUC.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_imf1_synth_1/ddc_imf1.dcp' for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_imf2_synth_1/ddc_imf2.dcp' for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_srrc_synth_1/ddc_srrc.dcp' for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf1_synth_1/duc_imf1.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf2_synth_1/duc_imf2.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf3_synth_1/duc_imf3.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/duc_srrc.dcp' for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ads62p49_init_mem_synth_1/ads62p49_init_mem.dcp' for cell 'fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/ads62p49_init_mem_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/amc7823_init_mem_synth_1/amc7823_init_mem.dcp' for cell 'fmc150_spi_ctrl_inst/amc7823_ctrl_inst/amc7823_init_mem_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/cdce72010_init_mem_ext_synth_1/cdce72010_init_mem_ext.dcp' for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_ext_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/cdce72010_init_mem_int_synth_1/cdce72010_init_mem_int.dcp' for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_int_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dac3283_init_mem_synth_1/dac3283_init_mem.dcp' for cell 'fmc150_spi_ctrl_inst/dac3283_ctrl_inst/dac3283_init_mem_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/DDS_synth_1/DDS.dcp' for cell 'DUC_DDC_inst/DDS_inst'
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_2/dds_ddc_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_2/dds_ddc_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_3/dds_duc_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_3/dds_duc_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_4/complex_multiplier_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_4/complex_multiplier_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_5/complex_multiplier_DUC_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_5/complex_multiplier_DUC_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_6/ddc_imf1_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_6/ddc_imf1_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_7/ddc_imf2_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_7/ddc_imf2_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_8/ddc_srrc_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_8/ddc_srrc_early.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_9/duc_imf1_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_9/duc_imf1_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_10/duc_imf2_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_10/duc_imf2_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_11/duc_imf3_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_11/duc_imf3_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_12/duc_srrc_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_12/duc_srrc_early.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_13/ads62p49_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/ads62p49_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_13/ads62p49_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/ads62p49_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_14/amc7823_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/amc7823_ctrl_inst/amc7823_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_14/amc7823_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/amc7823_ctrl_inst/amc7823_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_15/cdce72010_init_mem_ext_early.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_ext_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_15/cdce72010_init_mem_ext_early.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_ext_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_16/cdce72010_init_mem_int_early.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_int_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_16/cdce72010_init_mem_int_early.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_int_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_17/dac3283_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/dac3283_ctrl_inst/dac3283_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_17/dac3283_init_mem_early.xdc] for cell 'fmc150_spi_ctrl_inst/dac3283_ctrl_inst/dac3283_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_18/DDS_early.xdc] for cell 'DUC_DDC_inst/DDS_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_18/DDS_early.xdc] for cell 'DUC_DDC_inst/DDS_inst'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/vio/vio.xdc] for cell 'vio_inst/inst'
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/vio/vio.xdc] for cell 'vio_inst/inst'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm_adac/mmcm_adac_board.xdc] for cell 'mmcm_adac_inst/U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm_adac/mmcm_adac_board.xdc] for cell 'mmcm_adac_inst/U0'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm_adac/mmcm_adac.xdc] for cell 'mmcm_adac_inst/U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm_adac/mmcm_adac.xdc] for cell 'mmcm_adac_inst/U0'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'mmcm_inst/U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'mmcm_inst/U0'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'mmcm_inst/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'mmcm_inst/U0', returning the pins matched for query '[get_ports CLK_IN1]' of cell 'mmcm_inst/U0'. [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'mmcm_inst/U0', returning the pins matched for query '[get_ports CLK_IN1]' of cell 'mmcm_inst/U0'. [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc:56]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc:56]
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'mmcm_inst/U0'
Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/ila/constraints/ila.xdc] for cell 'ila_dac_baseband_ADC/U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/ila/constraints/ila.xdc] for cell 'ila_dac_baseband_ADC/U0'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc:6]
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc]
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp/KC705_fmc150.xdc]
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp/KC705_fmc150.xdc]
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_2/dds_ddc.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_2/dds_ddc.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_3/dds_duc.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_3/dds_duc.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_4/complex_multiplier.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_4/complex_multiplier.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_5/complex_multiplier_DUC.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_5/complex_multiplier_DUC.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_6/ddc_imf1.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_6/ddc_imf1.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_7/ddc_imf2.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_7/ddc_imf2.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_8/ddc_srrc.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_8/ddc_srrc.xdc] for cell 'DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_9/duc_imf1.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_9/duc_imf1.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_10/duc_imf2.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_10/duc_imf2.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_11/duc_imf3.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_11/duc_imf3.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_12/duc_srrc.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_12/duc_srrc.xdc] for cell 'DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_13/ads62p49_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/ads62p49_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_13/ads62p49_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/ads62p49_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_14/amc7823_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/amc7823_ctrl_inst/amc7823_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_14/amc7823_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/amc7823_ctrl_inst/amc7823_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_15/cdce72010_init_mem_ext.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_ext_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_15/cdce72010_init_mem_ext.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_ext_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_16/cdce72010_init_mem_int.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_int_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_16/cdce72010_init_mem_int.xdc] for cell 'fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/cdce72010_init_mem_int_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_17/dac3283_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/dac3283_ctrl_inst/dac3283_init_mem_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_17/dac3283_init_mem.xdc] for cell 'fmc150_spi_ctrl_inst/dac3283_ctrl_inst/dac3283_init_mem_inst'
Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_18/DDS.xdc] for cell 'DUC_DDC_inst/DDS_inst'
Finished Parsing XDC File [C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/.Xil/Vivado-3436-/dcp_18/DDS.xdc] for cell 'DUC_DDC_inst/DDS_inst'
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 110 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 937.906 ; gain = 754.141
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 940.898 ; gain = 2.953

Starting Logic Optimization Task
Logic Optimization | Checksum: dbee09f9

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-126] Generating and synthesizing debug core dbg_hub...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 946.262 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 84b5a85d

Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 946.262 ; gain = 5.363

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 52cca8d3

Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 946.348 ; gain = 5.449

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 324 cells.
Phase 3 Constant Propagation | Checksum: 7aba3616

Time (s): cpu = 00:00:05 ; elapsed = 00:01:18 . Memory (MB): peak = 946.348 ; gain = 5.449

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3350 unconnected nets.
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 global buffers.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-11] Eliminated 414 unconnected cells.
Phase 4 Sweep | Checksum: 033c2b50

Time (s): cpu = 00:00:07 ; elapsed = 00:01:20 . Memory (MB): peak = 946.348 ; gain = 5.449
Ending Logic Optimization Task | Checksum: 033c2b50

Time (s): cpu = 00:00:00 ; elapsed = 00:01:20 . Memory (MB): peak = 946.348 ; gain = 5.449
Implement Debug Cores | Checksum: 84b5a85d

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending Power Optimization Task | Checksum: 033c2b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.402 ; gain = 126.055
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1072.402 ; gain = 134.496
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1072.402 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 12095cbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 12095cbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.810 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 12095cbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.810 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 1ad9bc9bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 1ad9bc9bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus gpio_dip_sw are not locked:  'gpio_dip_sw[4]'  'gpio_dip_sw[5]'  'gpio_dip_sw[6]'  'gpio_dip_sw[7]' 
WARNING: [Place 30-568] A LUT 'cha_cntvaluein_update_vio_reg[4]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cha_cntvaluein_update_vio_reg[4]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'cha_cntvaluein_update_vio_reg[3]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cha_cntvaluein_update_vio_reg[3]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'cha_cntvaluein_update_vio_reg[2]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cha_cntvaluein_update_vio_reg[2]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'cha_cntvaluein_update_vio_reg[1]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cha_cntvaluein_update_vio_reg[1]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'cha_cntvaluein_update_vio_reg[0]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cha_cntvaluein_update_vio_reg[0]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'chb_cntvaluein_update_vio_reg[4]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	chb_cntvaluein_update_vio_reg[4]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'chb_cntvaluein_update_vio_reg[3]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	chb_cntvaluein_update_vio_reg[3]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'chb_cntvaluein_update_vio_reg[2]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	chb_cntvaluein_update_vio_reg[2]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'chb_cntvaluein_update_vio_reg[1]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	chb_cntvaluein_update_vio_reg[1]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'chb_cntvaluein_update_vio_reg[0]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	chb_cntvaluein_update_vio_reg[0]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'clk_cntvaluein_update_vio_reg[4]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	clk_cntvaluein_update_vio_reg[4]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'clk_cntvaluein_update_vio_reg[3]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	clk_cntvaluein_update_vio_reg[3]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'clk_cntvaluein_update_vio_reg[2]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	clk_cntvaluein_update_vio_reg[2]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'clk_cntvaluein_update_vio_reg[1]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	clk_cntvaluein_update_vio_reg[1]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'clk_cntvaluein_update_vio_reg[0]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	clk_cntvaluein_update_vio_reg[0]_LDC {LDCE}
WARNING: [Place 30-12] An IO Bus gpio_dip_sw with more than one IO standard is found. Components associated with this bus are: 
	gpio_dip_sw[0] of IOStandard LVCMOS25
	gpio_dip_sw[1] of IOStandard LVCMOS25
	gpio_dip_sw[2] of IOStandard LVCMOS25
	gpio_dip_sw[3] of IOStandard LVCMOS25
	gpio_dip_sw[4] of IOStandard LVCMOS18
	gpio_dip_sw[5] of IOStandard LVCMOS18
	gpio_dip_sw[6] of IOStandard LVCMOS18
	gpio_dip_sw[7] of IOStandard LVCMOS18
WARNING: [Place 30-12] An IO Bus gpio_led with more than one IO standard is found. Components associated with this bus are: 
	gpio_led[0] of IOStandard LVCMOS15
	gpio_led[1] of IOStandard LVCMOS15
	gpio_led[2] of IOStandard LVCMOS15
	gpio_led[3] of IOStandard LVCMOS15
	gpio_led[4] of IOStandard LVCMOS25
	gpio_led[5] of IOStandard LVCMOS25
	gpio_led[6] of IOStandard LVCMOS25
	gpio_led[7] of IOStandard LVCMOS25
Phase 1.6 Implementation Feasibility check | Checksum: 1ad9bc9bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: fb6fb7f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb6fb7f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 16c71659d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 1.9.1 Place Init Design | Checksum: 162739c2a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 1.9 Build Placer Netlist Model | Checksum: 162739c2a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: fa92bb1c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 1.10 Constrain Clocks/Macros | Checksum: fa92bb1c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fa92bb1c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14644b3a9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14644b3a9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce0a64ec

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2293e3ec8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1a5a6c4b2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1cfabdf4f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cfabdf4f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cfabdf4f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 2330b22e5

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 4.1 Post Placement Timing Optimization | Checksum: 2330b22e5

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2330b22e5

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 2330b22e5

Time (s): cpu = 00:02:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 2330b22e5

Time (s): cpu = 00:02:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 2330b22e5

Time (s): cpu = 00:02:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.231  | TNS=0.000  |

Phase 4.3.4 Print Final WNS | Checksum: 2330b22e5

Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22789b8ad

Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 1072.402 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25e7a0920

Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 1072.402 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25e7a0920

Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 1072.402 ; gain = 0.000
Ending Placer Task | Checksum: 1f6eb1782

Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1072.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:12 . Memory (MB): peak = 1072.402 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1072.402 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1072.402 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.402 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1d7f456d4

Time (s): cpu = 00:02:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1301.758 ; gain = 229.355
Phase 1 Build RT Design | Checksum: 1013fafd9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1301.758 ; gain = 229.355

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1013fafd9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1301.758 ; gain = 229.355

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1013fafd9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1303.441 ; gain = 231.039

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 113efd9e3

Time (s): cpu = 00:02:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1361.992 ; gain = 289.590

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 71ad737f

Time (s): cpu = 00:02:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1361.992 ; gain = 289.590

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 71ad737f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 71ad737f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 2.5 Update Timing | Checksum: 71ad737f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.305  | TNS=0      | WHS=-0.736 | THS=-1.03e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 71ad737f

Time (s): cpu = 00:03:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 2 Router Initialization | Checksum: 71ad737f

Time (s): cpu = 00:03:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d7dd62fd

Time (s): cpu = 00:03:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 10d577626

Time (s): cpu = 00:03:11 ; elapsed = 00:01:32 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 10d577626

Time (s): cpu = 00:03:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 10d577626

Time (s): cpu = 00:03:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 4.1 Global Iteration 0 | Checksum: 10d577626

Time (s): cpu = 00:03:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 4 Rip-up And Reroute | Checksum: 10d577626

Time (s): cpu = 00:03:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 10d577626

Time (s): cpu = 00:03:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 10d577626

Time (s): cpu = 00:03:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10d577626

Time (s): cpu = 00:03:17 ; elapsed = 00:01:35 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0      | WHS=0.048  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 10d577626

Time (s): cpu = 00:03:17 ; elapsed = 00:01:35 . Memory (MB): peak = 1362.844 ; gain = 290.441
Phase 6 Post Hold Fix | Checksum: 10d577626

Time (s): cpu = 00:03:17 ; elapsed = 00:01:35 . Memory (MB): peak = 1362.844 ; gain = 290.441

Router Utilization Summary
  Global Vertical Wire Utilization    = 1.08348 %
  Global Horizontal Wire Utilization  = 0.823668 %
  Total Num Pips                      = 149536
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 10d577626

Time (s): cpu = 00:03:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: f3ba45ae

Time (s): cpu = 00:03:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1362.844 ; gain = 290.441

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: f3ba45ae

Time (s): cpu = 00:03:25 ; elapsed = 00:01:41 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f3ba45ae

Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1362.844 ; gain = 290.441

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1362.844 ; gain = 290.441
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/impl_1/KC705_fmc150_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1362.844 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1362.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 11:18:51 2013...
