diff -Naur linux-3.10/arch/x86/include/asm/module.h linux-3.10-new/arch/x86/include/asm/module.h
--- linux-3.10/arch/x86/include/asm/module.h	2013-06-30 22:13:29.000000000 +0000
+++ linux-3.10-new/arch/x86/include/asm/module.h	2013-10-02 23:01:49.113911169 +0000
@@ -15,6 +15,16 @@
 #define MODULE_PROC_FAMILY "586MMX "
 #elif defined CONFIG_MCORE2
 #define MODULE_PROC_FAMILY "CORE2 "
+#elif defined CONFIG_MNATIVE
+#define MODULE_PROC_FAMILY "NATIVE "
+#elif defined CONFIG_MCOREI7
+#define MODULE_PROC_FAMILY "COREI7 "
+#elif defined CONFIG_MCOREI7AVX
+#define MODULE_PROC_FAMILY "COREI7AVX "
+#elif defined CONFIG_MCOREAVXI
+#define MODULE_PROC_FAMILY "COREAVXI "
+#elif defined CONFIG_MCOREAVX2
+#define MODULE_PROC_FAMILY "COREAVX2 "
 #elif defined CONFIG_MATOM
 #define MODULE_PROC_FAMILY "ATOM "
 #elif defined CONFIG_M686
@@ -33,6 +43,18 @@
 #define MODULE_PROC_FAMILY "K7 "
 #elif defined CONFIG_MK8
 #define MODULE_PROC_FAMILY "K8 "
+#elif defined CONFIG_MK10
+#define MODULE_PROC_FAMILY "K10 "
+#elif defined CONFIG_MBARCELONA
+#define MODULE_PROC_FAMILY "BARCELONA "
+#elif defined CONFIG_MK14
+#define MODULE_PROC_FAMILY "K14 "
+#elif defined CONFIG_MK16
+#define MODULE_PROC_FAMILY "K16 "
+#elif defined CONFIG_MK15
+#define MODULE_PROC_FAMILY "K15 "
+#elif defined CONFIG_MK15II
+#define MODULE_PROC_FAMILY "K15II "
 #elif defined CONFIG_MELAN
 #define MODULE_PROC_FAMILY "ELAN "
 #elif defined CONFIG_MCRUSOE
 diff -Naur linux-3.10/arch/x86/Kconfig.cpu linux-3.10-new/arch/x86/Kconfig.cpu
--- linux-3.10/arch/x86/Kconfig.cpu	2013-06-30 22:13:29.000000000 +0000
+++ linux-3.10-new/arch/x86/Kconfig.cpu	2013-10-02 23:11:18.971964703 +0000
@@ -5,7 +5,7 @@
 	default GENERIC_CPU if X86_64
 
 config M486
-	bool "486"
+	bool "Generic 486"
 	depends on X86_32
 	---help---
 	  This is the processor type of your CPU. This information is
@@ -47,7 +47,7 @@
 	  If you don't know what to do, choose "486".
 
 config M586
-	bool "586/K5/5x86/6x86/6x86MX"
+	bool "Generic 586/K5/5x86/6x86/6x86MX"
 	depends on X86_32
 	---help---
 	  Select this for an 586 or 686 series processor such as the AMD K5,
@@ -55,21 +55,21 @@
 	  assume the RDTSC (Read Time Stamp Counter) instruction.
 
 config M586TSC
-	bool "Pentium-Classic"
+	bool "Intel Pentium-Classic"
 	depends on X86_32
 	---help---
 	  Select this for a Pentium Classic processor with the RDTSC (Read
 	  Time Stamp Counter) instruction for benchmarking.
 
 config M586MMX
-	bool "Pentium-MMX"
+	bool "Intel Pentium-MMX"
 	depends on X86_32
 	---help---
 	  Select this for a Pentium with the MMX graphics/multimedia
 	  extended instructions.
 
 config M686
-	bool "Pentium-Pro"
+	bool "Intel Pentium-Pro"
 	depends on X86_32
 	---help---
 	  Select this for Intel Pentium Pro chips.  This enables the use of
@@ -77,7 +77,7 @@
 	  against the f00f bug found in earlier Pentiums.
 
 config MPENTIUMII
-	bool "Pentium-II/Celeron(pre-Coppermine)"
+	bool "Intel Pentium-II/Celeron(pre-Coppermine)"
 	depends on X86_32
 	---help---
 	  Select this for Intel chips based on the Pentium-II and
@@ -87,7 +87,7 @@
 	  optimizations.
 
 config MPENTIUMIII
-	bool "Pentium-III/Celeron(Coppermine)/Pentium-III Xeon"
+	bool "Intel Pentium-III/Celeron(Coppermine)/Pentium-III Xeon"
 	depends on X86_32
 	---help---
 	  Select this for Intel chips based on the Pentium-III and
@@ -96,14 +96,14 @@
 	  extensions.
 
 config MPENTIUMM
-	bool "Pentium M"
+	bool "Intel Pentium M"
 	depends on X86_32
 	---help---
 	  Select this for Intel Pentium M (not Pentium-4 M)
 	  notebook chips.
 
 config MPENTIUM4
-	bool "Pentium-4/Celeron(P4-based)/Pentium-4 M/older Xeon"
+	bool "Intel Pentium-4/Celeron(P4-based)/Pentium-4 M/older Xeon"
 	depends on X86_32
 	---help---
 	  Select this for Intel Pentium 4 chips.  This includes the
@@ -139,7 +139,7 @@
 
 
 config MK6
-	bool "K6/K6-II/K6-III"
+	bool "AMD K6/K6-II/K6-III"
 	depends on X86_32
 	---help---
 	  Select this for an AMD K6-family processor.  Enables use of
@@ -147,7 +147,7 @@
 	  flags to GCC.
 
 config MK7
-	bool "Athlon/Duron/K7"
+	bool "AMD Athlon/Duron/K7"
 	depends on X86_32
 	---help---
 	  Select this for an AMD Athlon K7-family processor.  Enables use of
@@ -155,12 +155,55 @@
 	  flags to GCC.
 
 config MK8
-	bool "Opteron/Athlon64/Hammer/K8"
+	bool "AMD Opteron/Athlon64/Hammer/K8"
 	---help---
 	  Select this for an AMD Opteron or Athlon64 Hammer-family processor.
 	  Enables use of some extended instructions, and passes appropriate
 	  optimization flags to GCC.
 
+config MK10
+	bool "AMD 61xx/7x50/PhenomX3/X4/II/K10"
+	---help---
+	  Select this for an AMD 61xx Eight-Core Magny-Cours, Athlon X2 7x50,
+	  Phenom X3/X4/II, Athlon II X2/X3/X4, or Turion II-family processor.
+	  Enables use of some extended instructions, and passes appropriate
+	  optimization flags to GCC.
+
+config MBARCELONA
+	bool "AMD Barcelona"
+	---help---
+	  Select this for AMD Barcelona K10 Family and newer processors.
+	  supersets MMX, SSE, SSE2, SSE3, SSE4A, 3DNow!, enhanced 3DNow!, ABM
+	  Enables -march=barcelona
+
+config MK14
+	bool "AMD K14 Bobcat"
+	---help---
+	  Select this for AMD Bobcat K14 Family processors.
+	  supersets MMX, SSE, SSE2, SSE3, SSSE3, SSE4A, CX16, ABM
+	  Enables -march=btver1
+
+config MK16
+	bool "AMD K16 Bobcat II"
+	---help---
+	  Select this for AMD Bobcat II  K16 Family processors.
+	  includes MOVBE, F16C, BMI, AVX, PCL MUL, AES, SSE4.2, SSE4.1, CX16, ABM, SSE4A, SSSE3, SSE3
+	  Enables -march=btver2
+
+config MK15
+	bool "AMD K15 Bulldozer"
+	---help---
+	  Select this for AMD Bulldozer K15 Family processors.
+	  supersets FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM
+	  Enables -march=bdver1
+
+config MK15II
+	bool "AMD K15-II Piledriver"
+	---help---
+	  Select this for AMD Piledriver K15 Family processors.
+	  supersets BMI, TBM, F16C, FMA, AVX, XOP, LWP, AES, PCL MUL, CX16, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM
+	  Enables -march=bdver2
+
 config MCRUSOE
 	bool "Crusoe"
 	depends on X86_32
@@ -202,13 +245,13 @@
 	  Do not use this option for K6/Athlon/Opteron processors!
 
 config MGEODEGX1
-	bool "GeodeGX1"
+	bool "AMD GeodeGX1"
 	depends on X86_32
 	---help---
 	  Select this for a Geode GX1 (Cyrix MediaGX) chip.
 
 config MGEODE_LX
-	bool "Geode GX/LX"
+	bool "AMD Geode GX/LX"
 	depends on X86_32
 	---help---
 	  Select this for AMD Geode GX and LX processors.
@@ -251,24 +294,63 @@
 	  using the cpu family field
 	  in /proc/cpuinfo. Family 15 is an older Xeon, Family 6 a newer one.
 
-config MCORE2
-	bool "Core 2/newer Xeon"
-	---help---
-
-	  Select this for Intel Core 2 and newer Core 2 Xeons (Xeon 51xx and
-	  53xx) CPUs. You can distinguish newer from older Xeons by the CPU
-	  family in /proc/cpuinfo. Newer ones have 6 and older ones 15
-	  (not a typo)
-
 config MATOM
 	bool "Intel Atom"
 	---help---
-
 	  Select this for the Intel Atom platform. Intel Atom CPUs have an
 	  in-order pipelining architecture and thus can benefit from
 	  accordingly optimized code. Use a recent GCC with specific Atom
 	  support in order to fully benefit from selecting this option.
+          Enables -march=atom
+
+config MCORE2
+	bool "Intel Core 2"
+ 	---help---
+	  Select this for Intel Core 2 and newer Core 2 Xeons (Xeon 51xx and
+	  53xx) CPUs. You can distinguish newer from older Xeons by the CPU
+	  family in /proc/cpuinfo. Newer ones have 6 and older ones 15
+	  (not a typo)
+	  Enables -march=core2
 
+config MCOREI7
+	bool "Intel Core i7"
+ 	---help---
+	  Select this for the Intel Nehalem platform. Intel Nehalem proecessors
+	  include Core i3, i5, i7, Xeon: 34xx, 35xx, 55xx, 56xx, 75xx processors.
+	  MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2
+	  Enables -march=corei7
+
+config MCOREI7AVX
+	bool "Intel Core 2nd Gen AVX"
+	---help---
+	  Select this for 2nd Gen Core processors including Sandy Bridge.
+	  SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AES, PCLMUL 
+	  Enables -march=corei7-avx
+
+config MCOREAVXI
+	bool "Intel Core 3rd Gen AVX"
+	---help---
+	  Select this for 3rd Gen Core processors including Ivy Bridge.
+	  SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AES, PCLMUL, FSGSBASE, RDRND, F16C
+	  Enables -march=core-avx-i
+
+config MCOREAVX2
+	bool "Intel Core AVX2"
+	---help---
+	  Select this for AVX2 enabled processors including Haswell.
+	  Enables -march=core-avx2
+ 
+config MNATIVE
+ bool "Native optimizations autodetected by GCC"
+ ---help---
+   GCC 4.2 and above support -march=native, which automatically detects
+   the optimum settings to use based on your processor. -march=native 
+   also detects and applies additional settings beyond -march specific
+   to your CPU, (eg. -msse4). Unless you have a specific reason not to
+   (e.g. distcc cross-compiling), you should probably be using
+   -march=native rather than anything listed below.
+   Enables -march=native
+ 
 config GENERIC_CPU
 	bool "Generic-x86-64"
 	depends on X86_64
@@ -300,7 +382,7 @@
 config X86_L1_CACHE_SHIFT
 	int
 	default "7" if MPENTIUM4 || MPSC
-	default "6" if MK7 || MK8 || MPENTIUMM || MCORE2 || MATOM || MVIAC7 || X86_GENERIC || GENERIC_CPU
+	default "6" if MK7 || MK8 || MK10 || MBARCELONA || MK14 || MK16 || MK15 || MK15II  || MPENTIUMM || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MATOM || MVIAC7 || X86_GENERIC || MNATIVE || GENERIC_CPU
 	default "4" if MELAN || M486 || MGEODEGX1
 	default "5" if MWINCHIP3D || MWINCHIPC6 || MCRUSOE || MEFFICEON || MCYRIXIII || MK6 || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || M586 || MVIAC3_2 || MGEODE_LX
 
@@ -331,11 +413,11 @@
 
 config X86_INTEL_USERCOPY
 	def_bool y
-	depends on MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M586MMX || X86_GENERIC || MK8 || MK7 || MEFFICEON || MCORE2
+	depends on MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M586MMX || MNATIVE || X86_GENERIC || MK8 || MK7 || MK10 || MBARCELONA || MEFFICEON || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2
 
 config X86_USE_PPRO_CHECKSUM
 	def_bool y
-	depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MK8 || MVIAC3_2 || MVIAC7 || MEFFICEON || MGEODE_LX || MCORE2 || MATOM
+	depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MK7 || MK6 || MK10 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MK8 || MVIAC3_2 || MVIAC7 || MEFFICEON || MGEODE_LX || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MATOM || MNATIVE
 
 config X86_USE_3DNOW
 	def_bool y
@@ -363,17 +445,17 @@
 
 config X86_TSC
 	def_bool y
-	depends on ((MWINCHIP3D || MCRUSOE || MEFFICEON || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || MK8 || MVIAC3_2 || MVIAC7 || MGEODEGX1 || MGEODE_LX || MCORE2 || MATOM) && !X86_NUMAQ) || X86_64
+	depends on ((MWINCHIP3D || MCRUSOE || MEFFICEON || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || MK8 || MK10 || MBARCELONA || MK14  || MK16 || MK15 || MK15II || MVIAC3_2 || MVIAC7 || MGEODEGX1 || MGEODE_LX || MCORE2 || MCOREI7 || MCOREI7-AVX || MATOM) && !X86_NUMAQ) || X86_64 || MNATIVE
 
 config X86_CMPXCHG64
 	def_bool y
-	depends on X86_PAE || X86_64 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MATOM
+	depends on X86_PAE || X86_64 || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MATOM || MNATIVE
 
 # this should be set for all -march=.. options where the compiler
 # generates cmov.
 config X86_CMOV
 	def_bool y
-	depends on (MK8 || MK7 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MVIAC3_2 || MVIAC7 || MCRUSOE || MEFFICEON || X86_64 || MATOM || MGEODE_LX)
+	depends on (MK8 || MK10 || MBARCELONA || MK14  || MK16 || MK15 || MK15II || MK7 || MCORE2 || MCOREI7 || MCOREI7AVX || MCOREAVXI || MCOREAVX2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MVIAC3_2 || MVIAC7 || MCRUSOE || MEFFICEON || X86_64 || MNATIVE || MATOM || MGEODE_LX)
 
 config X86_MINIMUM_CPU_FAMILY
 	int
diff -Naur linux-3.10/arch/x86/Makefile linux-3.10-new/arch/x86/Makefile
--- linux-3.10/arch/x86/Makefile	2013-06-30 22:13:29.000000000 +0000
+++ linux-3.10-new/arch/x86/Makefile	2013-10-02 23:01:49.114911170 +0000
@@ -60,14 +60,29 @@
 	# Use -mpreferred-stack-boundary=3 if supported.
 	KBUILD_CFLAGS += $(call cc-option,-mno-sse -mpreferred-stack-boundary=3)
 
-        # FIXME - should be integrated in Makefile.cpu (Makefile_32.cpu)
+         # FIXME - should be integrated in Makefile.cpu (Makefile_32.cpu)
+        cflags-$(CONFIG_MNATIVE) += $(call cc-option,-march=native)
         cflags-$(CONFIG_MK8) += $(call cc-option,-march=k8)
-        cflags-$(CONFIG_MPSC) += $(call cc-option,-march=nocona)
-
-        cflags-$(CONFIG_MCORE2) += \
-                $(call cc-option,-march=core2,$(call cc-option,-mtune=generic))
+        cflags-$(CONFIG_MK10) += $(call cc-option,-march=amdfam10)
+        cflags-$(CONFIG_MBARCELONA) += $(call cc-option,-march=barcelona)
+        cflags-$(CONFIG_MK14) += $(call cc-option,-march=btver1)
+        cflags-$(CONFIG_MK16) += $(call cc-option,-march=btver2)
+        cflags-$(CONFIG_MK15) += $(call cc-option,-march=bdver1)
+        cflags-$(CONFIG_MK15II) += $(call cc-option,-march=bdver2)
+        cflags-$(CONFIG_MPSC) += $(call cc-option,-march=nocona) 
 	cflags-$(CONFIG_MATOM) += $(call cc-option,-march=atom) \
 		$(call cc-option,-mtune=atom,$(call cc-option,-mtune=generic))
+        cflags-$(CONFIG_MCORE2) += \
+                $(call cc-option,-march=core2,$(call cc-option,-mtune=core2))
+        cflags-$(CONFIG_MCOREI7) += \
+                $(call cc-option,-march=corei7,$(call cc-option,-mtune=corei7))
+        cflags-$(CONFIG_MCOREI7AVX) += \
+                $(call cc-option,-march=corei7-avx,$(call cc-option,-mtune=corei7-avx))
+        cflags-$(CONFIG_MCOREAVXI) += \
+                $(call cc-option,-march=core-avx-i,$(call cc-option,-mtune=core-avx-i))
+        cflags-$(CONFIG_MCOREAVX2) += \
+                $(call cc-option,-march=core-avx2,$(call cc-option,-mtune=core-avx2))
+
         cflags-$(CONFIG_GENERIC_CPU) += $(call cc-option,-mtune=generic)
         KBUILD_CFLAGS += $(cflags-y)
 
diff -Naur linux-3.10/arch/x86/Makefile_32.cpu linux-3.10-new/arch/x86/Makefile_32.cpu
--- linux-3.10/arch/x86/Makefile_32.cpu	2013-06-30 22:13:29.000000000 +0000
+++ linux-3.10-new/arch/x86/Makefile_32.cpu	2013-10-02 23:01:49.114911170 +0000
@@ -20,21 +20,31 @@
 cflags-$(CONFIG_MPENTIUMM)	+= -march=i686 $(call tune,pentium3)
 cflags-$(CONFIG_MPENTIUM4)	+= -march=i686 $(call tune,pentium4)
 cflags-$(CONFIG_MK6)		+= -march=k6
-# Please note, that patches that add -march=athlon-xp and friends are pointless.
-# They make zero difference whatsosever to performance at this time.
+ # Please note, that patches that add -march=athlon-xp and friends are pointless.
+ # They make zero difference whatsosever to performance at this time.
 cflags-$(CONFIG_MK7)		+= -march=athlon
+cflags-$(CONFIG_MNATIVE) += $(call cc-option,-march=native)
 cflags-$(CONFIG_MK8)		+= $(call cc-option,-march=k8,-march=athlon)
+cflags-$(CONFIG_MK10)	+= $(call cc-option,-march=amdfam10,-march=athlon)
+cflags-$(CONFIG_MBARCELONA)	+= $(call cc-option,-march=barcelona,-march=athlon)
+cflags-$(CONFIG_MK14)	+= $(call cc-option,-march=btver1,-march=athlon)
+cflags-$(CONFIG_MK16)	+= $(call cc-option,-march=btver2,-march=athlon)
+cflags-$(CONFIG_MK15)	+= $(call cc-option,-march=bdver1,-march=athlon)
+cflags-$(CONFIG_MK15II)	+= $(call cc-option,-march=bdver2,-march=athlon)
 cflags-$(CONFIG_MCRUSOE)	+= -march=i686 $(align)-functions=0 $(align)-jumps=0 $(align)-loops=0
 cflags-$(CONFIG_MEFFICEON)	+= -march=i686 $(call tune,pentium3) $(align)-functions=0 $(align)-jumps=0 $(align)-loops=0
 cflags-$(CONFIG_MWINCHIPC6)	+= $(call cc-option,-march=winchip-c6,-march=i586)
 cflags-$(CONFIG_MWINCHIP3D)	+= $(call cc-option,-march=winchip2,-march=i586)
 cflags-$(CONFIG_MCYRIXIII)	+= $(call cc-option,-march=c3,-march=i486) $(align)-functions=0 $(align)-jumps=0 $(align)-loops=0
-cflags-$(CONFIG_MVIAC3_2)	+= $(call cc-option,-march=c3-2,-march=i686)
 cflags-$(CONFIG_MVIAC7)		+= -march=i686
 cflags-$(CONFIG_MCORE2)		+= -march=i686 $(call tune,core2)
+cflags-$(CONFIG_MCOREI7)	+= -march=i686 $(call tune,corei7)
+cflags-$(CONFIG_MCOREI7AVX)	+= -march=i686 $(call tune,corei7-avx)
+cflags-$(CONFIG_MCOREAVXI)	+= -march=i686 $(call tune,core-avx-i)
+cflags-$(CONFIG_MCOREAVX2)	+= -march=i686 $(call tune,core-avx2)
 cflags-$(CONFIG_MATOM)		+= $(call cc-option,-march=atom,$(call cc-option,-march=core2,-march=i686)) \
-	$(call cc-option,-mtune=atom,$(call cc-option,-mtune=generic))
-
+    	$(call cc-option,-mtune=atom,$(call cc-option,-mtune=generic))
+ 
 # AMD Elan support
 cflags-$(CONFIG_MELAN)		+= -march=i486
