Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
| Date             : Wed Sep  6 15:09:38 2017
| Host             : leopard-ubuntu running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file system_design_power_routed.rpt -pb system_design_power_summary_routed.pb
| Design           : system_design
| Device           : xc7vx690tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.448 |
| Dynamic (W)              | 0.121 |
| Device Static (W)        | 0.328 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.033 |        3 |       --- |             --- |
| Slice Logic             |     0.011 |     5644 |       --- |             --- |
|   LUT as Logic          |     0.010 |     2126 |    433200 |            0.49 |
|   Register              |    <0.001 |     2809 |    866400 |            0.32 |
|   CARRY4                |    <0.001 |       46 |    108300 |            0.04 |
|   F7/F8 Muxes           |    <0.001 |       13 |    433200 |           <0.01 |
|   Others                |     0.000 |      192 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       17 |    174200 |           <0.01 |
| Signals                 |     0.012 |     4458 |       --- |             --- |
| Block RAM               |     0.064 |       16 |      1470 |            1.08 |
| I/O                     |     0.001 |      296 |       850 |           34.82 |
| Static Power            |     0.328 |          |           |                 |
| Total                   |     0.448 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.305 |       0.116 |      0.190 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| system_design                                                     |     0.121 |
|   comp_unit                                                       |    <0.001 |
|   controller                                                      |     0.018 |
|     U0                                                            |     0.018 |
|       gext_inst.abcv4_0_ext_inst                                  |     0.018 |
|         GEN_AXI4.I_FULL_AXI                                       |     0.018 |
|           GEN_ARB.I_SNG_PORT                                      |    <0.001 |
|           I_RD_CHNL                                               |     0.015 |
|             I_WRAP_BRST                                           |    <0.001 |
|           I_WR_CHNL                                               |     0.002 |
|             BID_FIFO                                              |    <0.001 |
|             I_WRAP_BRST                                           |    <0.001 |
|   dma                                                             |     0.030 |
|     U0                                                            |     0.030 |
|       GEN_SG_ENGINE.I_SG_ENGINE                                   |     0.010 |
|         GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                          |    <0.001 |
|           I_UPDT_CMDSTS_IF                                        |    <0.001 |
|           I_UPDT_SG                                               |    <0.001 |
|         GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                         |     0.002 |
|           GEN_QUEUE.I_UPDT_DESC_QUEUE                             |     0.002 |
|         I_SG_AXI_DATAMOVER                                        |     0.003 |
|           GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                     |    <0.001 |
|             I_ADDR_CNTL                                           |    <0.001 |
|             I_CMD_STATUS                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                  |    <0.001 |
|               I_CMD_FIFO                                          |    <0.001 |
|             I_MSTR_SCC                                            |    <0.001 |
|             I_RD_DATA_CNTL                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                     |    <0.001 |
|           GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                     |     0.002 |
|             I_ADDR_CNTL                                           |    <0.001 |
|             I_CMD_STATUS                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                  |    <0.001 |
|               I_CMD_FIFO                                          |    <0.001 |
|             I_MSTR_SCC                                            |    <0.001 |
|             I_RESET                                               |    <0.001 |
|             I_WR_DATA_CNTL                                        |    <0.001 |
|             I_WR_STATUS_CNTLR                                     |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|         I_SG_FETCH_MNGR                                           |    <0.001 |
|           I_FTCH_CMDSTS_IF                                        |    <0.001 |
|           I_FTCH_PNTR_MNGR                                        |    <0.001 |
|           I_FTCH_SG                                               |    <0.001 |
|         I_SG_FETCH_QUEUE                                          |     0.004 |
|           GEN_QUEUE.FTCH_QUEUE_I                                  |     0.002 |
|       I_AXI_DMA_REG_MODULE                                        |    <0.001 |
|         GEN_AXI_LITE_IF.AXI_LITE_IF_I                             |    <0.001 |
|         GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                    |    <0.001 |
|       I_MM2S_DMA_MNGR                                             |     0.002 |
|         GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF |     0.001 |
|           GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO   |    <0.001 |
|             I_SRL_FIFO_RBU_F                                      |    <0.001 |
|               CNTR_INCR_DECR_ADDN_F_I                             |    <0.001 |
|               DYNSHREG_F_I                                        |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM    |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                        |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                      |    <0.001 |
|       I_PRMRY_DATAMOVER                                           |     0.017 |
|         GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                         |     0.017 |
|           ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                        |     0.008 |
|           GEN_INCLUDE_MM2S_SF.I_RD_SF                             |     0.003 |
|             I_DATA_FIFO                                           |     0.003 |
|               BLK_MEM.I_SYNC_FIFOGEN_FIFO                         |     0.003 |
|                 FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                 |     0.003 |
|                   inst_fifo_gen                                   |     0.003 |
|                     gconvfifo.rf                                  |     0.003 |
|                       grf.rf                                      |     0.003 |
|                         gntv_or_sync_fifo.gl0.rd                  |    <0.001 |
|                           gr1.rfwft                               |    <0.001 |
|                           grss.gdc.dc                             |    <0.001 |
|                             gsym_dc.dc                            |    <0.001 |
|                           grss.rsts                               |    <0.001 |
|                           rpntr                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                  |    <0.001 |
|                           gwss.wsts                               |    <0.001 |
|                           wpntr                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                     |     0.002 |
|                           gbm.gbmg.gbmgb.ngecc.bmg                |     0.002 |
|                             inst_blk_mem_gen                      |     0.002 |
|                               gnativebmg.native_blk_mem_gen       |     0.002 |
|                                 valid.cstr                        |     0.002 |
|                                   ramloop[0].ram.r                |    <0.001 |
|                                     prim_noinit.ram               |    <0.001 |
|                                   ramloop[1].ram.r                |    <0.001 |
|                                     prim_noinit.ram               |    <0.001 |
|                                   ramloop[2].ram.r                |    <0.001 |
|                                     prim_noinit.ram               |    <0.001 |
|                                   ramloop[3].ram.r                |    <0.001 |
|                                     prim_noinit.ram               |    <0.001 |
|                                   ramloop[4].ram.r                |    <0.001 |
|                                     prim_noinit.ram               |    <0.001 |
|             OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                         |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                         |    <0.001 |
|           I_ADDR_CNTL                                             |    <0.001 |
|           I_CMD_STATUS                                            |    <0.001 |
|             GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                    |    <0.001 |
|             I_CMD_FIFO                                            |    <0.001 |
|           I_MSTR_PCC                                              |     0.003 |
|           I_RD_DATA_CNTL                                          |     0.001 |
|           I_RD_STATUS_CNTLR                                       |    <0.001 |
|           I_RESET                                                 |    <0.001 |
|       I_RST_MODULE                                                |    <0.001 |
|         GEN_RESET_FOR_MM2S.RESET_I                                |    <0.001 |
|         REG_HRD_RST                                               |    <0.001 |
|         REG_HRD_RST_OUT                                           |    <0.001 |
|       I_S2MM_DMA_MNGR                                             |     0.000 |
|   dout_bram                                                       |     0.040 |
|     U0                                                            |     0.040 |
|       inst_blk_mem_gen                                            |     0.040 |
|         gnativebmg.native_blk_mem_gen                             |     0.040 |
|           valid.cstr                                              |     0.040 |
|             ramloop[0].ram.r                                      |     0.003 |
|               prim_noinit.ram                                     |     0.003 |
|             ramloop[1].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[2].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[3].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[4].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[5].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[6].ram.r                                      |     0.005 |
|               prim_noinit.ram                                     |     0.005 |
|             ramloop[7].ram.r                                      |     0.007 |
|               prim_noinit.ram                                     |     0.007 |
|   sg_bram_controller_inst                                         |     0.007 |
|     U0                                                            |     0.007 |
|       gext_inst.abcv4_0_ext_inst                                  |     0.007 |
|         GEN_AXI4.I_FULL_AXI                                       |     0.007 |
|           GEN_ARB.I_SNG_PORT                                      |     0.001 |
|           I_RD_CHNL                                               |     0.004 |
|             I_WRAP_BRST                                           |    <0.001 |
|           I_WR_CHNL                                               |     0.002 |
|             I_WRAP_BRST                                           |    <0.001 |
|   sg_bram_inst                                                    |     0.023 |
|     U0                                                            |     0.023 |
|       inst_blk_mem_gen                                            |     0.023 |
|         gnativebmg.native_blk_mem_gen                             |     0.023 |
|           valid.cstr                                              |     0.023 |
|             ramloop[0].ram.r                                      |     0.006 |
|               prim_noinit.ram                                     |     0.006 |
|             ramloop[1].ram.r                                      |     0.006 |
|               prim_noinit.ram                                     |     0.006 |
|             ramloop[2].ram.r                                      |     0.006 |
|               prim_noinit.ram                                     |     0.006 |
|             ramloop[3].ram.r                                      |     0.006 |
|               prim_noinit.ram                                     |     0.006 |
|   shift                                                           |    <0.001 |
|   wbram                                                           |    <0.001 |
+-------------------------------------------------------------------+-----------+


