--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ChipScope_TB.twx ChipScope_TB.ncd -o ChipScope_TB.twr
ChipScope_TB.pcf -ucf otmb2019.ucf

Design file:              ChipScope_TB.ncd
Physical constraint file: ChipScope_TB.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk40n
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
_ccb_rx<2>  |    0.950(R)|      SLOW  |    0.137(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<3>  |    0.911(R)|      SLOW  |    0.179(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<4>  |    0.976(R)|      SLOW  |    0.154(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<5>  |    0.893(R)|      SLOW  |    0.197(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<6>  |    0.957(R)|      SLOW  |    0.142(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<7>  |    0.936(R)|      SLOW  |    0.160(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<10> |    0.898(R)|      SLOW  |    0.192(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk40p
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
_ccb_rx<2>  |    0.950(R)|      SLOW  |    0.137(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<3>  |    0.911(R)|      SLOW  |    0.179(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<4>  |    0.976(R)|      SLOW  |    0.154(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<5>  |    0.893(R)|      SLOW  |    0.197(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<6>  |    0.957(R)|      SLOW  |    0.142(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<7>  |    0.936(R)|      SLOW  |    0.160(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
_ccb_rx<10> |    0.898(R)|      SLOW  |    0.192(R)|      FAST  |top_tb/clk40_BUFG |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk40n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    5.759|         |         |         |
clk40p         |    5.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    5.759|         |         |         |
clk40p         |    5.759|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 21 04:48:05 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5018 MB



