Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 15:47:23 2024
| Host         : PortatilMarcos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     126         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (291)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (291)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_CompSecuencia/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_CompSecuencia/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_CompSecuencia/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_CompSecuencia/i_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_Controlador_de_Sec/cur_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Controlador_de_Sec/indice_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Controlador_de_Sec/indice_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Controlador_de_Sec/indice_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Controlador_de_Sec/indice_reg[3]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: inst_DivisorReloj/clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[6][1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[8][1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: inst_GenSecuencia/sec_generada_s_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_GenSecuencia/sec_lista_s_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[1].botones_edgecntr/sreg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[1].botones_edgecntr/sreg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[2].botones_edgecntr/sreg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[2].botones_edgecntr/sreg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[3].botones_edgecntr/sreg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[3].botones_edgecntr/sreg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[4].botones_edgecntr/sreg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_edgecntr[4].botones_edgecntr/sreg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_temporizador/fin_tiempo_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  292          inf        0.000                      0                  292           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.429ns (51.676%)  route 4.142ns (48.324%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.237     1.755    inst_controlador_nivel/Q[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.153     1.908 r  inst_controlador_nivel/display_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.905     4.813    display_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.572 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.572    display[5]
    R10                                                               r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 4.390ns (52.658%)  route 3.947ns (47.342%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=26, routed)          1.360     1.816    inst_controlador_nivel/Q[2]
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.154     1.970 r  inst_controlador_nivel/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.587     4.557    display_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.337 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.337    display[6]
    T10                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.203ns (51.249%)  route 3.998ns (48.751%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=24, routed)          1.666     2.184    inst_controlador_nivel/Q[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.124     2.308 r  inst_controlador_nivel/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.331     4.640    display_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.201 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.201    display[1]
    T11                                                               r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.179ns (52.899%)  route 3.721ns (47.101%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=24, routed)          1.674     2.192    inst_controlador_nivel/Q[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     2.316 r  inst_controlador_nivel/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.048     4.363    display_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.901 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.901    display[0]
    L18                                                               r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.192ns (53.753%)  route 3.607ns (46.247%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=24, routed)          1.018     1.536    inst_controlador_nivel/Q[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     1.660 r  inst_controlador_nivel/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.589     4.249    display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.799 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.799    display[3]
    K13                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.365ns (56.872%)  route 3.310ns (43.128%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=24, routed)          1.018     1.536    inst_controlador_nivel/Q[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.152     1.688 r  inst_controlador_nivel/display_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.292     3.980    display_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     7.675 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.675    display[4]
    K16                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.176ns (55.879%)  route 3.297ns (44.121%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=24, routed)          1.319     1.837    inst_controlador_nivel/Q[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.124     1.961 r  inst_controlador_nivel/display_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.978     3.939    display_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.472 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.472    display[2]
    P15                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_GenSecuencia/sec_generada_s_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_GenSecuencia/sec_generada_s_reg[0][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 1.076ns (15.114%)  route 6.043ns (84.886%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/Q
                         net (fo=5, routed)           1.796     2.252    inst_GenSecuencia/sec_generada[1][0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124     2.376 r  inst_GenSecuencia/i_reg[3]_i_24/O
                         net (fo=2, routed)           0.952     3.328    inst_GenSecuencia/i_reg[3]_i_24_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     3.452 f  inst_GenSecuencia/i_reg[3]_i_11/O
                         net (fo=1, routed)           0.452     3.904    inst_CompSecuencia/sec_generada_s_reg[6][1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.028 f  inst_CompSecuencia/i_reg[3]_i_4/O
                         net (fo=7, routed)           1.079     5.107    inst_edgecntr[4].botones_edgecntr/sec_generada_s_reg[6][1]_1
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     5.231 r  inst_edgecntr[4].botones_edgecntr/sec_generada_s[0][1]_i_1/O
                         net (fo=22, routed)          1.201     6.432    inst_GenSecuencia/sec_generada_s_reg[6][1]_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.556 r  inst_GenSecuencia/sec_generada_s[0][0]_i_1/O
                         net (fo=2, routed)           0.563     7.119    inst_GenSecuencia/sec_generada_s[0][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  inst_GenSecuencia/sec_generada_s_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_GenSecuencia/sec_generada_s_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_GenSecuencia/sec_generada_s_reg[8][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 1.076ns (15.114%)  route 6.043ns (84.886%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/Q
                         net (fo=5, routed)           1.796     2.252    inst_GenSecuencia/sec_generada[1][0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124     2.376 r  inst_GenSecuencia/i_reg[3]_i_24/O
                         net (fo=2, routed)           0.952     3.328    inst_GenSecuencia/i_reg[3]_i_24_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     3.452 f  inst_GenSecuencia/i_reg[3]_i_11/O
                         net (fo=1, routed)           0.452     3.904    inst_CompSecuencia/sec_generada_s_reg[6][1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.028 f  inst_CompSecuencia/i_reg[3]_i_4/O
                         net (fo=7, routed)           1.079     5.107    inst_edgecntr[4].botones_edgecntr/sec_generada_s_reg[6][1]_1
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     5.231 r  inst_edgecntr[4].botones_edgecntr/sec_generada_s[0][1]_i_1/O
                         net (fo=22, routed)          1.201     6.432    inst_GenSecuencia/sec_generada_s_reg[6][1]_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.556 r  inst_GenSecuencia/sec_generada_s[0][0]_i_1/O
                         net (fo=2, routed)           0.563     7.119    inst_GenSecuencia/sec_generada_s[0][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  inst_GenSecuencia/sec_generada_s_reg[8][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_GenSecuencia/sec_generada_s_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 1.312ns (19.264%)  route 5.499ns (80.736%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_GenSecuencia/sec_generada_s_reg[1][0]/Q
                         net (fo=5, routed)           1.796     2.252    inst_GenSecuencia/sec_generada[1][0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124     2.376 r  inst_GenSecuencia/i_reg[3]_i_24/O
                         net (fo=2, routed)           0.952     3.328    inst_GenSecuencia/i_reg[3]_i_24_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     3.452 r  inst_GenSecuencia/i_reg[3]_i_11/O
                         net (fo=1, routed)           0.452     3.904    inst_CompSecuencia/sec_generada_s_reg[6][1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.028 r  inst_CompSecuencia/i_reg[3]_i_4/O
                         net (fo=7, routed)           1.681     5.708    inst_edgecntr[4].botones_edgecntr/sec_generada_s_reg[6][1]_1
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.153     5.861 f  inst_edgecntr[4].botones_edgecntr/FSM_sequential_estado_actual[2]_i_3/O
                         net (fo=3, routed)           0.618     6.480    inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]_7
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.331     6.811 r  inst_controlador_nivel/FSM_sequential_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     6.811    inst_controlador_nivel/estado_siguiente[2]
    SLICE_X3Y84          FDCE                                         r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_debouncer[4].botones_debouncer/stable_button_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edgecntr[4].botones_edgecntr/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  inst_debouncer[4].botones_debouncer/stable_button_reg/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_debouncer[4].botones_debouncer/stable_button_reg/Q
                         net (fo=3, routed)           0.078     0.219    inst_edgecntr[4].botones_edgecntr/D[0]
    SLICE_X1Y78          FDRE                                         r  inst_edgecntr[4].botones_edgecntr/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_debouncer_accion/stable_button_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edgecntr_accion/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  inst_debouncer_accion/stable_button_reg/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_debouncer_accion/stable_button_reg/Q
                         net (fo=3, routed)           0.078     0.219    inst_edgecntr_accion/D[0]
    SLICE_X5Y77          FDRE                                         r  inst_edgecntr_accion/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_debouncer[2].botones_debouncer/stable_button_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edgecntr[2].botones_edgecntr/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  inst_debouncer[2].botones_debouncer/stable_button_reg/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_debouncer[2].botones_debouncer/stable_button_reg/Q
                         net (fo=3, routed)           0.088     0.229    inst_edgecntr[2].botones_edgecntr/D[0]
    SLICE_X0Y78          FDRE                                         r  inst_edgecntr[2].botones_edgecntr/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador_de_Sec/nxt_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Controlador_de_Sec/cur_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE                         0.000     0.000 r  inst_Controlador_de_Sec/nxt_state_reg/C
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Controlador_de_Sec/nxt_state_reg/Q
                         net (fo=1, routed)           0.110     0.251    inst_Controlador_de_Sec/nxt_state
    SLICE_X7Y84          FDRE                                         r  inst_Controlador_de_Sec/cur_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_edgecntr[3].botones_edgecntr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edgecntr[3].botones_edgecntr/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  inst_edgecntr[3].botones_edgecntr/sreg_reg[0]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_edgecntr[3].botones_edgecntr/sreg_reg[0]/Q
                         net (fo=5, routed)           0.111     0.252    inst_edgecntr[3].botones_edgecntr/Q[0]
    SLICE_X7Y80          FDRE                                         r  inst_edgecntr[3].botones_edgecntr/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync[2].botones_sync/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync[2].botones_sync/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  inst_sync[2].botones_sync/sreg_reg[1]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync[2].botones_sync/sreg_reg[1]/Q
                         net (fo=1, routed)           0.115     0.256    inst_sync[2].botones_sync/sreg_reg_n_0_[1]
    SLICE_X0Y78          FDRE                                         r  inst_sync[2].botones_sync/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync[3].botones_sync/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync[3].botones_sync/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  inst_sync[3].botones_sync/sreg_reg[1]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync[3].botones_sync/sreg_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    inst_sync[3].botones_sync/sreg_reg_n_0_[1]
    SLICE_X1Y80          FDRE                                         r  inst_sync[3].botones_sync/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync[4].botones_sync/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync[4].botones_sync/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  inst_sync[4].botones_sync/sreg_reg[1]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync[4].botones_sync/sreg_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    inst_sync[4].botones_sync/sreg_reg_n_0_[1]
    SLICE_X1Y78          FDRE                                         r  inst_sync[4].botones_sync/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_edgecntr_accion/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edgecntr_accion/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  inst_edgecntr_accion/sreg_reg[0]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_edgecntr_accion/sreg_reg[0]/Q
                         net (fo=2, routed)           0.134     0.262    inst_edgecntr_accion/sreg[0]
    SLICE_X5Y77          FDRE                                         r  inst_edgecntr_accion/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_GenSecuencia/sec_generada_s_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_CompSecuencia/sec_actual_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  inst_GenSecuencia/sec_generada_s_reg[3][0]/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_GenSecuencia/sec_generada_s_reg[3][0]/Q
                         net (fo=4, routed)           0.122     0.263    inst_CompSecuencia/sec_actual_reg[1][1]_i_10[0]
    SLICE_X6Y82          LDCE                                         r  inst_CompSecuencia/sec_actual_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





