{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 22:05:12 2012 " "Info: Processing started: Fri May 18 22:05:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file if_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_CLK " "Info: Found entity 1: IF_CLK" {  } { { "IF_CLK.v" "" { Text "C:/fpga/SDR_REV_A/IF_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file quad_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_GENERATOR " "Info: Found entity 1: QUAD_GENERATOR" {  } { { "QUAD_GENERATOR.v" "" { Text "C:/fpga/SDR_REV_A/QUAD_GENERATOR.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IF_SYNTH.v(64) " "Warning (10275): Verilog HDL Module Instantiation warning at IF_SYNTH.v(64): ignored dangling comma in List of Port Connections" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_synth.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file if_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_SYNTH " "Info: Found entity 1: IF_SYNTH" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEARTBEAT " "Info: Found entity 1: HEARTBEAT" {  } { { "HEARTBEAT.v" "" { Text "C:/fpga/SDR_REV_A/HEARTBEAT.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IF_SYNTH.v(64) " "Critical Warning (10846): Verilog HDL Instantiation warning at IF_SYNTH.v(64): instance has no name" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdr_rev_a.v 1 1 " "Warning: Using design file sdr_rev_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_REV_A " "Info: Found entity 1: SDR_REV_A" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sdr_rev_a.v(122) " "Critical Warning (10846): Verilog HDL Instantiation warning at sdr_rev_a.v(122): instance has no name" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDR_REV_A " "Info: Elaborating entity \"SDR_REV_A\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "quad_out sdr_rev_a.v(98) " "Warning (10858): Verilog HDL warning at sdr_rev_a.v(98): object quad_out used but never assigned" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_lock sdr_rev_a.v(99) " "Warning (10858): Verilog HDL warning at sdr_rev_a.v(99): object pll_lock used but never assigned" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "quad_out 0 sdr_rev_a.v(98) " "Warning (10030): Net \"quad_out\" at sdr_rev_a.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_lock 0 sdr_rev_a.v(99) " "Warning (10030): Net \"pll_lock\" at sdr_rev_a.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6..1\] sdr_rev_a.v(62) " "Warning (10034): Output port \"LED\[6..1\]\" at sdr_rev_a.v(62) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO sdr_rev_a.v(71) " "Warning (10034): Output port \"EPCS_ASDO\" at sdr_rev_a.v(71) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK sdr_rev_a.v(73) " "Warning (10034): Output port \"EPCS_DCLK\" at sdr_rev_a.v(73) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO sdr_rev_a.v(74) " "Warning (10034): Output port \"EPCS_NCSO\" at sdr_rev_a.v(74) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEARTBEAT HEARTBEAT:comb_10 " "Info: Elaborating entity \"HEARTBEAT\" for hierarchy \"HEARTBEAT:comb_10\"" {  } { { "sdr_rev_a.v" "comb_10" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Warning: Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Warning: Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Warning: Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Warning: Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Warning: Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Warning: Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Warning: Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Warning: Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Warning: Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Warning: Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Warning: Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Warning: Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Warning: Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[0\] " "Warning: Bidir \"A\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[1\] " "Warning: Bidir \"A\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[2\] " "Warning: Bidir \"A\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[3\] " "Warning: Bidir \"A\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[4\] " "Warning: Bidir \"A\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[5\] " "Warning: Bidir \"A\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[6\] " "Warning: Bidir \"A\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[7\] " "Warning: Bidir \"A\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[8\] " "Warning: Bidir \"A\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[9\] " "Warning: Bidir \"A\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[10\] " "Warning: Bidir \"A\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[11\] " "Warning: Bidir \"A\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[12\] " "Warning: Bidir \"A\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[13\] " "Warning: Bidir \"A\[13\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[14\] " "Warning: Bidir \"A\[14\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[15\] " "Warning: Bidir \"A\[15\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[16\] " "Warning: Bidir \"A\[16\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[17\] " "Warning: Bidir \"A\[17\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[18\] " "Warning: Bidir \"A\[18\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[19\] " "Warning: Bidir \"A\[19\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[20\] " "Warning: Bidir \"A\[20\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[21\] " "Warning: Bidir \"A\[21\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[22\] " "Warning: Bidir \"A\[22\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[23\] " "Warning: Bidir \"A\[23\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[24\] " "Warning: Bidir \"A\[24\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[25\] " "Warning: Bidir \"A\[25\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[26\] " "Warning: Bidir \"A\[26\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[27\] " "Warning: Bidir \"A\[27\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[28\] " "Warning: Bidir \"A\[28\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[29\] " "Warning: Bidir \"A\[29\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[30\] " "Warning: Bidir \"A\[30\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[31\] " "Warning: Bidir \"A\[31\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[32\] " "Warning: Bidir \"A\[32\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[33\] " "Warning: Bidir \"A\[33\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[0\] " "Warning: Bidir \"B\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[1\] " "Warning: Bidir \"B\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[2\] " "Warning: Bidir \"B\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[3\] " "Warning: Bidir \"B\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[4\] " "Warning: Bidir \"B\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[5\] " "Warning: Bidir \"B\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[6\] " "Warning: Bidir \"B\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[7\] " "Warning: Bidir \"B\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[8\] " "Warning: Bidir \"B\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[9\] " "Warning: Bidir \"B\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[10\] " "Warning: Bidir \"B\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[11\] " "Warning: Bidir \"B\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[12\] " "Warning: Bidir \"B\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[13\] " "Warning: Bidir \"B\[13\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[14\] " "Warning: Bidir \"B\[14\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[15\] " "Warning: Bidir \"B\[15\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[16\] " "Warning: Bidir \"B\[16\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[17\] " "Warning: Bidir \"B\[17\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[18\] " "Warning: Bidir \"B\[18\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[19\] " "Warning: Bidir \"B\[19\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[20\] " "Warning: Bidir \"B\[20\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[21\] " "Warning: Bidir \"B\[21\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[22\] " "Warning: Bidir \"B\[22\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[23\] " "Warning: Bidir \"B\[23\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[24\] " "Warning: Bidir \"B\[24\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[25\] " "Warning: Bidir \"B\[25\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[26\] " "Warning: Bidir \"B\[26\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[27\] " "Warning: Bidir \"B\[27\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[28\] " "Warning: Bidir \"B\[28\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[29\] GND pin " "Warning: The pin \"B\[29\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[30\] GND pin " "Warning: The pin \"B\[30\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[31\] GND pin " "Warning: The pin \"B\[31\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[32\] GND pin " "Warning: The pin \"B\[32\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[33\] GND pin " "Warning: The pin \"B\[33\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] GND " "Warning (13410): Pin \"LED\[1\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] GND " "Warning (13410): Pin \"LED\[2\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] GND " "Warning (13410): Pin \"LED\[4\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] GND " "Warning (13410): Pin \"LED\[5\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_ASDO GND " "Warning (13410): Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_DCLK GND " "Warning (13410): Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_NCSO GND " "Warning (13410): Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "Warning (15610): No output dependent on input pin \"EPCS_DATA0\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[0\] " "Warning (15610): No output dependent on input pin \"A_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[1\] " "Warning (15610): No output dependent on input pin \"A_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[0\] " "Warning (15610): No output dependent on input pin \"B_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[1\] " "Warning (15610): No output dependent on input pin \"B_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Info: Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Info: Implemented 81 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 22:05:13 2012 " "Info: Processing ended: Fri May 18 22:05:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 22:05:14 2012 " "Info: Processing started: Fri May 18 22:05:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDR_REV_A EP4CE22F17C6 " "Info: Selected device EP4CE22F17C6 for design \"SDR_REV_A\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info: Device EP4CE10F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info: Device EP4CE6F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info: Device EP4CE15F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "SDR_REV_A.SDC " "Info: Reading SDC File: 'SDR_REV_A.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 59 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 434 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y10 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Info: Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 72 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "Warning: 95 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Info: Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Info: Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Info: Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Info: Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 41 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Info: Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A_IN\[0\] 3.3-V LVTTL A8 " "Info: Pin A_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A_IN[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_IN\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 77 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A_IN\[1\] 3.3-V LVTTL B8 " "Info: Pin A_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A_IN[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_IN\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 78 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_IN\[0\] 3.3-V LVTTL T9 " "Info: Pin B_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B_IN[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_IN\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 113 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_IN\[1\] 3.3-V LVTTL R9 " "Info: Pin B_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B_IN[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_IN\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 114 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Info: Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Info: Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Info: Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Info: Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Info: Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Info: Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Info: Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Info: Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Info: Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Info: Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Info: Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Info: Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Info: Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVTTL D3 " "Info: Pin A\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVTTL C3 " "Info: Pin A\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVTTL A2 " "Info: Pin A\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVTTL A3 " "Info: Pin A\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVTTL B3 " "Info: Pin A\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVTTL B4 " "Info: Pin A\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVTTL A4 " "Info: Pin A\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVTTL B5 " "Info: Pin A\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVTTL A5 " "Info: Pin A\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVTTL D5 " "Info: Pin A\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVTTL B6 " "Info: Pin A\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVTTL A6 " "Info: Pin A\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVTTL B7 " "Info: Pin A\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVTTL D6 " "Info: Pin A\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVTTL A7 " "Info: Pin A\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVTTL C6 " "Info: Pin A\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVTTL C8 " "Info: Pin A\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVTTL E6 " "Info: Pin A\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[17] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVTTL E7 " "Info: Pin A\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[18] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVTTL D8 " "Info: Pin A\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[19] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVTTL E8 " "Info: Pin A\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[20] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVTTL F8 " "Info: Pin A\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[21] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVTTL F9 " "Info: Pin A\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[22] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 65 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVTTL E9 " "Info: Pin A\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[23] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 66 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVTTL C9 " "Info: Pin A\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[24] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 67 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVTTL D9 " "Info: Pin A\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[25] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 68 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVTTL E11 " "Info: Pin A\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[26] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 69 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVTTL E10 " "Info: Pin A\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[27] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 70 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVTTL C11 " "Info: Pin A\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[28] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVTTL B11 " "Info: Pin A\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[29] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 72 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVTTL A12 " "Info: Pin A\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[30] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 73 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVTTL D11 " "Info: Pin A\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[31] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 74 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[32\] 3.3-V LVTTL D12 " "Info: Pin A\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[32] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[32\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 75 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[33\] 3.3-V LVTTL B12 " "Info: Pin A\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[33] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[33\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[0\] 3.3-V LVTTL F13 " "Info: Pin B\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[1\] 3.3-V LVTTL T15 " "Info: Pin B\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 80 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[2\] 3.3-V LVTTL T14 " "Info: Pin B\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 81 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[3\] 3.3-V LVTTL T13 " "Info: Pin B\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 82 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[4\] 3.3-V LVTTL R13 " "Info: Pin B\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 83 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[5\] 3.3-V LVTTL T12 " "Info: Pin B\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 84 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[6\] 3.3-V LVTTL R12 " "Info: Pin B\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 85 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[7\] 3.3-V LVTTL T11 " "Info: Pin B\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 86 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[8\] 3.3-V LVTTL T10 " "Info: Pin B\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[9\] 3.3-V LVTTL R11 " "Info: Pin B\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[10\] 3.3-V LVTTL P11 " "Info: Pin B\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 89 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[11\] 3.3-V LVTTL R10 " "Info: Pin B\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 90 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[12\] 3.3-V LVTTL N12 " "Info: Pin B\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 91 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[13\] 3.3-V LVTTL P9 " "Info: Pin B\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 92 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[14\] 3.3-V LVTTL N9 " "Info: Pin B\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 93 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[15\] 3.3-V LVTTL N11 " "Info: Pin B\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 94 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[16\] 3.3-V LVTTL L16 " "Info: Pin B\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 95 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[17\] 3.3-V LVTTL K16 " "Info: Pin B\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[17] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 96 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[18\] 3.3-V LVTTL R16 " "Info: Pin B\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[18] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 97 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[19\] 3.3-V LVTTL L15 " "Info: Pin B\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[19] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 98 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[20\] 3.3-V LVTTL P15 " "Info: Pin B\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[20] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 99 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[21\] 3.3-V LVTTL P16 " "Info: Pin B\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[21] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 100 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[22\] 3.3-V LVTTL R14 " "Info: Pin B\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[22] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 101 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[23\] 3.3-V LVTTL N16 " "Info: Pin B\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[23] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 102 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[24\] 3.3-V LVTTL N15 " "Info: Pin B\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[24] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 103 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[25\] 3.3-V LVTTL P14 " "Info: Pin B\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[25] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 104 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[26\] 3.3-V LVTTL L14 " "Info: Pin B\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[26] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 105 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[27\] 3.3-V LVTTL N14 " "Info: Pin B\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[27] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 106 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[28\] 3.3-V LVTTL M10 " "Info: Pin B\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[28] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 107 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[29\] 3.3-V LVTTL L13 " "Info: Pin B\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[29] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 108 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[30\] 3.3-V LVTTL J16 " "Info: Pin B\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[30] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 109 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[31\] 3.3-V LVTTL K15 " "Info: Pin B\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[31] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 110 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[32\] 3.3-V LVTTL J13 " "Info: Pin B\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[32] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[32\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 111 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[33\] 3.3-V LVTTL J14 " "Info: Pin B\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[33] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[33\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 59 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 115 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Info: Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 72 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Warning: Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Info: Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Info: Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Info: Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Info: Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Info: Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Info: Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Info: Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Info: Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Info: Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Info: Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Info: Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Info: Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Info: Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[0\] a permanently disabled " "Info: Pin A\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[1\] a permanently disabled " "Info: Pin A\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[2\] a permanently disabled " "Info: Pin A\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[3\] a permanently disabled " "Info: Pin A\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[4\] a permanently disabled " "Info: Pin A\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[5\] a permanently disabled " "Info: Pin A\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[6\] a permanently disabled " "Info: Pin A\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[7\] a permanently disabled " "Info: Pin A\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[8\] a permanently disabled " "Info: Pin A\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[9\] a permanently disabled " "Info: Pin A\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[10\] a permanently disabled " "Info: Pin A\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[11\] a permanently disabled " "Info: Pin A\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[12\] a permanently disabled " "Info: Pin A\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[13\] a permanently disabled " "Info: Pin A\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[14\] a permanently disabled " "Info: Pin A\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[15\] a permanently disabled " "Info: Pin A\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[16\] a permanently disabled " "Info: Pin A\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[17\] a permanently disabled " "Info: Pin A\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[17] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[18\] a permanently disabled " "Info: Pin A\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[18] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[19\] a permanently disabled " "Info: Pin A\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[19] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[20\] a permanently disabled " "Info: Pin A\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[20] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[21\] a permanently disabled " "Info: Pin A\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[21] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[22\] a permanently disabled " "Info: Pin A\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[22] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 65 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[23\] a permanently disabled " "Info: Pin A\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[23] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 66 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[24\] a permanently disabled " "Info: Pin A\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[24] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 67 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[25\] a permanently disabled " "Info: Pin A\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[25] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 68 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[26\] a permanently disabled " "Info: Pin A\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[26] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 69 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[27\] a permanently disabled " "Info: Pin A\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[27] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 70 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[28\] a permanently disabled " "Info: Pin A\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[28] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[29\] a permanently disabled " "Info: Pin A\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[29] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 72 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[30\] a permanently disabled " "Info: Pin A\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[30] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 73 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[31\] a permanently disabled " "Info: Pin A\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[31] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 74 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[32\] a permanently disabled " "Info: Pin A\[32\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[32] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[32\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 75 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[33\] a permanently disabled " "Info: Pin A\[33\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { A[33] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[33\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[0\] a permanently disabled " "Info: Pin B\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[1\] a permanently disabled " "Info: Pin B\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 80 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[2\] a permanently disabled " "Info: Pin B\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 81 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[3\] a permanently disabled " "Info: Pin B\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 82 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[4\] a permanently disabled " "Info: Pin B\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 83 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[5\] a permanently disabled " "Info: Pin B\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 84 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[6\] a permanently disabled " "Info: Pin B\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 85 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[7\] a permanently disabled " "Info: Pin B\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 86 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[8\] a permanently disabled " "Info: Pin B\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[9\] a permanently disabled " "Info: Pin B\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[10\] a permanently disabled " "Info: Pin B\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 89 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[11\] a permanently disabled " "Info: Pin B\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 90 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[12\] a permanently disabled " "Info: Pin B\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 91 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[13\] a permanently disabled " "Info: Pin B\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 92 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[14\] a permanently disabled " "Info: Pin B\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 93 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[15\] a permanently disabled " "Info: Pin B\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 94 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[16\] a permanently disabled " "Info: Pin B\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 95 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[17\] a permanently disabled " "Info: Pin B\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[17] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 96 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[18\] a permanently disabled " "Info: Pin B\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[18] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 97 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[19\] a permanently disabled " "Info: Pin B\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[19] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 98 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[20\] a permanently disabled " "Info: Pin B\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[20] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 99 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[21\] a permanently disabled " "Info: Pin B\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[21] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 100 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[22\] a permanently disabled " "Info: Pin B\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[22] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 101 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[23\] a permanently disabled " "Info: Pin B\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[23] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 102 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[24\] a permanently disabled " "Info: Pin B\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[24] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 103 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[25\] a permanently disabled " "Info: Pin B\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[25] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 104 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[26\] a permanently disabled " "Info: Pin B\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[26] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 105 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[27\] a permanently disabled " "Info: Pin B\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[27] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 106 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[28\] a permanently disabled " "Info: Pin B\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[28] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 107 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[29\] a permanently enabled " "Info: Pin B\[29\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[29] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 108 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[30\] a permanently enabled " "Info: Pin B\[30\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[30] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 109 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[31\] a permanently enabled " "Info: Pin B\[31\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[31] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 110 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[32\] a permanently enabled " "Info: Pin B\[32\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[32] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[32\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 111 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[33\] a permanently enabled " "Info: Pin B\[33\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { B[33] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[33\]" } } } } { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/fpga/SDR_REV_A/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 22:05:24 2012 " "Info: Processing ended: Fri May 18 22:05:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 22:05:25 2012 " "Info: Processing started: Fri May 18 22:05:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 22:05:25 2012 " "Info: Processing started: Fri May 18 22:05:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDR_REV_A -c SDR_REV_A " "Info: Command: quartus_sta SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "SDR_REV_A.SDC " "Info: Reading SDC File: 'SDR_REV_A.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.445 " "Info: Worst-case setup slack is 16.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.445         0.000 CLOCK_50  " "Info:    16.445         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info: Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK_50  " "Info:     0.358         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Info: Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596         0.000 CLOCK_50  " "Info:     9.596         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 22:05:28 2012 " "Info: Processing ended: Fri May 18 22:05:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.825 " "Info: Worst-case setup slack is 16.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.825         0.000 CLOCK_50  " "Info:    16.825         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Info: Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLOCK_50  " "Info:     0.312         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Info: Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594         0.000 CLOCK_50  " "Info:     9.594         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.920 " "Info: Worst-case setup slack is 17.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.920         0.000 CLOCK_50  " "Info:    17.920         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Info: Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLOCK_50  " "Info:     0.187         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.272 " "Info: Worst-case minimum pulse width slack is 9.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.272         0.000 CLOCK_50  " "Info:     9.272         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 22:05:30 2012 " "Info: Processing ended: Fri May 18 22:05:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Info: Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
