Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Feb 15 16:02:09 2023
| Host         : marc-System-Product-Name running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : falling_sand_game_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1027)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1027)
---------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/SAND_CELL/base_address_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[9]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: SYNC_PULSE_GENERATOR/SYNC_PULSE_CLK/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                  710        0.136        0.000                      0                  710        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.458        0.000                      0                  710        0.136        0.000                      0                  710        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 VRAM_RAM/ram_reg_1_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_STATE_RAM/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.081ns (46.277%)  route 4.738ns (53.723%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.602     5.123    VRAM_RAM/clk_i_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  VRAM_RAM/ram_reg_1_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.995 r  VRAM_RAM/ram_reg_1_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.061    VRAM_RAM/ram_reg_1_0_n_2
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.486 f  VRAM_RAM/ram_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.625    10.111    VRAM_RAM/ram_reg_1_1_n_68
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.235 f  VRAM_RAM/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.000    10.235    VRAM_RAM/FSM_sequential_state_reg[1]_i_5_n_1
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    10.473 f  VRAM_RAM/FSM_sequential_state_reg_reg[1]_i_2/O
                         net (fo=39, routed)          0.363    10.836    GAME_STATE_CONTROLLER/SAND_CELL/vram_read_data_2
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.298    11.134 r  GAME_STATE_CONTROLLER/SAND_CELL/ram_reg_0_i_19/O
                         net (fo=26, routed)          1.068    12.202    GAME_STATE_CONTROLLER/SAND_CELL/FSM_sequential_state_reg_reg[1]_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I1_O)        0.124    12.326 r  GAME_STATE_CONTROLLER/SAND_CELL/ram_reg_0_i_11/O
                         net (fo=10, routed)          1.616    13.942    GAME_STATE_RAM/ADDRARDADDR[7]
    RAMB36_X2Y4          RAMB36E1                                     r  GAME_STATE_RAM/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.481    14.822    GAME_STATE_RAM/clk_i_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  GAME_STATE_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.400    GAME_STATE_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 GAME_STATE_CONTROLLER/write_vram_address_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM_RAM/ram_reg_1_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.214%)  route 0.494ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.445    GAME_STATE_CONTROLLER/clk_i_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  GAME_STATE_CONTROLLER/write_vram_address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  GAME_STATE_CONTROLLER/write_vram_address_reg_reg[13]/Q
                         net (fo=22, routed)          0.494     2.080    VRAM_RAM/Q[13]
    RAMB36_X2Y10         RAMB36E1                                     r  VRAM_RAM/ram_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.877     2.005    VRAM_RAM/clk_i_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  VRAM_RAM/ram_reg_1_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.944    VRAM_RAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   GAME_STATE_RAM/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C



