<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>
defines: 
time_elapsed: 0.764s
ram usage: 41240 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp51h3m30i/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:35</a>: Compile module &#34;work@pcx_data_px2&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>: Implicit port type (wire) for &#34;pcx_data_px2&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:35</a>: Top level module &#34;work@pcx_data_px2&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>: Cannot find a module definition for &#34;work@pcx_data_px2::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>: Cannot find a module definition for &#34;work@pcx_data_px2::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp51h3m30i/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pcx_data_px2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp51h3m30i/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp51h3m30i/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pcx_data_px2)
 |vpiName:work@pcx_data_px2
 |uhdmallPackages:
 \_package: builtin, parent:work@pcx_data_px2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@pcx_data_px2, file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:35, parent:work@pcx_data_px2
   |vpiDefName:work@pcx_data_px2
   |vpiFullName:work@pcx_data_px2
   |vpiPort:
   \_port: (pcx_data_px2), line:37
     |vpiName:pcx_data_px2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_px2), line:37
         |vpiName:pcx_data_px2
         |vpiFullName:work@pcx_data_px2.pcx_data_px2
   |vpiPort:
   \_port: (pcx_data_rdy_px2), line:37
     |vpiName:pcx_data_rdy_px2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_rdy_px2), line:37
         |vpiName:pcx_data_rdy_px2
         |vpiFullName:work@pcx_data_px2.pcx_data_rdy_px2
   |vpiPort:
   \_port: (pcx_stall_pq_buf), line:37
     |vpiName:pcx_stall_pq_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_stall_pq_buf), line:37
         |vpiName:pcx_stall_pq_buf
         |vpiFullName:work@pcx_data_px2.pcx_stall_pq_buf
   |vpiPort:
   \_port: (so), line:37
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:37
         |vpiName:so
         |vpiFullName:work@pcx_data_px2.so
   |vpiPort:
   \_port: (pcx_data_px_l), line:39
     |vpiName:pcx_data_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_px_l), line:39
         |vpiName:pcx_data_px_l
         |vpiFullName:work@pcx_data_px2.pcx_data_px_l
   |vpiPort:
   \_port: (pcx_data_rdy_px), line:39
     |vpiName:pcx_data_rdy_px
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_rdy_px), line:39
         |vpiName:pcx_data_rdy_px
         |vpiFullName:work@pcx_data_px2.pcx_data_rdy_px
   |vpiPort:
   \_port: (pcx_stall_pq), line:39
     |vpiName:pcx_stall_pq
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_stall_pq), line:39
         |vpiName:pcx_stall_pq
         |vpiFullName:work@pcx_data_px2.pcx_stall_pq
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@pcx_data_px2.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@pcx_data_px2.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@pcx_data_px2.se
   |vpiContAssign:
   \_cont_assign: , line:69
     |vpiRhs:
     \_operation: , line:69
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (pcx_data_px2_l), line:69
         |vpiName:pcx_data_px2_l
         |vpiFullName:work@pcx_data_px2.pcx_data_px2_l
     |vpiLhs:
     \_ref_obj: (pcx_data_px2), line:69
       |vpiName:pcx_data_px2
       |vpiFullName:work@pcx_data_px2.pcx_data_px2
   |vpiContAssign:
   \_cont_assign: , line:82
     |vpiRhs:
     \_ref_obj: (pcx_stall_pq), line:82
       |vpiName:pcx_stall_pq
       |vpiFullName:work@pcx_data_px2.pcx_stall_pq
     |vpiLhs:
     \_ref_obj: (pcx_stall_pq_buf), line:82
       |vpiName:pcx_stall_pq_buf
       |vpiFullName:work@pcx_data_px2.pcx_stall_pq_buf
   |vpiNet:
   \_logic_net: (pcx_data_px2_l), line:58
     |vpiName:pcx_data_px2_l
     |vpiFullName:work@pcx_data_px2.pcx_data_px2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (pcx_data_px2), line:37
   |vpiNet:
   \_logic_net: (pcx_data_rdy_px2), line:37
   |vpiNet:
   \_logic_net: (pcx_stall_pq_buf), line:37
   |vpiNet:
   \_logic_net: (so), line:37
   |vpiNet:
   \_logic_net: (pcx_data_px_l), line:39
   |vpiNet:
   \_logic_net: (pcx_data_rdy_px), line:39
   |vpiNet:
   \_logic_net: (pcx_stall_pq), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@pcx_data_px2 (work@pcx_data_px2), file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:35
   |vpiDefName:work@pcx_data_px2
   |vpiName:work@pcx_data_px2
   |vpiPort:
   \_port: (pcx_data_px2), line:37, parent:work@pcx_data_px2
     |vpiName:pcx_data_px2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_px2), line:37, parent:work@pcx_data_px2
         |vpiName:pcx_data_px2
         |vpiFullName:work@pcx_data_px2.pcx_data_px2
   |vpiPort:
   \_port: (pcx_data_rdy_px2), line:37, parent:work@pcx_data_px2
     |vpiName:pcx_data_rdy_px2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_rdy_px2), line:37, parent:work@pcx_data_px2
         |vpiName:pcx_data_rdy_px2
         |vpiFullName:work@pcx_data_px2.pcx_data_rdy_px2
   |vpiPort:
   \_port: (pcx_stall_pq_buf), line:37, parent:work@pcx_data_px2
     |vpiName:pcx_stall_pq_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_stall_pq_buf), line:37, parent:work@pcx_data_px2
         |vpiName:pcx_stall_pq_buf
         |vpiFullName:work@pcx_data_px2.pcx_stall_pq_buf
   |vpiPort:
   \_port: (so), line:37, parent:work@pcx_data_px2
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:37, parent:work@pcx_data_px2
         |vpiName:so
         |vpiFullName:work@pcx_data_px2.so
   |vpiPort:
   \_port: (pcx_data_px_l), line:39, parent:work@pcx_data_px2
     |vpiName:pcx_data_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_px_l), line:39, parent:work@pcx_data_px2
         |vpiName:pcx_data_px_l
         |vpiFullName:work@pcx_data_px2.pcx_data_px_l
   |vpiPort:
   \_port: (pcx_data_rdy_px), line:39, parent:work@pcx_data_px2
     |vpiName:pcx_data_rdy_px
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_data_rdy_px), line:39, parent:work@pcx_data_px2
         |vpiName:pcx_data_rdy_px
         |vpiFullName:work@pcx_data_px2.pcx_data_rdy_px
   |vpiPort:
   \_port: (pcx_stall_pq), line:39, parent:work@pcx_data_px2
     |vpiName:pcx_stall_pq
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_stall_pq), line:39, parent:work@pcx_data_px2
         |vpiName:pcx_stall_pq
         |vpiFullName:work@pcx_data_px2.pcx_stall_pq
   |vpiPort:
   \_port: (rclk), line:39, parent:work@pcx_data_px2
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@pcx_data_px2
         |vpiName:rclk
         |vpiFullName:work@pcx_data_px2.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@pcx_data_px2
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@pcx_data_px2
         |vpiName:si
         |vpiFullName:work@pcx_data_px2.si
   |vpiPort:
   \_port: (se), line:39, parent:work@pcx_data_px2
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@pcx_data_px2
         |vpiName:se
         |vpiFullName:work@pcx_data_px2.se
   |vpiModule:
   \_module: work@pcx_data_px2::dff_s (dff_cpx_data), file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:61, parent:work@pcx_data_px2
     |vpiDefName:work@pcx_data_px2::dff_s
     |vpiName:dff_cpx_data
     |vpiFullName:work@pcx_data_px2.dff_cpx_data
     |vpiPort:
     \_port: (din), parent:dff_cpx_data
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (pcx_data_px_l), line:62
         |vpiName:pcx_data_px_l
         |vpiActual:
         \_logic_net: (pcx_data_px_l), line:39, parent:work@pcx_data_px2
     |vpiPort:
     \_port: (q), parent:dff_cpx_data
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (pcx_data_px2_l), line:63
         |vpiName:pcx_data_px2_l
         |vpiActual:
         \_logic_net: (pcx_data_px2_l), line:58, parent:work@pcx_data_px2
           |vpiName:pcx_data_px2_l
           |vpiFullName:work@pcx_data_px2.pcx_data_px2_l
           |vpiNetType:1
           |vpiRange:
           \_range: , line:58
             |vpiLeftRange:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:123
               |vpiSize:32
               |INT:123
             |vpiRightRange:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:dff_cpx_data
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:64
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@pcx_data_px2
     |vpiPort:
     \_port: (se), parent:dff_cpx_data
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:65
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:dff_cpx_data
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (124  &#39;d0), line:66
         |vpiName:124  &#39;d0
     |vpiPort:
     \_port: (so), parent:dff_cpx_data
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:67
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:37, parent:work@pcx_data_px2
     |vpiInstance:
     \_module: work@pcx_data_px2 (work@pcx_data_px2), file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:35
   |vpiModule:
   \_module: work@pcx_data_px2::dff_s (dff_cpx_datardy), file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:73, parent:work@pcx_data_px2
     |vpiDefName:work@pcx_data_px2::dff_s
     |vpiName:dff_cpx_datardy
     |vpiFullName:work@pcx_data_px2.dff_cpx_datardy
     |vpiPort:
     \_port: (din), parent:dff_cpx_datardy
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (pcx_data_rdy_px), line:74
         |vpiName:pcx_data_rdy_px
         |vpiActual:
         \_logic_net: (pcx_data_rdy_px), line:39, parent:work@pcx_data_px2
     |vpiPort:
     \_port: (q), parent:dff_cpx_datardy
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (pcx_data_rdy_px2), line:75
         |vpiName:pcx_data_rdy_px2
         |vpiActual:
         \_logic_net: (pcx_data_rdy_px2), line:37, parent:work@pcx_data_px2
     |vpiPort:
     \_port: (clk), parent:dff_cpx_datardy
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:76
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@pcx_data_px2
     |vpiPort:
     \_port: (se), parent:dff_cpx_datardy
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:77
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:dff_cpx_datardy
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (1&#39;d0), line:78
         |vpiName:1&#39;d0
     |vpiPort:
     \_port: (so), parent:dff_cpx_datardy
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:79
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:37, parent:work@pcx_data_px2
     |vpiInstance:
     \_module: work@pcx_data_px2 (work@pcx_data_px2), file:<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v</a>, line:35
   |vpiNet:
   \_logic_net: (pcx_data_px2_l), line:58, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_data_px2), line:37, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_data_rdy_px2), line:37, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_stall_pq_buf), line:37, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (so), line:37, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_data_px_l), line:39, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_data_rdy_px), line:39, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (pcx_stall_pq), line:39, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@pcx_data_px2
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@pcx_data_px2
Object: \work_pcx_data_px2 of type 3000
Object: \work_pcx_data_px2 of type 32
Object: \pcx_data_px2 of type 44
Object: \pcx_data_rdy_px2 of type 44
Object: \pcx_stall_pq_buf of type 44
Object: \so of type 44
Object: \pcx_data_px_l of type 44
Object: \pcx_data_rdy_px of type 44
Object: \pcx_stall_pq of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \dff_cpx_data of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dff_cpx_datardy of type 32
Object: \pcx_data_px2_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pcx_data_px2 of type 36
Object: \pcx_data_rdy_px2 of type 36
Object: \pcx_stall_pq_buf of type 36
Object: \so of type 36
Object: \pcx_data_px_l of type 36
Object: \pcx_data_rdy_px of type 36
Object: \pcx_stall_pq of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_pcx_data_px2 of type 32
Object:  of type 8
Object: \pcx_data_px2 of type 608
Object:  of type 39
Object: \pcx_data_px2_l of type 608
Object:  of type 8
Object: \pcx_stall_pq_buf of type 608
Object: \pcx_stall_pq of type 608
Object: \pcx_data_px2_l of type 36
Object: \pcx_data_px2 of type 36
Object: \pcx_data_rdy_px2 of type 36
Object: \pcx_stall_pq_buf of type 36
Object: \so of type 36
Object: \pcx_data_px_l of type 36
Object: \pcx_data_rdy_px of type 36
Object: \pcx_stall_pq of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pcx_data_px2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370b230] str=&#39;\work_pcx_data_px2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370b4f0] str=&#39;\pcx_data_px2&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370b880] str=&#39;\pcx_data_rdy_px2&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370ba50] str=&#39;\pcx_stall_pq_buf&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370bc00] str=&#39;\so&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370bd90] str=&#39;\pcx_data_px_l&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370bf40] str=&#39;\pcx_data_rdy_px&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c140] str=&#39;\pcx_stall_pq&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c2f0] str=&#39;\rclk&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c4a0] str=&#39;\si&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c6e0] str=&#39;\se&#39; input port=10
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370c840] str=&#39;\dff_cpx_data&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d2d0] str=&#39;\work_pcx_data_px2::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d3f0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d510] str=&#39;\pcx_data_px_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d710] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d830] str=&#39;\pcx_data_px2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370da10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370db30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370dd30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370de50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e0a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e1c0] str=&#39;\124  &#39;d0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e3c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e4e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370e6c0] str=&#39;\dff_cpx_datardy&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370e830] str=&#39;\work_pcx_data_px2::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370e990] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370eab0] str=&#39;\pcx_data_rdy_px&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370ecb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370edd0] str=&#39;\pcx_data_rdy_px2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370efb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f0d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f2d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f3f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f640] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f760] str=&#39;\1&#39;d0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f960] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370fa80] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x37117b0] str=&#39;\pcx_data_px2_l&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711910]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711c50] bits=&#39;00000000000000000000000001111011&#39;(32) range=[31:0] int=123
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711e00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712000]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712120] str=&#39;\pcx_data_px2&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x37122e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712420] str=&#39;\pcx_data_px2_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x3712600]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x3712720] str=&#39;\pcx_stall_pq_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x37128e0] str=&#39;\pcx_stall_pq&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\pcx_data_px2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0.
Warning: reg &#39;\pcx_stall_pq_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370b230] str=&#39;\work_pcx_data_px2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370b4f0] str=&#39;\pcx_data_px2&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370b880] str=&#39;\pcx_data_rdy_px2&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370ba50] str=&#39;\pcx_stall_pq_buf&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:37</a>.0-37.0&gt; [0x370bc00] str=&#39;\so&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370bd90] str=&#39;\pcx_data_px_l&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370bf40] str=&#39;\pcx_data_rdy_px&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c140] str=&#39;\pcx_stall_pq&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c2f0] str=&#39;\rclk&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c4a0] str=&#39;\si&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:39</a>.0-39.0&gt; [0x370c6e0] str=&#39;\se&#39; input basic_prep port=10 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370c840] str=&#39;\dff_cpx_data&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d2d0] str=&#39;\work_pcx_data_px2::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d3f0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d510 -&gt; 0x370bd90] str=&#39;\pcx_data_px_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d710] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370d830 -&gt; 0x37117b0] str=&#39;\pcx_data_px2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370da10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370db30 -&gt; 0x370c2f0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370dd30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370de50 -&gt; 0x371b060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e0a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e1c0 -&gt; 0x371b180] str=&#39;\124  &#39;d0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e3c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>.0-61.0&gt; [0x370e4e0 -&gt; 0x370bc00] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370e6c0] str=&#39;\dff_cpx_datardy&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370e830] str=&#39;\work_pcx_data_px2::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370e990] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370eab0 -&gt; 0x370bf40] str=&#39;\pcx_data_rdy_px&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370ecb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370edd0 -&gt; 0x370b880] str=&#39;\pcx_data_rdy_px2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370efb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f0d0 -&gt; 0x370c2f0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f2d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f3f0 -&gt; 0x371b060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f640] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f760 -&gt; 0x371b530] str=&#39;\1&#39;d0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370f960] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>.0-73.0&gt; [0x370fa80 -&gt; 0x370bc00] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x37117b0] str=&#39;\pcx_data_px2_l&#39; basic_prep range=[123:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711910] basic_prep range=[123:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711c50] bits=&#39;00000000000000000000000001111011&#39;(32) basic_prep range=[31:0] int=123
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:58</a>.0-58.0&gt; [0x3711e00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712000] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712120 -&gt; 0x370b4f0] str=&#39;\pcx_data_px2&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x37122e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:69</a>.0-69.0&gt; [0x3712420 -&gt; 0x37117b0] str=&#39;\pcx_data_px2_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x3712600] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x3712720 -&gt; 0x370ba50] str=&#39;\pcx_stall_pq_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-82" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:82</a>.0-82.0&gt; [0x37128e0 -&gt; 0x370c140] str=&#39;\pcx_stall_pq&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:0</a>.0-0.0&gt; [0x371b060] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:0</a>.0-0.0&gt; [0x371b180] str=&#39;\124  &#39;d0&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:0</a>.0-0.0&gt; [0x371b530] str=&#39;\1&#39;d0&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:61</a>: Warning: Identifier `\124  &#39;d0&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pcx_data_px2.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pcx_data_px2.v:73</a>: Warning: Identifier `\1&#39;d0&#39; is implicitly declared.
Generating RTLIL representation for module `\work_pcx_data_px2::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370c960] str=&#39;\work_pcx_data_px2::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370caa0] str=&#39;\din&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cc20] str=&#39;\q&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cd60] str=&#39;\clk&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370ce80] str=&#39;\se&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cfa0] str=&#39;\si&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d110] str=&#39;\so&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370c960] str=&#39;\work_pcx_data_px2::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370caa0] str=&#39;\din&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cc20] str=&#39;\q&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cd60] str=&#39;\clk&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370ce80] str=&#39;\se&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cfa0] str=&#39;\si&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d110] str=&#39;\so&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pcx_data_px2::dff_s&#39; referenced in module `work_pcx_data_px2&#39; in cell `dff_cpx_datardy&#39; does not have a port named &#39;so&#39;.

</pre>
</body>