// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module load64 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_offset,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [5:0] x_0_address0;
output   x_0_ce0;
input  [7:0] x_0_q0;
output  [5:0] x_0_address1;
output   x_0_ce1;
input  [7:0] x_0_q1;
output  [5:0] x_1_address0;
output   x_1_ce0;
input  [0:0] x_1_q0;
output  [5:0] x_1_address1;
output   x_1_ce1;
input  [0:0] x_1_q1;
output  [5:0] x_2_address0;
output   x_2_ce0;
input  [7:0] x_2_q0;
output  [5:0] x_2_address1;
output   x_2_ce1;
input  [7:0] x_2_q1;
output  [5:0] x_3_address0;
output   x_3_ce0;
input  [0:0] x_3_q0;
output  [5:0] x_3_address1;
output   x_3_ce1;
input  [0:0] x_3_q1;
input  [8:0] x_offset;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] x_0_address0;
reg x_0_ce0;
reg[5:0] x_0_address1;
reg x_0_ce1;
reg[5:0] x_1_address0;
reg x_1_ce0;
reg[5:0] x_1_address1;
reg x_1_ce1;
reg[5:0] x_2_address0;
reg x_2_ce0;
reg[5:0] x_2_address1;
reg x_2_ce1;
reg[5:0] x_3_address0;
reg x_3_ce0;
reg[5:0] x_3_address1;
reg x_3_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
wire   [7:0] tmp_8_fu_340_p1;
reg   [7:0] tmp_8_reg_898;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] tmp_8_reg_898_pp0_iter1_reg;
reg   [7:0] tmp_8_reg_898_pp0_iter2_reg;
wire   [7:0] sum_1_fu_350_p2;
reg   [7:0] sum_1_reg_910;
reg   [7:0] sum_1_reg_910_pp0_iter1_reg;
reg   [7:0] sum_1_reg_910_pp0_iter2_reg;
wire   [7:0] sum_2_fu_362_p2;
reg   [7:0] sum_2_reg_916;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] sum_2_reg_916_pp0_iter1_reg;
reg   [7:0] sum_2_reg_916_pp0_iter2_reg;
wire   [7:0] sum_3_fu_373_p2;
reg   [7:0] sum_3_reg_922;
reg   [7:0] sum_3_reg_922_pp0_iter1_reg;
reg   [7:0] sum_3_reg_922_pp0_iter2_reg;
wire   [7:0] sum_4_fu_384_p2;
reg   [7:0] sum_4_reg_928;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] sum_4_reg_928_pp0_iter1_reg;
reg   [7:0] sum_4_reg_928_pp0_iter2_reg;
wire   [7:0] sum_5_fu_395_p2;
reg   [7:0] sum_5_reg_934;
reg   [7:0] sum_5_reg_934_pp0_iter1_reg;
reg   [7:0] sum_5_reg_934_pp0_iter2_reg;
wire   [7:0] sum_6_fu_406_p2;
reg   [7:0] sum_6_reg_940;
reg   [7:0] sum_6_reg_940_pp0_iter1_reg;
reg   [7:0] sum_6_reg_940_pp0_iter2_reg;
wire   [7:0] sum_7_fu_417_p2;
reg   [7:0] sum_7_reg_946;
reg   [7:0] sum_7_reg_946_pp0_iter1_reg;
reg   [7:0] sum_7_reg_946_pp0_iter2_reg;
wire   [7:0] tmp_fu_479_p6;
reg   [7:0] tmp_reg_992;
wire   [7:0] tmp_1_fu_528_p6;
reg   [7:0] tmp_1_reg_997;
wire   [7:0] tmp_2_fu_593_p6;
reg   [7:0] tmp_2_reg_1042;
wire   [7:0] tmp_3_fu_642_p6;
reg   [7:0] tmp_3_reg_1047;
wire   [7:0] tmp_4_fu_707_p6;
reg   [7:0] tmp_4_reg_1092;
wire   [7:0] tmp_5_fu_756_p6;
reg   [7:0] tmp_5_reg_1097;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
wire   [63:0] newIndex1_cast_fu_428_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] newIndex2_cast_fu_436_p1;
wire   [63:0] newIndex3_cast_fu_542_p1;
wire   [63:0] newIndex4_cast_fu_550_p1;
wire   [63:0] newIndex5_cast_fu_656_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] newIndex6_cast_fu_664_p1;
wire   [63:0] newIndex8_cast_fu_770_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] newIndex_cast_fu_778_p1;
wire   [6:0] grp_fu_344_p1;
wire   [7:0] grp_fu_356_p0;
wire   [6:0] grp_fu_356_p1;
wire   [7:0] grp_fu_367_p0;
wire   [6:0] grp_fu_367_p1;
wire   [7:0] grp_fu_378_p0;
wire   [6:0] grp_fu_378_p1;
wire   [7:0] grp_fu_389_p0;
wire   [6:0] grp_fu_389_p1;
wire   [7:0] grp_fu_400_p0;
wire   [6:0] grp_fu_400_p1;
wire   [7:0] grp_fu_411_p0;
wire   [6:0] grp_fu_411_p1;
wire   [7:0] grp_fu_422_p0;
wire   [6:0] grp_fu_422_p1;
wire   [7:0] grp_fu_344_p2;
wire   [7:0] grp_fu_356_p2;
wire   [7:0] mul1_fu_447_p1;
wire   [17:0] mul1_fu_447_p2;
wire   [3:0] tmp_9_fu_453_p4;
wire  signed [7:0] arrayNo1_fu_463_p1;
wire   [7:0] tmp_fu_479_p2;
wire   [7:0] tmp_fu_479_p4;
wire   [63:0] tmp_fu_479_p5;
wire   [7:0] mul3_fu_496_p1;
wire   [17:0] mul3_fu_496_p2;
wire   [3:0] tmp_10_fu_502_p4;
wire  signed [7:0] arrayNo2_fu_512_p1;
wire   [7:0] tmp_1_fu_528_p2;
wire   [7:0] tmp_1_fu_528_p4;
wire   [63:0] tmp_1_fu_528_p5;
wire   [7:0] grp_fu_367_p2;
wire   [7:0] grp_fu_378_p2;
wire   [7:0] mul4_fu_561_p1;
wire   [17:0] mul4_fu_561_p2;
wire   [3:0] tmp_11_fu_567_p4;
wire  signed [7:0] arrayNo3_fu_577_p1;
wire   [7:0] tmp_2_fu_593_p2;
wire   [7:0] tmp_2_fu_593_p4;
wire   [63:0] tmp_2_fu_593_p5;
wire   [7:0] mul6_fu_610_p1;
wire   [17:0] mul6_fu_610_p2;
wire   [3:0] tmp_12_fu_616_p4;
wire  signed [7:0] arrayNo4_fu_626_p1;
wire   [7:0] tmp_3_fu_642_p2;
wire   [7:0] tmp_3_fu_642_p4;
wire   [63:0] tmp_3_fu_642_p5;
wire   [7:0] grp_fu_389_p2;
wire   [7:0] grp_fu_400_p2;
wire   [7:0] mul8_fu_675_p1;
wire   [17:0] mul8_fu_675_p2;
wire   [3:0] tmp_13_fu_681_p4;
wire  signed [7:0] arrayNo5_fu_691_p1;
wire   [7:0] tmp_4_fu_707_p2;
wire   [7:0] tmp_4_fu_707_p4;
wire   [63:0] tmp_4_fu_707_p5;
wire   [7:0] mul5_fu_724_p1;
wire   [17:0] mul5_fu_724_p2;
wire   [3:0] tmp_14_fu_730_p4;
wire  signed [7:0] arrayNo6_fu_740_p1;
wire   [7:0] tmp_5_fu_756_p2;
wire   [7:0] tmp_5_fu_756_p4;
wire   [63:0] tmp_5_fu_756_p5;
wire   [7:0] grp_fu_411_p2;
wire   [7:0] grp_fu_422_p2;
wire   [7:0] mul2_fu_789_p1;
wire   [17:0] mul2_fu_789_p2;
wire   [3:0] tmp_15_fu_795_p4;
wire  signed [7:0] arrayNo7_fu_805_p1;
wire   [7:0] tmp_6_fu_821_p2;
wire   [7:0] tmp_6_fu_821_p4;
wire   [63:0] tmp_6_fu_821_p5;
wire   [7:0] mul_fu_838_p1;
wire   [17:0] mul_fu_838_p2;
wire   [3:0] tmp_16_fu_844_p4;
wire  signed [7:0] arrayNo_fu_854_p1;
wire   [7:0] tmp_7_fu_870_p2;
wire   [7:0] tmp_7_fu_870_p4;
wire   [63:0] tmp_7_fu_870_p5;
wire   [7:0] tmp_7_fu_870_p6;
wire   [7:0] tmp_6_fu_821_p6;
reg    grp_fu_344_ce;
reg    grp_fu_356_ce;
reg    grp_fu_367_ce;
reg    grp_fu_378_ce;
reg    grp_fu_389_ce;
reg    grp_fu_400_ce;
reg    grp_fu_411_ce;
reg    grp_fu_422_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] mul1_fu_447_p10;
wire   [17:0] mul2_fu_789_p10;
wire   [17:0] mul3_fu_496_p10;
wire   [17:0] mul4_fu_561_p10;
wire   [17:0] mul5_fu_724_p10;
wire   [17:0] mul6_fu_610_p10;
wire   [17:0] mul8_fu_675_p10;
wire   [17:0] mul_fu_838_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_fu_340_p1),
    .din1(grp_fu_344_p1),
    .ce(grp_fu_344_ce),
    .dout(grp_fu_344_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_356_p0),
    .din1(grp_fu_356_p1),
    .ce(grp_fu_356_ce),
    .dout(grp_fu_356_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_367_p0),
    .din1(grp_fu_367_p1),
    .ce(grp_fu_367_ce),
    .dout(grp_fu_367_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_378_p0),
    .din1(grp_fu_378_p1),
    .ce(grp_fu_378_ce),
    .dout(grp_fu_378_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_389_p0),
    .din1(grp_fu_389_p1),
    .ce(grp_fu_389_ce),
    .dout(grp_fu_389_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_400_p0),
    .din1(grp_fu_400_p1),
    .ce(grp_fu_400_ce),
    .dout(grp_fu_400_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_411_p0),
    .din1(grp_fu_411_p1),
    .ce(grp_fu_411_ce),
    .dout(grp_fu_411_p2)
);

pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .din1(grp_fu_422_p1),
    .ce(grp_fu_422_ce),
    .dout(grp_fu_422_p2)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U9(
    .din0(x_0_q0),
    .din1(tmp_fu_479_p2),
    .din2(x_2_q0),
    .din3(tmp_fu_479_p4),
    .din4(tmp_fu_479_p5),
    .dout(tmp_fu_479_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U10(
    .din0(x_0_q1),
    .din1(tmp_1_fu_528_p2),
    .din2(x_2_q1),
    .din3(tmp_1_fu_528_p4),
    .din4(tmp_1_fu_528_p5),
    .dout(tmp_1_fu_528_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U11(
    .din0(x_0_q0),
    .din1(tmp_2_fu_593_p2),
    .din2(x_2_q0),
    .din3(tmp_2_fu_593_p4),
    .din4(tmp_2_fu_593_p5),
    .dout(tmp_2_fu_593_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U12(
    .din0(x_0_q1),
    .din1(tmp_3_fu_642_p2),
    .din2(x_2_q1),
    .din3(tmp_3_fu_642_p4),
    .din4(tmp_3_fu_642_p5),
    .dout(tmp_3_fu_642_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U13(
    .din0(x_0_q0),
    .din1(tmp_4_fu_707_p2),
    .din2(x_2_q0),
    .din3(tmp_4_fu_707_p4),
    .din4(tmp_4_fu_707_p5),
    .dout(tmp_4_fu_707_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U14(
    .din0(x_0_q1),
    .din1(tmp_5_fu_756_p2),
    .din2(x_2_q1),
    .din3(tmp_5_fu_756_p4),
    .din4(tmp_5_fu_756_p5),
    .dout(tmp_5_fu_756_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U15(
    .din0(x_0_q0),
    .din1(tmp_6_fu_821_p2),
    .din2(x_2_q0),
    .din3(tmp_6_fu_821_p4),
    .din4(tmp_6_fu_821_p5),
    .dout(tmp_6_fu_821_p6)
);

pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 64 ),
    .dout_WIDTH( 8 ))
pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1_U16(
    .din0(x_0_q1),
    .din1(tmp_7_fu_870_p2),
    .din2(x_2_q1),
    .din3(tmp_7_fu_870_p4),
    .din4(tmp_7_fu_870_p5),
    .dout(tmp_7_fu_870_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_1_reg_910 <= sum_1_fu_350_p2;
        sum_1_reg_910_pp0_iter1_reg <= sum_1_reg_910;
        sum_1_reg_910_pp0_iter2_reg <= sum_1_reg_910_pp0_iter1_reg;
        tmp_1_reg_997 <= tmp_1_fu_528_p6;
        tmp_8_reg_898 <= tmp_8_fu_340_p1;
        tmp_8_reg_898_pp0_iter1_reg <= tmp_8_reg_898;
        tmp_8_reg_898_pp0_iter2_reg <= tmp_8_reg_898_pp0_iter1_reg;
        tmp_reg_992 <= tmp_fu_479_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_2_reg_916 <= sum_2_fu_362_p2;
        sum_2_reg_916_pp0_iter1_reg <= sum_2_reg_916;
        sum_2_reg_916_pp0_iter2_reg <= sum_2_reg_916_pp0_iter1_reg;
        sum_3_reg_922 <= sum_3_fu_373_p2;
        sum_3_reg_922_pp0_iter1_reg <= sum_3_reg_922;
        sum_3_reg_922_pp0_iter2_reg <= sum_3_reg_922_pp0_iter1_reg;
        tmp_2_reg_1042 <= tmp_2_fu_593_p6;
        tmp_3_reg_1047 <= tmp_3_fu_642_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        sum_4_reg_928 <= sum_4_fu_384_p2;
        sum_4_reg_928_pp0_iter1_reg <= sum_4_reg_928;
        sum_4_reg_928_pp0_iter2_reg <= sum_4_reg_928_pp0_iter1_reg;
        sum_5_reg_934 <= sum_5_fu_395_p2;
        sum_5_reg_934_pp0_iter1_reg <= sum_5_reg_934;
        sum_5_reg_934_pp0_iter2_reg <= sum_5_reg_934_pp0_iter1_reg;
        tmp_4_reg_1092 <= tmp_4_fu_707_p6;
        tmp_5_reg_1097 <= tmp_5_fu_756_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sum_6_reg_940 <= sum_6_fu_406_p2;
        sum_6_reg_940_pp0_iter1_reg <= sum_6_reg_940;
        sum_6_reg_940_pp0_iter2_reg <= sum_6_reg_940_pp0_iter1_reg;
        sum_7_reg_946 <= sum_7_fu_417_p2;
        sum_7_reg_946_pp0_iter1_reg <= sum_7_reg_946;
        sum_7_reg_946_pp0_iter2_reg <= sum_7_reg_946_pp0_iter1_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_344_ce = 1'b1;
    end else begin
        grp_fu_344_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_356_ce = 1'b1;
    end else begin
        grp_fu_356_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_367_ce = 1'b1;
    end else begin
        grp_fu_367_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_378_ce = 1'b1;
    end else begin
        grp_fu_378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_389_ce = 1'b1;
    end else begin
        grp_fu_389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_400_ce = 1'b1;
    end else begin
        grp_fu_400_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_411_ce = 1'b1;
    end else begin
        grp_fu_411_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_422_ce = 1'b1;
    end else begin
        grp_fu_422_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_0_address0 = newIndex8_cast_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_address0 = newIndex5_cast_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_address0 = newIndex3_cast_fu_542_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_0_address0 = newIndex1_cast_fu_428_p1;
    end else begin
        x_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_0_address1 = newIndex_cast_fu_778_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_address1 = newIndex6_cast_fu_664_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_address1 = newIndex4_cast_fu_550_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_0_address1 = newIndex2_cast_fu_436_p1;
    end else begin
        x_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_1_address0 = newIndex8_cast_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_1_address0 = newIndex5_cast_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_address0 = newIndex3_cast_fu_542_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_1_address0 = newIndex1_cast_fu_428_p1;
    end else begin
        x_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_1_address1 = newIndex_cast_fu_778_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_1_address1 = newIndex6_cast_fu_664_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_address1 = newIndex4_cast_fu_550_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_1_address1 = newIndex2_cast_fu_436_p1;
    end else begin
        x_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_2_address0 = newIndex8_cast_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_2_address0 = newIndex5_cast_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_address0 = newIndex3_cast_fu_542_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_2_address0 = newIndex1_cast_fu_428_p1;
    end else begin
        x_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_2_address1 = newIndex_cast_fu_778_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_2_address1 = newIndex6_cast_fu_664_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_address1 = newIndex4_cast_fu_550_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_2_address1 = newIndex2_cast_fu_436_p1;
    end else begin
        x_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_3_address0 = newIndex8_cast_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_3_address0 = newIndex5_cast_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_address0 = newIndex3_cast_fu_542_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_3_address0 = newIndex1_cast_fu_428_p1;
    end else begin
        x_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_3_address1 = newIndex_cast_fu_778_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_3_address1 = newIndex6_cast_fu_664_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_address1 = newIndex4_cast_fu_550_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_3_address1 = newIndex2_cast_fu_436_p1;
    end else begin
        x_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = {{{{{{{{tmp_7_fu_870_p6}, {tmp_6_fu_821_p6}}, {tmp_5_reg_1097}}, {tmp_4_reg_1092}}, {tmp_3_reg_1047}}, {tmp_2_reg_1042}}, {tmp_1_reg_997}}, {tmp_reg_992}};

assign arrayNo1_fu_463_p1 = $signed(tmp_9_fu_453_p4);

assign arrayNo2_fu_512_p1 = $signed(tmp_10_fu_502_p4);

assign arrayNo3_fu_577_p1 = $signed(tmp_11_fu_567_p4);

assign arrayNo4_fu_626_p1 = $signed(tmp_12_fu_616_p4);

assign arrayNo5_fu_691_p1 = $signed(tmp_13_fu_681_p4);

assign arrayNo6_fu_740_p1 = $signed(tmp_14_fu_730_p4);

assign arrayNo7_fu_805_p1 = $signed(tmp_15_fu_795_p4);

assign arrayNo_fu_854_p1 = $signed(tmp_16_fu_844_p4);

assign grp_fu_344_p1 = 8'd50;

assign grp_fu_356_p0 = (8'd1 + tmp_8_fu_340_p1);

assign grp_fu_356_p1 = 8'd50;

assign grp_fu_367_p0 = (8'd2 + tmp_8_reg_898);

assign grp_fu_367_p1 = 8'd50;

assign grp_fu_378_p0 = (8'd3 + tmp_8_reg_898);

assign grp_fu_378_p1 = 8'd50;

assign grp_fu_389_p0 = (8'd4 + tmp_8_reg_898);

assign grp_fu_389_p1 = 8'd50;

assign grp_fu_400_p0 = (8'd5 + tmp_8_reg_898);

assign grp_fu_400_p1 = 8'd50;

assign grp_fu_411_p0 = (8'd6 + tmp_8_reg_898);

assign grp_fu_411_p1 = 8'd50;

assign grp_fu_422_p0 = (8'd7 + tmp_8_reg_898);

assign grp_fu_422_p1 = 8'd50;

assign mul1_fu_447_p1 = mul1_fu_447_p10;

assign mul1_fu_447_p10 = tmp_8_reg_898_pp0_iter2_reg;

assign mul1_fu_447_p2 = (18'd328 * mul1_fu_447_p1);

assign mul2_fu_789_p1 = mul2_fu_789_p10;

assign mul2_fu_789_p10 = sum_6_reg_940_pp0_iter2_reg;

assign mul2_fu_789_p2 = (18'd328 * mul2_fu_789_p1);

assign mul3_fu_496_p1 = mul3_fu_496_p10;

assign mul3_fu_496_p10 = sum_1_reg_910_pp0_iter2_reg;

assign mul3_fu_496_p2 = (18'd328 * mul3_fu_496_p1);

assign mul4_fu_561_p1 = mul4_fu_561_p10;

assign mul4_fu_561_p10 = sum_2_reg_916_pp0_iter2_reg;

assign mul4_fu_561_p2 = (18'd328 * mul4_fu_561_p1);

assign mul5_fu_724_p1 = mul5_fu_724_p10;

assign mul5_fu_724_p10 = sum_5_reg_934_pp0_iter2_reg;

assign mul5_fu_724_p2 = (18'd328 * mul5_fu_724_p1);

assign mul6_fu_610_p1 = mul6_fu_610_p10;

assign mul6_fu_610_p10 = sum_3_reg_922_pp0_iter2_reg;

assign mul6_fu_610_p2 = (18'd328 * mul6_fu_610_p1);

assign mul8_fu_675_p1 = mul8_fu_675_p10;

assign mul8_fu_675_p10 = sum_4_reg_928_pp0_iter2_reg;

assign mul8_fu_675_p2 = (18'd328 * mul8_fu_675_p1);

assign mul_fu_838_p1 = mul_fu_838_p10;

assign mul_fu_838_p10 = sum_7_reg_946_pp0_iter2_reg;

assign mul_fu_838_p2 = (18'd328 * mul_fu_838_p1);

assign newIndex1_cast_fu_428_p1 = grp_fu_344_p2;

assign newIndex2_cast_fu_436_p1 = grp_fu_356_p2;

assign newIndex3_cast_fu_542_p1 = grp_fu_367_p2;

assign newIndex4_cast_fu_550_p1 = grp_fu_378_p2;

assign newIndex5_cast_fu_656_p1 = grp_fu_389_p2;

assign newIndex6_cast_fu_664_p1 = grp_fu_400_p2;

assign newIndex8_cast_fu_770_p1 = grp_fu_411_p2;

assign newIndex_cast_fu_778_p1 = grp_fu_422_p2;

assign sum_1_fu_350_p2 = (8'd1 + tmp_8_fu_340_p1);

assign sum_2_fu_362_p2 = (8'd2 + tmp_8_reg_898);

assign sum_3_fu_373_p2 = (8'd3 + tmp_8_reg_898);

assign sum_4_fu_384_p2 = (8'd4 + tmp_8_reg_898);

assign sum_5_fu_395_p2 = (8'd5 + tmp_8_reg_898);

assign sum_6_fu_406_p2 = (8'd6 + tmp_8_reg_898);

assign sum_7_fu_417_p2 = (8'd7 + tmp_8_reg_898);

assign tmp_10_fu_502_p4 = {{mul3_fu_496_p2[17:14]}};

assign tmp_11_fu_567_p4 = {{mul4_fu_561_p2[17:14]}};

assign tmp_12_fu_616_p4 = {{mul6_fu_610_p2[17:14]}};

assign tmp_13_fu_681_p4 = {{mul8_fu_675_p2[17:14]}};

assign tmp_14_fu_730_p4 = {{mul5_fu_724_p2[17:14]}};

assign tmp_15_fu_795_p4 = {{mul2_fu_789_p2[17:14]}};

assign tmp_16_fu_844_p4 = {{mul_fu_838_p2[17:14]}};

assign tmp_1_fu_528_p2 = x_1_q1;

assign tmp_1_fu_528_p4 = x_3_q1;

assign tmp_1_fu_528_p5 = $unsigned(arrayNo2_fu_512_p1);

assign tmp_2_fu_593_p2 = x_1_q0;

assign tmp_2_fu_593_p4 = x_3_q0;

assign tmp_2_fu_593_p5 = $unsigned(arrayNo3_fu_577_p1);

assign tmp_3_fu_642_p2 = x_1_q1;

assign tmp_3_fu_642_p4 = x_3_q1;

assign tmp_3_fu_642_p5 = $unsigned(arrayNo4_fu_626_p1);

assign tmp_4_fu_707_p2 = x_1_q0;

assign tmp_4_fu_707_p4 = x_3_q0;

assign tmp_4_fu_707_p5 = $unsigned(arrayNo5_fu_691_p1);

assign tmp_5_fu_756_p2 = x_1_q1;

assign tmp_5_fu_756_p4 = x_3_q1;

assign tmp_5_fu_756_p5 = $unsigned(arrayNo6_fu_740_p1);

assign tmp_6_fu_821_p2 = x_1_q0;

assign tmp_6_fu_821_p4 = x_3_q0;

assign tmp_6_fu_821_p5 = $unsigned(arrayNo7_fu_805_p1);

assign tmp_7_fu_870_p2 = x_1_q1;

assign tmp_7_fu_870_p4 = x_3_q1;

assign tmp_7_fu_870_p5 = $unsigned(arrayNo_fu_854_p1);

assign tmp_8_fu_340_p1 = x_offset[7:0];

assign tmp_9_fu_453_p4 = {{mul1_fu_447_p2[17:14]}};

assign tmp_fu_479_p2 = x_1_q0;

assign tmp_fu_479_p4 = x_3_q0;

assign tmp_fu_479_p5 = $unsigned(arrayNo1_fu_463_p1);

endmodule //load64
