Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/spartan3/data/spartan3.acd> with local file <C:/Xilinx/10.1/ISE/spartan3/data/spartan3.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr2_sdram_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Git\herbert\Firmware\fpga\pcores\" "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx\10.1\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc3s1400afg676-4
Output File Name                   : "../implementation/ddr2_sdram_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr2_sdram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ddr2_sdram_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/MemXLib_utils.vhd" in Library mpmc_v4_03_a.
Package <memxlib_utils> compiled.
Package body <memxlib_utils> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v2_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v2_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v2_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v2_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v2_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v2_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v2_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v2_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/xor_f.vhd" in Library proc_common_v2_00_a.
Entity <recursive_xor> compiled.
Entity <recursive_xor> (Architecture <implementation>) compiled.
Entity <xor_f> compiled.
Entity <xor_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/MemXLib_arch.vhd" in Library mpmc_v4_03_a.
Entity <dp_ram> compiled.
Entity <dp_ram> (Architecture <rtl>) compiled.
Entity <sp_ram> compiled.
Entity <sp_ram> (Architecture <rtl>) compiled.
Entity <synch_fifo> compiled.
Entity <synch_fifo> (Architecture <rtl>) compiled.
Entity <ObjFifo_cons_ctl> compiled.
Entity <ObjFifo_cons_ctl> (Architecture <structure>) compiled.
Entity <ObjFifo_prod_ctl> compiled.
Entity <ObjFifo_prod_ctl> (Architecture <structure>) compiled.
Entity <ObjFifo> compiled.
Entity <ObjFifo> (Architecture <structure>) compiled.
Entity <dp_ram_async> compiled.
Entity <dp_ram_async> (Architecture <rtl>) compiled.
Entity <ObjFifoAsync> compiled.
Entity <ObjFifoAsync> (Architecture <structure>) compiled.
Entity <FIFO2ObjFifo> compiled.
Entity <FIFO2ObjFifo> (Architecture <RTL>) compiled.
Entity <FIFO2ObjFifo> (Architecture <RTL_fast>) compiled.
Entity <ObjFifo2FIFO> compiled.
Entity <ObjFifo2FIFO> (Architecture <RTL>) compiled.
Entity <ObjFifo2FIFO> (Architecture <RTL_fast>) compiled.
Entity <async_fifo> compiled.
Entity <async_fifo> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/sdma_pkg.vhd" in Library sdma_v1_00_b.
Package <sdma_pkg> compiled.
Package body <sdma_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/sample_cycle.vhd" in Library sdma_v1_00_b.
Entity <sample_cycle> compiled.
Entity <sample_cycle> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_onehot.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_onehot> compiled.
Entity <vfbc_onehot> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/PrimXLib_arch.vhd" in Library mpmc_v4_03_a.
Entity <dp_ram_async_diffw> compiled.
Entity <dp_ram_async_diffw> (Architecture <ramb>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_arbitrator.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_arbitrator> compiled.
Entity <vfbc_arbitrator> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/data_steer_mirror.vhd" in Library plbv46_pim_v2_01_a.
Entity <data_steer_mirror> compiled.
Entity <data_steer_mirror> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/sample_cycle.vhd" in Library plbv46_pim_v2_01_a.
Entity <sample_cycle> compiled.
Entity <sample_cycle> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/reset_module.vhd" in Library sdma_v1_00_b.
Entity <reset_module> compiled.
Entity <reset_module> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/channel_status_reg.vhd" in Library sdma_v1_00_b.
Entity <channel_status_reg> compiled.
Entity <channel_status_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/address_counter.vhd" in Library sdma_v1_00_b.
Entity <address_counter> compiled.
Entity <address_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/length_counter.vhd" in Library sdma_v1_00_b.
Entity <length_counter> compiled.
Entity <length_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/tx_byte_shifter.vhd" in Library sdma_v1_00_b.
Entity <tx_byte_shifter> compiled.
Entity <tx_byte_shifter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/rx_byte_shifter.vhd" in Library sdma_v1_00_b.
Entity <rx_byte_shifter> compiled.
Entity <rx_byte_shifter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/ipic_if.vhd" in Library sdma_v1_00_b.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/interrupt_register.vhd" in Library sdma_v1_00_b.
Entity <interrupt_register> compiled.
Entity <interrupt_register> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/dmac_regfile_arb.vhd" in Library sdma_v1_00_b.
Entity <dmac_regfile_arb> compiled.
Entity <dmac_regfile_arb> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/read_data_delay.vhd" in Library sdma_v1_00_b.
Entity <read_data_delay> compiled.
Entity <read_data_delay> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/addr_arbiter.vhd" in Library sdma_v1_00_b.
Entity <addr_arbiter> compiled.
Entity <addr_arbiter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/port_arbiter.vhd" in Library sdma_v1_00_b.
Entity <port_arbiter> compiled.
Entity <port_arbiter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/tx_write_handler.vhd" in Library sdma_v1_00_b.
Entity <tx_write_handler> compiled.
Entity <tx_write_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/tx_read_handler.vhd" in Library sdma_v1_00_b.
Entity <tx_read_handler> compiled.
Entity <tx_read_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/tx_port_controller.vhd" in Library sdma_v1_00_b.
Entity <tx_port_controller> compiled.
Entity <tx_port_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/tx_rx_state.vhd" in Library sdma_v1_00_b.
Entity <tx_rx_state> compiled.
Entity <tx_rx_state> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/rx_write_handler.vhd" in Library sdma_v1_00_b.
Entity <rx_write_handler> compiled.
Entity <rx_write_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/rx_read_handler.vhd" in Library sdma_v1_00_b.
Entity <rx_read_handler> compiled.
Entity <rx_read_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/rx_port_controller.vhd" in Library sdma_v1_00_b.
Entity <rx_port_controller> compiled.
Entity <rx_port_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/p_vfbc.vhd" in Library mpmc_v4_03_a.
Package <p_vfbc> compiled.
Package body <p_vfbc> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" in Library mpmc_v4_03_a.
Entity <ObjFifo_cons_ctl_async> compiled.
Entity <ObjFifo_cons_ctl_async> (Architecture <structure>) compiled.
Entity <ObjFifo_prod_ctl_async> compiled.
Entity <ObjFifo_prod_ctl_async> (Architecture <structure>) compiled.
Entity <ObjFifoAsyncDiffW> compiled.
Entity <ObjFifoAsyncDiffW> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_newcmd.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_newcmd> compiled.
Entity <vfbc_newcmd> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_cmd_fetch.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_cmd_fetch> compiled.
Entity <vfbc_cmd_fetch> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_cmd_buffer.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_cmd_buffer> compiled.
Entity <vfbc_cmd_buffer> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_cmd_control.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_cmd_control> compiled.
Entity <vfbc_cmd_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_burst_control.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_burst_control> compiled.
Entity <vfbc_burst_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder.vhd" in Library plbv46_pim_v2_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/write_module.vhd" in Library plbv46_pim_v2_01_a.
Entity <write_module> compiled.
Entity <write_module> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/rd_support.vhd" in Library plbv46_pim_v2_01_a.
Entity <rd_support> compiled.
Entity <rd_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder_dsplb.vhd" in Library plbv46_pim_v2_01_a.
Entity <address_decoder_dsplb> compiled.
Entity <address_decoder_dsplb> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/rd_support_dsplb.vhd" in Library plbv46_pim_v2_01_a.
Entity <rd_support_dsplb> compiled.
Entity <rd_support_dsplb> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder_isplb.vhd" in Library plbv46_pim_v2_01_a.
Entity <address_decoder_isplb> compiled.
Entity <address_decoder_isplb> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/rd_support_isplb.vhd" in Library plbv46_pim_v2_01_a.
Entity <rd_support_isplb> compiled.
Entity <rd_support_isplb> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder_single.vhd" in Library plbv46_pim_v2_01_a.
Entity <address_decoder_single> compiled.
Entity <address_decoder_single> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/rd_support_single.vhd" in Library plbv46_pim_v2_01_a.
Entity <rd_support_single> compiled.
Entity <rd_support_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/sdma_cntl.vhd" in Library sdma_v1_00_b.
Entity <sdma_cntl> compiled.
Entity <sdma_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/sdma_datapath.vhd" in Library sdma_v1_00_b.
Entity <sdma_datapath> compiled.
Entity <sdma_datapath> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc.vhd" in Library mpmc_v4_03_a.
Entity <vfbc> compiled.
Entity <vfbc> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_backend_control.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_backend_control> compiled.
Entity <vfbc_backend_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/plbv46_pim.vhd" in Library plbv46_pim_v2_01_a.
Entity <plbv46_pim> compiled.
Entity <plbv46_pim> (Architecture <rtl_pim>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/sdma_v1_00_b/hdl/vhdl/sdma.vhd" in Library sdma_v1_00_b.
Entity <sdma> compiled.
Entity <sdma> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc1_pim.vhd" in Library mpmc_v4_03_a.
Entity <vfbc1_pim> compiled.
Entity <vfbc1_pim> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/mpmc_ctrl_if.vhd" in Library mpmc_v4_03_a.
Entity <mpmc_ctrl_if> compiled.
Entity <mpmc_ctrl_if> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/vfbc_pim_wrapper.vhd" in Library mpmc_v4_03_a.
Entity <vfbc_pim_wrapper> compiled.
Entity <vfbc_pim_wrapper> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/sdma_wrapper.vhd" in Library mpmc_v4_03_a.
Entity <sdma_wrapper> compiled.
Entity <sdma_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/plbv46_pim_wrapper.vhd" in Library mpmc_v4_03_a.
Entity <plbv46_pim_wrapper> compiled.
Entity <plbv46_pim_wrapper> (Architecture <rtl_pim>) compiled.
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_init_sdram.v" in library mpmc_v4_03_a
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_dm_iob_sdram.v" in library mpmc_v4_03_a
Module <phy_init_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_dq_iob_sdram.v" in library mpmc_v4_03_a
Module <phy_dm_iob_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_io_sdram.v" in library mpmc_v4_03_a
Module <phy_dq_iob_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_ctl_io_sdram.v" in library mpmc_v4_03_a
Module <phy_io_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_write_sdram.v" in library mpmc_v4_03_a
Module <phy_ctl_io_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/phy_top_sdram.v" in library mpmc_v4_03_a
Module <phy_write_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mib_pim.v" in library mpmc_v4_03_a
Module <phy_top_sdram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ctrl_logic.v" in library mpmc_v4_03_a
Module <mib_pim> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_srl_delay.v" in library mpmc_v4_03_a
Module <mpmc_ctrl_logic> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_read.v" in library mpmc_v4_03_a
Module <static_phy_srl_delay> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_write.v" in library mpmc_v4_03_a
Module <static_phy_read> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_control.v" in library mpmc_v4_03_a
Module <static_phy_write> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_iobs.v" in library mpmc_v4_03_a
Module <static_phy_control> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/static_phy_top.v" in library mpmc_v4_03_a
Module <static_phy_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/srl16e_fifo.v" in library mpmc_v4_03_a
Module <static_phy_top> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/srl16e_fifo_protect.v" in library mpmc_v4_03_a
Module <srl16e_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_pipeline.v" in library mpmc_v4_03_a
Module <srl16e_fifo_protect> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_sample_cycle.v" in library mpmc_v4_03_a
Module <fifo_pipeline> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_pm_arbiter.v" in library mpmc_v4_03_a
Module <mpmc_sample_cycle> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_pm_timer.v" in library mpmc_v4_03_a
Module <mpmc_pm_arbiter> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_pm.v" in library mpmc_v4_03_a
Module <mpmc_pm_timer> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_npi2pm_rd.v" in library mpmc_v4_03_a
Module <mpmc_pm> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_npi2pm_wr.v" in library mpmc_v4_03_a
Module <mpmc_npi2pm_rd> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_pm_npi_if.v" in library mpmc_v4_03_a
Module <mpmc_npi2pm_wr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_rdcntr.v" in library mpmc_v4_03_a
Module <mpmc_pm_npi_if> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/pop_generator.v" in library mpmc_v4_03_a
Module <mpmc_rdcntr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_addr.v" in library mpmc_v4_03_a
Module <pop_generator> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_read_data.v" in library mpmc_v4_03_a
Module <xcl_addr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_write_data.v" in library mpmc_v4_03_a
Module <xcl_read_data> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_xcl_if.v" in library mpmc_v4_03_a
Module <xcl_write_data> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" in library mpmc_v4_03_a
Module <mpmc_xcl_if> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" in library mpmc_v4_03_a
Module <DDR_MEMC_FIFO_32_RdCntr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_gen_fifoaddr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_gen_input_pipeline> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_gen_output_pipeline> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_gen_push_tmp> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_nto1_mux> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo_nto1_ormux> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ramb16_sx_sx.v" in library mpmc_v4_03_a
Module <mpmc_srl_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_bram_fifo.v" in library mpmc_v4_03_a
Module <mpmc_ramb16_sx_sx> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_read_fifo.v" in library mpmc_v4_03_a
Module <mpmc_bram_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_write_fifo.v" in library mpmc_v4_03_a
Module <mpmc_read_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_data_path.v" in library mpmc_v4_03_a
Module <mpmc_write_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_addr_path.v" in library mpmc_v4_03_a
Module <mpmc_data_path> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_32_rdcntr.v" in library mpmc_v4_03_a
Module <mpmc_addr_path> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_4.v" in library mpmc_v4_03_a
Module <fifo_32_rdcntr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_1.v" in library mpmc_v4_03_a
Module <fifo_4> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ctrl_path_fifo.v" in library mpmc_v4_03_a
Module <fifo_1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_req_pending_muxes.v" in library mpmc_v4_03_a
Module <mpmc_ctrl_path_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/high_priority_select.v" in library mpmc_v4_03_a
Module <arb_req_pending_muxes> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type_fifo.v" in library mpmc_v4_03_a
Module <high_priority_select> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type_muxes.v" in library mpmc_v4_03_a
Module <arb_pattern_type_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_acknowledge.v" in library mpmc_v4_03_a
Module <arb_pattern_type_muxes> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_bram_addr.v" in library mpmc_v4_03_a
Module <arb_acknowledge> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_start.v" in library mpmc_v4_03_a
Module <arb_bram_addr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_which_port.v" in library mpmc_v4_03_a
Module <arb_pattern_start> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type.v" in library mpmc_v4_03_a
Module <arb_which_port> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arbiter.v" in library mpmc_v4_03_a
Module <arb_pattern_type> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v" in library mpmc_v4_03_a
Module <arbiter> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/ctrl_path.v" in library mpmc_v4_03_a
Module <mpmc_srl_delay> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ctrl_path.v" in library mpmc_v4_03_a
Module <ctrl_path> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_controller_iobs.v" in library mpmc_v4_03_a
Module <mpmc_ctrl_path> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_data_path_iobs.v" in library mpmc_v4_03_a
Module <v4_phy_controller_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_data_tap_inc.v" in library mpmc_v4_03_a
Module <v4_phy_data_path_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_dm_iob.v" in library mpmc_v4_03_a
Module <v4_phy_data_tap_inc> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_dq_iob.v" in library mpmc_v4_03_a
Module <v4_phy_dm_iob> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_dqs_iob.v" in library mpmc_v4_03_a
Module <v4_phy_dq_iob> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_infrastructure_iobs.v" in library mpmc_v4_03_a
Module <v4_phy_dqs_iob> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_init_ddr1.v" in library mpmc_v4_03_a
Module <v4_phy_infrastructure_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_init_ddr2.v" in library mpmc_v4_03_a
Module <v4_phy_init_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_iobs.v" in library mpmc_v4_03_a
Module <v4_phy_init_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_pattern_compare8.v" in library mpmc_v4_03_a
Module <v4_phy_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_tap_ctrl.v" in library mpmc_v4_03_a
Module <v4_phy_pattern_compare8> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_tap_logic.v" in library mpmc_v4_03_a
Module <v4_phy_tap_ctrl> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_top.v" in library mpmc_v4_03_a
Module <v4_phy_tap_logic> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v4_phy_write.v" in library mpmc_v4_03_a
Module <v4_phy_top> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_calib_ddr1.v" in library mpmc_v4_03_a
Module <v4_phy_write> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_calib_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_dm_iob_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_dq_iob_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_io_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_dqs_iob_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_io_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_write_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_ctl_io_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_init_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_write_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_top_ddr1.v" in library mpmc_v4_03_a
Module <v5_phy_init_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_calib_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_top_ddr1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_calib_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_dm_iob_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_dq_iob_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_io_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_dqs_iob_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_io_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_write_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_ctl_io_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_init_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_write_ddr2> compiled
WARNING:HDLCompilers:299 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_init_ddr2.v" line 296 Too many digits specified in binary constant
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/v5_phy_top_ddr2.v" in library mpmc_v4_03_a
Module <v5_phy_init_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_rd_data_ram.v" in library mpmc_v4_03_a
Module <v5_phy_top_ddr2> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_cal_ctl.v" in library mpmc_v4_03_a
Module <s3_rd_data_ram> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_cal_top.v" in library mpmc_v4_03_a
Module <s3_cal_ctl> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_controller_iobs.v" in library mpmc_v4_03_a
Module <s3_cal_top> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_path.v" in library mpmc_v4_03_a
Module <s3_controller_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_path_iobs.v" in library mpmc_v4_03_a
Module <s3_data_path> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_read_controller.v" in library mpmc_v4_03_a
Module <s3_data_path_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_read.v" in library mpmc_v4_03_a
Module <s3_data_read_controller> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dm_iobs.v" in library mpmc_v4_03_a
Module <s3_data_read> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dq_iob.v" in library mpmc_v4_03_a
Module <s3_dm_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v" in library mpmc_v4_03_a
Module <s3_dq_iob> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_div.v" in library mpmc_v4_03_a
Module <s3_dqs_delay> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_iob.v" in library mpmc_v4_03_a
Module <s3_dqs_div> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_0_wr_en.v" in library mpmc_v4_03_a
Module <s3_dqs_iob> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_1_wr_en.v" in library mpmc_v4_03_a
Module <s3_fifo_0_wr_en> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_gray_cntr.v" in library mpmc_v4_03_a
Module <s3_fifo_1_wr_en> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_infrastructure.v" in library mpmc_v4_03_a
Module <s3_gray_cntr> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_infrastructure_iobs.v" in library mpmc_v4_03_a
Module <s3_infrastructure> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_iobs.v" in library mpmc_v4_03_a
Module <s3_infrastructure_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_init.v" in library mpmc_v4_03_a
Module <s3_iobs> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_top.v" in library mpmc_v4_03_a
Module <s3_phy_init> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_write.v" in library mpmc_v4_03_a
Module <s3_phy_top> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_rd_data_ram0.v" in library mpmc_v4_03_a
Module <s3_phy_write> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_rd_data_ram1.v" in library mpmc_v4_03_a
Module <s3_rd_data_ram0> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_tap_dly.v" in library mpmc_v4_03_a
Module <s3_rd_data_ram1> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/bram_fifo_32bit.v" in library mpmc_v4_03_a
Module <s3_tap_dly> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_rmw_fifo.v" in library mpmc_v4_03_a
Module <bram_fifo_32bit> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ecc_control.v" in library mpmc_v4_03_a
Module <mpmc_rmw_fifo> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ecc_encode.v" in library mpmc_v4_03_a
Module <mpmc_ecc_control> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ecc_decode.v" in library mpmc_v4_03_a
Module <mpmc_ecc_encode> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/ecc_top.v" in library mpmc_v4_03_a
Module <mpmc_ecc_decode> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_realign_bytes.v" in library mpmc_v4_03_a
Module <ecc_top> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_core.v" in library mpmc_v4_03_a
Module <mpmc_realign_bytes> compiled
Compiling verilog file "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc.v" in library mpmc_v4_03_a
Module <mpmc_core> compiled
Module <mpmc> compiled
Compiling verilog file "C:\Git\herbert\Firmware\fpga\pcores\/../hdl/ddr2_sdram_wrapper.v" in library work
Module <ddr2_sdram_wrapper> compiled
No errors in compilation
Analysis of file <"ddr2_sdram_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ddr2_sdram_wrapper> in library <work>.

Analyzing hierarchy for module <mpmc> in library <mpmc_v4_03_a> with parameters.
	C_ALL_PIMS_SHARE_ADDRESSES = "00000000000000000000000000000001"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = 8
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_USE_DEFAULT = 0
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000001111"
	C_BASEADDR_CTRL10 = "000010001011"
	C_BASEADDR_CTRL11 = "000010100000"
	C_BASEADDR_CTRL12 = "000010101111"
	C_BASEADDR_CTRL13 = "000011000100"
	C_BASEADDR_CTRL14 = "000011010011"
	C_BASEADDR_CTRL15 = "000011100010"
	C_BASEADDR_CTRL2 = "000000011001"
	C_BASEADDR_CTRL3 = "000000101000"
	C_BASEADDR_CTRL4 = "000000110010"
	C_BASEADDR_CTRL5 = "000001000001"
	C_BASEADDR_CTRL6 = "000001001011"
	C_BASEADDR_CTRL7 = "000001011100"
	C_BASEADDR_CTRL8 = "000001100111"
	C_BASEADDR_CTRL9 = "000001111100"
	C_CTRL_AP_COL_DELAY = "0001"
	C_CTRL_AP_PIPELINE1_CE_DELAY = "0000"
	C_CTRL_AP_PI_ADDR_CE_DELAY = "0000"
	C_CTRL_AP_PORT_SELECT_DELAY = "0000"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000"
	C_CTRL_BRAM_INIT_01 = "0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100"
	C_CTRL_BRAM_INIT_03 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_04 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_06 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_07 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_08 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_09 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_0A = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_0C = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_0D = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_0E = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_10 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_11 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_12 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100"
	C_CTRL_BRAM_INIT_13 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_15 = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_16 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_17 = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_18 = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_19 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = "0010"
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "1100"
	C_CTRL_DP_SIZE_DELAY = "0010"
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = "0100"
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = "0101"
	C_CTRL_Q0_DELAY = "0001"
	C_CTRL_Q10_DELAY = "0001"
	C_CTRL_Q11_DELAY = "0010"
	C_CTRL_Q12_DELAY = "0001"
	C_CTRL_Q13_DELAY = "0001"
	C_CTRL_Q14_DELAY = "0001"
	C_CTRL_Q15_DELAY = "0001"
	C_CTRL_Q16_DELAY = "0001"
	C_CTRL_Q17_DELAY = "0000"
	C_CTRL_Q18_DELAY = "0000"
	C_CTRL_Q19_DELAY = "0000"
	C_CTRL_Q1_DELAY = "0000"
	C_CTRL_Q20_DELAY = "0000"
	C_CTRL_Q21_DELAY = "0000"
	C_CTRL_Q22_DELAY = "0000"
	C_CTRL_Q23_DELAY = "0000"
	C_CTRL_Q24_DELAY = "0000"
	C_CTRL_Q25_DELAY = "0000"
	C_CTRL_Q26_DELAY = "0000"
	C_CTRL_Q27_DELAY = "0000"
	C_CTRL_Q28_DELAY = "0000"
	C_CTRL_Q29_DELAY = "0000"
	C_CTRL_Q2_DELAY = "0010"
	C_CTRL_Q30_DELAY = "0000"
	C_CTRL_Q31_DELAY = "0000"
	C_CTRL_Q32_DELAY = "0010"
	C_CTRL_Q33_DELAY = "0001"
	C_CTRL_Q34_DELAY = "0000"
	C_CTRL_Q35_DELAY = "0000"
	C_CTRL_Q3_DELAY = "0010"
	C_CTRL_Q4_DELAY = "0010"
	C_CTRL_Q5_DELAY = "0010"
	C_CTRL_Q6_DELAY = "0101"
	C_CTRL_Q7_DELAY = "0010"
	C_CTRL_Q8_DELAY = "0001"
	C_CTRL_Q9_DELAY = "0010"
	C_DDR2_DQSN_ENABLE = "00000000000000000000000000000001"
	C_DEBUG_REG_ENABLE = "00000000000000000000000000000000"
	C_ECC_DATA_WIDTH = 0
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH = 0
	C_ECC_DQS_WIDTH = 0
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_FAMILY = "spartan3a"
	C_HIGHADDR_CTRL0 = "000000001110"
	C_HIGHADDR_CTRL1 = "000000011000"
	C_HIGHADDR_CTRL10 = "000010011111"
	C_HIGHADDR_CTRL11 = "000010101110"
	C_HIGHADDR_CTRL12 = "000011000011"
	C_HIGHADDR_CTRL13 = "000011010010"
	C_HIGHADDR_CTRL14 = "000011100001"
	C_HIGHADDR_CTRL15 = "000011100011"
	C_HIGHADDR_CTRL2 = "000000100111"
	C_HIGHADDR_CTRL3 = "000000110001"
	C_HIGHADDR_CTRL4 = "000001000000"
	C_HIGHADDR_CTRL5 = "000001001010"
	C_HIGHADDR_CTRL6 = "000001011011"
	C_HIGHADDR_CTRL7 = "000001100110"
	C_HIGHADDR_CTRL8 = "000001111011"
	C_HIGHADDR_CTRL9 = "000010001010"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000000"
	C_INCLUDE_ECC_TEST = "00000000000000000000000000000000"
	C_MAX_REQ_ALLOWED = 1
	C_MEM_ADDR_WIDTH = 13
	C_MEM_BANKADDR_WIDTH = 2
	C_MEM_BITS_DATA_PER_DQS = 8
	C_MEM_CAS_LATENCY0 = 3
	C_MEM_CE_WIDTH = 1
	C_MEM_CLK_WIDTH = 2
	C_MEM_CS_N_WIDTH = 1
	C_MEM_DATA_WIDTH = 32
	C_MEM_DM_WIDTH = 4
	C_MEM_DQS_IO_COL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_WIDTH = 4
	C_MEM_DQ_IO_MS = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_NUM_DIMMS = 1
	C_MEM_NUM_RANKS = 1
	C_MEM_ODT_TYPE = 0
	C_MEM_ODT_WIDTH = 1
	C_MEM_PART_NUM_BANK_BITS = 2
	C_MEM_PART_NUM_COL_BITS = 9
	C_MEM_PART_NUM_ROW_BITS = 13
	C_MEM_PART_TREFI = 7800000
	C_MEM_REDUCED_DRV = "00000000000000000000000000000000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_TYPE = "DDR2"
	C_MPMC_BASEADDR = 2415919104
	C_MPMC_CLK0_PERIOD_PS = 7499
	C_MPMC_CTRL_AWIDTH = 32
	C_MPMC_CTRL_BASEADDR = 4294967295
	C_MPMC_CTRL_DWIDTH = 64
	C_MPMC_CTRL_HIGHADDR = 0
	C_MPMC_CTRL_MID_WIDTH = 1
	C_MPMC_CTRL_NATIVE_DWIDTH = 32
	C_MPMC_CTRL_NUM_MASTERS = 1
	C_MPMC_CTRL_P2P = "00000000000000000000000000000001"
	C_MPMC_CTRL_SMALLEST_MASTER = 32
	C_MPMC_CTRL_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_MPMC_HIGHADDR = 2483027967
	C_NUM_IDELAYCTRL = 1
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PI0_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI0_PM_DC_CNTR = 1
	C_PI0_PM_USED = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_TYPE = "BRAM"
	C_PI1_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI1_PM_DC_CNTR = 1
	C_PI1_PM_USED = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDRACK_PIPELINE = 1
	C_PI2_PM_DC_CNTR = 1
	C_PI2_PM_USED = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI3_PM_DC_CNTR = 1
	C_PI3_PM_USED = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI4_PM_DC_CNTR = 1
	C_PI4_PM_USED = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI5_PM_DC_CNTR = 1
	C_PI5_PM_USED = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI6_PM_DC_CNTR = 1
	C_PI6_PM_USED = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI7_PM_DC_CNTR = 1
	C_PI7_PM_USED = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIM0_BASEADDR = "11111111111111111111111111111111"
	C_PIM0_DATA_WIDTH = 64
	C_PIM0_HIGHADDR = "00000000000000000000000000000000"
	C_PIM0_OFFSET = "00000000000000000000000000000000"
	C_PIM0_SUBTYPE = "IXCL"
	C_PIM1_BASEADDR = "11111111111111111111111111111111"
	C_PIM1_DATA_WIDTH = 64
	C_PIM1_HIGHADDR = "00000000000000000000000000000000"
	C_PIM1_OFFSET = "00000000000000000000000000000000"
	C_PIM1_SUBTYPE = "DXCL"
	C_PIM2_BASEADDR = "11111111111111111111111111111111"
	C_PIM2_DATA_WIDTH = 64
	C_PIM2_HIGHADDR = "00000000000000000000000000000000"
	C_PIM2_OFFSET = "00000000000000000000000000000000"
	C_PIM2_SUBTYPE = "PLB"
	C_PIM3_BASEADDR = "11111111111111111111111111111111"
	C_PIM3_DATA_WIDTH = 64
	C_PIM3_HIGHADDR = "00000000000000000000000000000000"
	C_PIM3_OFFSET = "00000000000000000000000000000000"
	C_PIM3_SUBTYPE = "INACTIVE"
	C_PIM4_BASEADDR = "11111111111111111111111111111111"
	C_PIM4_DATA_WIDTH = 64
	C_PIM4_HIGHADDR = "00000000000000000000000000000000"
	C_PIM4_OFFSET = "00000000000000000000000000000000"
	C_PIM4_SUBTYPE = "INACTIVE"
	C_PIM5_BASEADDR = "11111111111111111111111111111111"
	C_PIM5_DATA_WIDTH = 64
	C_PIM5_HIGHADDR = "00000000000000000000000000000000"
	C_PIM5_OFFSET = "00000000000000000000000000000000"
	C_PIM5_SUBTYPE = "INACTIVE"
	C_PIM6_BASEADDR = "11111111111111111111111111111111"
	C_PIM6_DATA_WIDTH = 64
	C_PIM6_HIGHADDR = "00000000000000000000000000000000"
	C_PIM6_OFFSET = "00000000000000000000000000000000"
	C_PIM6_SUBTYPE = "INACTIVE"
	C_PIM7_BASEADDR = "11111111111111111111111111111111"
	C_PIM7_DATA_WIDTH = 64
	C_PIM7_HIGHADDR = "00000000000000000000000000000000"
	C_PIM7_OFFSET = "00000000000000000000000000000000"
	C_PIM7_SUBTYPE = "INACTIVE"
	C_PM_DC_WIDTH = 48
	C_PM_ENABLE = "00000000000000000000000000000000"
	C_PM_GC_CNTR = 1
	C_PM_GC_WIDTH = 48
	C_PM_SHIFT_CNT_BY = 1
	C_PPC440MC0_BURST_LENGTH = 4
	C_PPC440MC0_PIPE_STAGES = 1
	C_PPC440MC1_BURST_LENGTH = 4
	C_PPC440MC1_PIPE_STAGES = 1
	C_PPC440MC2_BURST_LENGTH = 4
	C_PPC440MC2_PIPE_STAGES = 1
	C_PPC440MC3_BURST_LENGTH = 4
	C_PPC440MC3_PIPE_STAGES = 1
	C_PPC440MC4_BURST_LENGTH = 4
	C_PPC440MC4_PIPE_STAGES = 1
	C_PPC440MC5_BURST_LENGTH = 4
	C_PPC440MC5_PIPE_STAGES = 1
	C_PPC440MC6_BURST_LENGTH = 4
	C_PPC440MC6_PIPE_STAGES = 1
	C_PPC440MC7_BURST_LENGTH = 4
	C_PPC440MC7_PIPE_STAGES = 1
	C_RD_DATAPATH_TML_MAX_FANOUT = 0
	C_SDMA0_COMPLETED_ERR_RX = "00000000000000000000000000000001"
	C_SDMA0_COMPLETED_ERR_TX = "00000000000000000000000000000001"
	C_SDMA0_PI2LL_CLK_RATIO = 1
	C_SDMA0_PRESCALAR = 1023
	C_SDMA1_COMPLETED_ERR_RX = "00000000000000000000000000000001"
	C_SDMA1_COMPLETED_ERR_TX = "00000000000000000000000000000001"
	C_SDMA1_PI2LL_CLK_RATIO = 1
	C_SDMA1_PRESCALAR = 1023
	C_SDMA2_COMPLETED_ERR_RX = 1
	C_SDMA2_COMPLETED_ERR_TX = 1
	C_SDMA2_PI2LL_CLK_RATIO = 1
	C_SDMA2_PRESCALAR = 1023
	C_SDMA3_COMPLETED_ERR_RX = 1
	C_SDMA3_COMPLETED_ERR_TX = 1
	C_SDMA3_PI2LL_CLK_RATIO = 1
	C_SDMA3_PRESCALAR = 1023
	C_SDMA4_COMPLETED_ERR_RX = 1
	C_SDMA4_COMPLETED_ERR_TX = 1
	C_SDMA4_PI2LL_CLK_RATIO = 1
	C_SDMA4_PRESCALAR = 1023
	C_SDMA5_COMPLETED_ERR_RX = 1
	C_SDMA5_COMPLETED_ERR_TX = 1
	C_SDMA5_PI2LL_CLK_RATIO = 1
	C_SDMA5_PRESCALAR = 1023
	C_SDMA6_COMPLETED_ERR_RX = 1
	C_SDMA6_COMPLETED_ERR_TX = 1
	C_SDMA6_PI2LL_CLK_RATIO = 1
	C_SDMA6_PRESCALAR = 1023
	C_SDMA7_COMPLETED_ERR_RX = 1
	C_SDMA7_COMPLETED_ERR_TX = 1
	C_SDMA7_PI2LL_CLK_RATIO = 1
	C_SDMA7_PRESCALAR = 1023
	C_SDMA_CTRL0_AWIDTH = 32
	C_SDMA_CTRL0_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL0_DWIDTH = 64
	C_SDMA_CTRL0_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL0_MID_WIDTH = 1
	C_SDMA_CTRL0_NATIVE_DWIDTH = 32
	C_SDMA_CTRL0_NUM_MASTERS = 1
	C_SDMA_CTRL0_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL0_SMALLEST_MASTER = 32
	C_SDMA_CTRL0_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL1_AWIDTH = 32
	C_SDMA_CTRL1_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL1_DWIDTH = 64
	C_SDMA_CTRL1_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL1_MID_WIDTH = 1
	C_SDMA_CTRL1_NATIVE_DWIDTH = 32
	C_SDMA_CTRL1_NUM_MASTERS = 1
	C_SDMA_CTRL1_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL1_SMALLEST_MASTER = 32
	C_SDMA_CTRL1_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL2_AWIDTH = 32
	C_SDMA_CTRL2_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL2_DWIDTH = 64
	C_SDMA_CTRL2_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL2_MID_WIDTH = 1
	C_SDMA_CTRL2_NATIVE_DWIDTH = 32
	C_SDMA_CTRL2_NUM_MASTERS = 1
	C_SDMA_CTRL2_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL2_SMALLEST_MASTER = 32
	C_SDMA_CTRL2_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL3_AWIDTH = 32
	C_SDMA_CTRL3_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL3_DWIDTH = 64
	C_SDMA_CTRL3_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL3_MID_WIDTH = 1
	C_SDMA_CTRL3_NATIVE_DWIDTH = 32
	C_SDMA_CTRL3_NUM_MASTERS = 1
	C_SDMA_CTRL3_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL3_SMALLEST_MASTER = 32
	C_SDMA_CTRL3_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL4_AWIDTH = 32
	C_SDMA_CTRL4_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL4_DWIDTH = 64
	C_SDMA_CTRL4_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL4_MID_WIDTH = 1
	C_SDMA_CTRL4_NATIVE_DWIDTH = 32
	C_SDMA_CTRL4_NUM_MASTERS = 1
	C_SDMA_CTRL4_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL4_SMALLEST_MASTER = 32
	C_SDMA_CTRL4_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL5_AWIDTH = 32
	C_SDMA_CTRL5_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL5_DWIDTH = 64
	C_SDMA_CTRL5_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL5_MID_WIDTH = 1
	C_SDMA_CTRL5_NATIVE_DWIDTH = 32
	C_SDMA_CTRL5_NUM_MASTERS = 1
	C_SDMA_CTRL5_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL5_SMALLEST_MASTER = 32
	C_SDMA_CTRL5_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL6_AWIDTH = 32
	C_SDMA_CTRL6_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL6_DWIDTH = 64
	C_SDMA_CTRL6_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL6_MID_WIDTH = 1
	C_SDMA_CTRL6_NATIVE_DWIDTH = 32
	C_SDMA_CTRL6_NUM_MASTERS = 1
	C_SDMA_CTRL6_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL6_SMALLEST_MASTER = 32
	C_SDMA_CTRL6_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL7_AWIDTH = 32
	C_SDMA_CTRL7_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL7_DWIDTH = 64
	C_SDMA_CTRL7_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL7_MID_WIDTH = 1
	C_SDMA_CTRL7_NATIVE_DWIDTH = 32
	C_SDMA_CTRL7_NUM_MASTERS = 1
	C_SDMA_CTRL7_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL7_SMALLEST_MASTER = 32
	C_SDMA_CTRL7_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL_BASEADDR = 4294967295
	C_SDMA_CTRL_HIGHADDR = 0
	C_SKIP_1_VALUE = "00000000000000000000000000000001"
	C_SKIP_2_VALUE = "00000000000000000000000000000001"
	C_SKIP_3_VALUE = "00000000000000000000000000000001"
	C_SKIP_4_VALUE = "00000000000000000000000000000001"
	C_SKIP_5_VALUE = "00000000000000000000000000000001"
	C_SKIP_6_VALUE = "00000000000000000000000000000001"
	C_SKIP_7_VALUE = "00000000000000000000000000000001"
	C_SKIP_SIM_INIT_DELAY = "00000000000000000000000000000000"
	C_SPECIAL_BOARD = "NONE"
	C_SPLB0_AWIDTH = 32
	C_SPLB0_DWIDTH = 64
	C_SPLB0_MID_WIDTH = 1
	C_SPLB0_NATIVE_DWIDTH = 64
	C_SPLB0_NUM_MASTERS = 1
	C_SPLB0_P2P = "00000000000000000000000000000001"
	C_SPLB0_SMALLEST_MASTER = 32
	C_SPLB0_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB1_AWIDTH = 32
	C_SPLB1_DWIDTH = 64
	C_SPLB1_MID_WIDTH = 1
	C_SPLB1_NATIVE_DWIDTH = 64
	C_SPLB1_NUM_MASTERS = 1
	C_SPLB1_P2P = "00000000000000000000000000000001"
	C_SPLB1_SMALLEST_MASTER = 32
	C_SPLB1_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB2_AWIDTH = 32
	C_SPLB2_DWIDTH = 64
	C_SPLB2_MID_WIDTH = 1
	C_SPLB2_NATIVE_DWIDTH = 64
	C_SPLB2_NUM_MASTERS = 2
	C_SPLB2_P2P = "00000000000000000000000000000000"
	C_SPLB2_SMALLEST_MASTER = 32
	C_SPLB2_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB3_AWIDTH = 32
	C_SPLB3_DWIDTH = 64
	C_SPLB3_MID_WIDTH = 1
	C_SPLB3_NATIVE_DWIDTH = 64
	C_SPLB3_NUM_MASTERS = 1
	C_SPLB3_P2P = "00000000000000000000000000000001"
	C_SPLB3_SMALLEST_MASTER = 32
	C_SPLB3_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB4_AWIDTH = 32
	C_SPLB4_DWIDTH = 64
	C_SPLB4_MID_WIDTH = 1
	C_SPLB4_NATIVE_DWIDTH = 64
	C_SPLB4_NUM_MASTERS = 1
	C_SPLB4_P2P = "00000000000000000000000000000001"
	C_SPLB4_SMALLEST_MASTER = 32
	C_SPLB4_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB5_AWIDTH = 32
	C_SPLB5_DWIDTH = 64
	C_SPLB5_MID_WIDTH = 1
	C_SPLB5_NATIVE_DWIDTH = 64
	C_SPLB5_NUM_MASTERS = 1
	C_SPLB5_P2P = "00000000000000000000000000000001"
	C_SPLB5_SMALLEST_MASTER = 32
	C_SPLB5_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB6_AWIDTH = 32
	C_SPLB6_DWIDTH = 64
	C_SPLB6_MID_WIDTH = 1
	C_SPLB6_NATIVE_DWIDTH = 64
	C_SPLB6_NUM_MASTERS = 1
	C_SPLB6_P2P = "00000000000000000000000000000001"
	C_SPLB6_SMALLEST_MASTER = 32
	C_SPLB6_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB7_AWIDTH = 32
	C_SPLB7_DWIDTH = 64
	C_SPLB7_MID_WIDTH = 1
	C_SPLB7_NATIVE_DWIDTH = 64
	C_SPLB7_NUM_MASTERS = 1
	C_SPLB7_P2P = "00000000000000000000000000000001"
	C_SPLB7_SMALLEST_MASTER = 32
	C_SPLB7_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_CLK_SEL = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_SWAP_RISE = "00000000000000000000000000000000"
	C_STATIC_PHY_RDEN_DELAY = "00000000000000000000000000000101"
	C_TBY4TAPVALUE = 9999
	C_TWR = "00000000000000000011101010011000"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_VFBC0_CMD_AFULL_COUNT = 3
	C_VFBC0_CMD_FIFO_DEPTH = 32
	C_VFBC0_RDWD_DATA_WIDTH = 32
	C_VFBC0_RDWD_FIFO_DEPTH = 1024
	C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC1_CMD_AFULL_COUNT = 3
	C_VFBC1_CMD_FIFO_DEPTH = 32
	C_VFBC1_RDWD_DATA_WIDTH = 32
	C_VFBC1_RDWD_FIFO_DEPTH = 1024
	C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC2_CMD_AFULL_COUNT = 3
	C_VFBC2_CMD_FIFO_DEPTH = 32
	C_VFBC2_RDWD_DATA_WIDTH = 32
	C_VFBC2_RDWD_FIFO_DEPTH = 1024
	C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC3_CMD_AFULL_COUNT = 3
	C_VFBC3_CMD_FIFO_DEPTH = 32
	C_VFBC3_RDWD_DATA_WIDTH = 32
	C_VFBC3_RDWD_FIFO_DEPTH = 1024
	C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC4_CMD_AFULL_COUNT = 3
	C_VFBC4_CMD_FIFO_DEPTH = 32
	C_VFBC4_RDWD_DATA_WIDTH = 32
	C_VFBC4_RDWD_FIFO_DEPTH = 1024
	C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC5_CMD_AFULL_COUNT = 3
	C_VFBC5_CMD_FIFO_DEPTH = 32
	C_VFBC5_RDWD_DATA_WIDTH = 32
	C_VFBC5_RDWD_FIFO_DEPTH = 1024
	C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC6_CMD_AFULL_COUNT = 3
	C_VFBC6_CMD_FIFO_DEPTH = 32
	C_VFBC6_RDWD_DATA_WIDTH = 32
	C_VFBC6_RDWD_FIFO_DEPTH = 1024
	C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC7_CMD_AFULL_COUNT = 3
	C_VFBC7_CMD_FIFO_DEPTH = 32
	C_VFBC7_RDWD_DATA_WIDTH = 32
	C_VFBC7_RDWD_FIFO_DEPTH = 1024
	C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_WR_DATAPATH_TML_PIPELINE = "00000000000000000000000000000001"
	C_WR_TRAINING_PORT = "00000000000000000000000000000001"
	C_XCL0_LINESIZE = 4
	C_XCL0_PIPE_STAGES = 3
	C_XCL0_WRITEXFER = 0
	C_XCL1_LINESIZE = 4
	C_XCL1_PIPE_STAGES = 3
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_PIPE_STAGES = 3
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_PIPE_STAGES = 3
	C_XCL3_WRITEXFER = 1
	C_XCL4_LINESIZE = 4
	C_XCL4_PIPE_STAGES = 3
	C_XCL4_WRITEXFER = 1
	C_XCL5_LINESIZE = 4
	C_XCL5_PIPE_STAGES = 3
	C_XCL5_WRITEXFER = 1
	C_XCL6_LINESIZE = 4
	C_XCL6_PIPE_STAGES = 3
	C_XCL6_WRITEXFER = 1
	C_XCL7_LINESIZE = 4
	C_XCL7_PIPE_STAGES = 3
	C_XCL7_WRITEXFER = 1
	P_AP_PIPELINE1 = "1"
	P_AP_PIPELINE2 = "1"
	P_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	P_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	P_B16_READ_SEQ = "00000000000000000000000000001001"
	P_B16_WRITE_SEQ = "00000000000000000000000000001000"
	P_B32_READ_SEQ = "00000000000000000000000000001011"
	P_B32_WRITE_SEQ = "00000000000000000000000000001010"
	P_B64_READ_SEQ = "00000000000000000000000000001101"
	P_B64_WRITE_SEQ = "00000000000000000000000000001100"
	P_BASEADDR_ARB0 = "000000000"
	P_BASEADDR_ARB1 = "000010000"
	P_BASEADDR_ARB10 = "010100000"
	P_BASEADDR_ARB11 = "010110000"
	P_BASEADDR_ARB12 = "011000000"
	P_BASEADDR_ARB13 = "011010000"
	P_BASEADDR_ARB14 = "011100000"
	P_BASEADDR_ARB15 = "011110000"
	P_BASEADDR_ARB2 = "000100000"
	P_BASEADDR_ARB3 = "000110000"
	P_BASEADDR_ARB4 = "001000000"
	P_BASEADDR_ARB5 = "001010000"
	P_BASEADDR_ARB6 = "001100000"
	P_BASEADDR_ARB7 = "001110000"
	P_BASEADDR_ARB8 = "010000000"
	P_BASEADDR_ARB9 = "010010000"
	P_CL4_READ_SEQ = "00000000000000000000000000000101"
	P_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	P_CL8_READ_SEQ = "00000000000000000000000000000111"
	P_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	P_CP_PIPELINE = "1"
	P_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "00000000000000000000000000001100"
	P_DEBUG_CTRL_NUM_REG = "00000000000000000000000000000001"
	P_DEBUG_CTRL_REG_BASEADDR = "00000000000000000001111111111111"
	P_DEBUG_CTRL_REG_HIGHADDR = "00000000000000000010000000000010"
	P_DEBUG_CTRL_REG_OFFSET = "00000000000000000010000000000000"
	P_DEBUG_CTRL_REG_SIZE = "00000000000000000000000000000100"
	P_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	P_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	P_ECC_DATA_WIDTH_INT = "00000000000000000000000000000000"
	P_ECC_DM_WIDTH_INT = "00000000000000000000000000000000"
	P_ECC_DQS_WIDTH_INT = "00000000000000000000000000000000"
	P_ECC_NUM_REG = "00000000000000000000000000010000"
	P_ECC_REG_BASEADDR = "11111111111111111111111111111111"
	P_ECC_REG_HIGHADDR = "00000000000000000000000000111110"
	P_ECC_REG_OFFSET = "00000000000000000000000000000000"
	P_ECC_REG_SIZE = "00000000000000000000000001000000"
	P_FAMILY = "spartan3a"
	P_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	P_HIGHADDR_ARB1 = "000011111"
	P_HIGHADDR_ARB10 = "010101111"
	P_HIGHADDR_ARB11 = "010111111"
	P_HIGHADDR_ARB12 = "011001111"
	P_HIGHADDR_ARB13 = "011011111"
	P_HIGHADDR_ARB14 = "011101111"
	P_HIGHADDR_ARB15 = "011111111"
	P_HIGHADDR_ARB2 = "000101111"
	P_HIGHADDR_ARB3 = "000111111"
	P_HIGHADDR_ARB4 = "001001111"
	P_HIGHADDR_ARB5 = "001011111"
	P_HIGHADDR_ARB6 = "001101111"
	P_HIGHADDR_ARB7 = "001111111"
	P_HIGHADDR_ARB8 = "010001111"
	P_HIGHADDR_ARB9 = "010011111"
	P_IDELAY_CTRL_RDY_HIGHBIT = "00000000000000000000000000000000"
	P_MEM_ADDITIVE_LATENCY = "00000000000000000000000000000000"
	P_MEM_BURST_LENGTH = "00000000000000000000000000000100"
	P_MEM_CAS_LATENCY1 = "00000000000000000000000000000000"
	P_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	P_MEM_DDR2_ENABLE = "1"
	P_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	P_MEM_DQSN_ENABLE = "00000000000000000000000000000001"
	P_MEM_DQS_GATE_EN = "0"
	P_MEM_DQS_MATCHED = "0"
	P_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	P_MEM_HAS_BE = "00000000000000000000000000000001"
	P_MEM_IDEL_HIGH_PERF = "FALSE"
	P_MEM_IS_DDR = "1"
	P_MEM_SUPPORTED_BANK_OFFSETS = "00000001000000000000000000000000"
	P_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	P_MEM_SUPPORTED_DIMM_OFFSETS = "00000100000000000000000000000000"
	P_MEM_SUPPORTED_RANK_OFFSETS = "00000100000000000000000000000000"
	P_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000000100000000000"
	P_MEM_SUPPORTED_TOTAL_OFFSETS = "00000100000000000000000000000000"
	P_NOP_SEQ = "00000000000000000000000000001111"
	P_NPI2PM_BUF_AWIDTH = "00000000000000000000000000000010"
	P_NPI2PM_BUF_DEPTH = "00000000000000000000000000000100"
	P_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	P_NUM_IDELAYCTRL = "00000000000000000000000000000000"
	P_PI0_WR_FIFO_TYPE = "DISABLED"
	P_PI1_WR_FIFO_TYPE = "BRAM"
	P_PI2_WR_FIFO_TYPE = "BRAM"
	P_PI3_WR_FIFO_TYPE = "BRAM"
	P_PI4_WR_FIFO_TYPE = "BRAM"
	P_PI5_WR_FIFO_TYPE = "BRAM"
	P_PI6_WR_FIFO_TYPE = "BRAM"
	P_PI7_WR_FIFO_TYPE = "BRAM"
	P_PIM0_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM0_BASEADDR = "10010000000000000000000000000000"
	P_PIM0_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM0_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM0_HIGHADDR = "10010011111111111111111111111111"
	P_PIM0_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM0_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM1_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM1_BASEADDR = "10010000000000000000000000000000"
	P_PIM1_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM1_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM1_HIGHADDR = "10010011111111111111111111111111"
	P_PIM1_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM1_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM2_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM2_BASEADDR = "10010000000000000000000000000000"
	P_PIM2_BE_WIDTH = "00000000000000000000000000001000"
	P_PIM2_DATA_WIDTH = "00000000000000000000000001000000"
	P_PIM2_HIGHADDR = "10010011111111111111111111111111"
	P_PIM2_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM2_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM3_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM3_BASEADDR = "10010000000000000000000000000000"
	P_PIM3_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM3_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM3_HIGHADDR = "10010011111111111111111111111111"
	P_PIM3_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM3_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM4_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM4_BASEADDR = "10010000000000000000000000000000"
	P_PIM4_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM4_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM4_HIGHADDR = "10010011111111111111111111111111"
	P_PIM4_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM4_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM5_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM5_BASEADDR = "10010000000000000000000000000000"
	P_PIM5_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM5_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM5_HIGHADDR = "10010011111111111111111111111111"
	P_PIM5_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM5_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM6_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM6_BASEADDR = "10010000000000000000000000000000"
	P_PIM6_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM6_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM6_HIGHADDR = "10010011111111111111111111111111"
	P_PIM6_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM6_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM7_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM7_BASEADDR = "10010000000000000000000000000000"
	P_PIM7_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM7_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM7_HIGHADDR = "10010011111111111111111111111111"
	P_PIM7_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM7_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM_RD_FIFO_LATENCY = "1010101010101010"
	P_PIPELINE_ADDRACK = "11111111"
	P_PIX_ADDR_WIDTH_MAX = "00000000000000000000000000100000"
	P_PIX_BE_WIDTH_MAX = "00000000000000000000000000001000"
	P_PIX_DATA_WIDTH_MAX = "00000000000000000000000001000000"
	P_PIX_RDWDADDR_WIDTH_MAX = "00000000000000000000000000000100"
	P_PI_DATA_WIDTH = "00000100"
	P_PM_BUF_AWIDTH = "00000000000000000000000000000011"
	P_PM_BUF_DEPTH = "00000000000000000000000000001000"
	P_PM_CTRL_NUM_REG = "00000000000000000000000000100000"
	P_PM_CTRL_REG_BASEADDR = "00000000000000000110111111111111"
	P_PM_CTRL_REG_HIGHADDR = "00000000000000000111000001111110"
	P_PM_CTRL_REG_OFFSET = "00000000000000000111000000000000"
	P_PM_CTRL_REG_SIZE = "00000000000000000000000010000000"
	P_PM_DATA_MEM_BASEADDR = "00000000000000000111111111111111"
	P_PM_DATA_MEM_HIGHADDR = "00000000000000001111111111111110"
	P_PM_DATA_MEM_OFFSET = "00000000000000001000000000000000"
	P_PM_DATA_MEM_SIZE = "00000000000000001000000000000000"
	P_PM_DC_CNTR = "11111111"
	P_PM_RD_TIMER_AWIDTH = "00000000000000000000000000000001"
	P_PM_RD_TIMER_DEPTH = "00000000000000000000000000000010"
	P_PM_USED = "11111111"
	P_PM_WR_TIMER_AWIDTH = "00000000000000000000000000000001"
	P_PM_WR_TIMER_DEPTH = "00000000000000000000000000000010"
	P_REFH_SEQ = "00000000000000000000000000001110"
	P_REFRESH_CNT_MAX = 1040
	P_REFRESH_CNT_WIDTH = "00000000000000000000000000001011"
	P_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	P_SDMA_CTRL0_BASEADDR = "11111111111111111111111111111111"
	P_SDMA_CTRL0_HIGHADDR = "00000000000000000000000001111110"
	P_SDMA_CTRL1_BASEADDR = "00000000000000000000000001111111"
	P_SDMA_CTRL1_HIGHADDR = "00000000000000000000000011111110"
	P_SDMA_CTRL2_BASEADDR = "00000000000000000000000011111111"
	P_SDMA_CTRL2_HIGHADDR = "00000000000000000000000101111110"
	P_SDMA_CTRL3_BASEADDR = "00000000000000000000000101111111"
	P_SDMA_CTRL3_HIGHADDR = "00000000000000000000000111111110"
	P_SDMA_CTRL4_BASEADDR = "00000000000000000000000111111111"
	P_SDMA_CTRL4_HIGHADDR = "00000000000000000000001001111110"
	P_SDMA_CTRL5_BASEADDR = "00000000000000000000001001111111"
	P_SDMA_CTRL5_HIGHADDR = "00000000000000000000001011111110"
	P_SDMA_CTRL6_BASEADDR = "00000000000000000000001011111111"
	P_SDMA_CTRL6_HIGHADDR = "00000000000000000000001101111110"
	P_SDMA_CTRL7_BASEADDR = "00000000000000000000001101111111"
	P_SDMA_CTRL7_HIGHADDR = "00000000000000000000001111111110"
	P_SDMA_CTRL_SHARED_OFFSET = "00000000000000000000000010000000"
	P_SPECIAL_BOARD = "00000000000000000000000000000000"
	P_STATIC_PHY_NUM_REG = "00000000000000000000000000000001"
	P_STATIC_PHY_REG_BASEADDR = "00000000000000000000111111111111"
	P_STATIC_PHY_REG_HIGHADDR = "00000000000000000001000000000010"
	P_STATIC_PHY_REG_OFFSET = "00000000000000000001000000000000"
	P_STATIC_PHY_REG_SIZE = "00000000000000000000000000000100"
	P_TBY4TAPVALUE = 24
	P_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	P_USE_STATIC_PHY = "00000000000000000000000000000000"
	P_VFBC0_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC0_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC0_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC0_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC0_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC0_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC0_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC0_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC0_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC0_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC1_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC1_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC1_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC1_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC1_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC1_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC1_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC1_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC1_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC1_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC2_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC2_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC2_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC2_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC2_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC2_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC2_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC2_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC2_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC2_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC3_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC3_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC3_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC3_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC3_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC3_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC3_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC3_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC3_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC3_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC4_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC4_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC4_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC4_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC4_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC4_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC4_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC4_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC4_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC4_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC5_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC5_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC5_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC5_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC5_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC5_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC5_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC5_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC5_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC5_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC6_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC6_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC6_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC6_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC6_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC6_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC6_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC6_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC6_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC6_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC7_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC7_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC7_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC7_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC7_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC7_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC7_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC7_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC7_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC7_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_WORD_READ_SEQ = "00000000000000000000000000000001"
	P_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_core> in library <mpmc_v4_03_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_AP_PIPELINE2 = "1"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000001111"
	C_BASEADDR_CTRL10 = "000010001011"
	C_BASEADDR_CTRL11 = "000010100000"
	C_BASEADDR_CTRL12 = "000010101111"
	C_BASEADDR_CTRL13 = "000011000100"
	C_BASEADDR_CTRL14 = "000011010011"
	C_BASEADDR_CTRL15 = "000011100010"
	C_BASEADDR_CTRL2 = "000000011001"
	C_BASEADDR_CTRL3 = "000000101000"
	C_BASEADDR_CTRL4 = "000000110010"
	C_BASEADDR_CTRL5 = "000001000001"
	C_BASEADDR_CTRL6 = "000001001011"
	C_BASEADDR_CTRL7 = "000001011100"
	C_BASEADDR_CTRL8 = "000001100111"
	C_BASEADDR_CTRL9 = "000001111100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_CTRL_AP_COL_DELAY = "0001"
	C_CTRL_AP_PIPELINE1_CE_DELAY = "0000"
	C_CTRL_AP_PI_ADDR_CE_DELAY = "0000"
	C_CTRL_AP_PORT_SELECT_DELAY = "0000"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000"
	C_CTRL_BRAM_INIT_01 = "0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100"
	C_CTRL_BRAM_INIT_03 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_04 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_06 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_07 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_08 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_09 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_0A = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_0C = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_0D = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_0E = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_10 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_11 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_12 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100"
	C_CTRL_BRAM_INIT_13 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_15 = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_16 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_17 = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_18 = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_19 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = "0010"
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "00000000000000000000000000001100"
	C_CTRL_DP_SIZE_DELAY = "0010"
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = "0100"
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = "0101"
	C_CTRL_Q0_DELAY = "0001"
	C_CTRL_Q10_DELAY = "0001"
	C_CTRL_Q11_DELAY = "0010"
	C_CTRL_Q12_DELAY = "0001"
	C_CTRL_Q13_DELAY = "0001"
	C_CTRL_Q14_DELAY = "0001"
	C_CTRL_Q15_DELAY = "0001"
	C_CTRL_Q16_DELAY = "0001"
	C_CTRL_Q17_DELAY = "0000"
	C_CTRL_Q18_DELAY = "0000"
	C_CTRL_Q19_DELAY = "0000"
	C_CTRL_Q1_DELAY = "0000"
	C_CTRL_Q20_DELAY = "0000"
	C_CTRL_Q21_DELAY = "0000"
	C_CTRL_Q22_DELAY = "0000"
	C_CTRL_Q23_DELAY = "0000"
	C_CTRL_Q24_DELAY = "0000"
	C_CTRL_Q25_DELAY = "0000"
	C_CTRL_Q26_DELAY = "0000"
	C_CTRL_Q27_DELAY = "0000"
	C_CTRL_Q28_DELAY = "0000"
	C_CTRL_Q29_DELAY = "0000"
	C_CTRL_Q2_DELAY = "0010"
	C_CTRL_Q30_DELAY = "0000"
	C_CTRL_Q31_DELAY = "0000"
	C_CTRL_Q32_DELAY = "0010"
	C_CTRL_Q33_DELAY = "0001"
	C_CTRL_Q34_DELAY = "0000"
	C_CTRL_Q35_DELAY = "0000"
	C_CTRL_Q3_DELAY = "0010"
	C_CTRL_Q4_DELAY = "0010"
	C_CTRL_Q5_DELAY = "0010"
	C_CTRL_Q6_DELAY = "0101"
	C_CTRL_Q7_DELAY = "0010"
	C_CTRL_Q8_DELAY = "0001"
	C_CTRL_Q9_DELAY = "0010"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_ECC_DATA_WIDTH = "00000000000000000000000000000000"
	C_ECC_DATA_WIDTH_INT = "00000000000000000000000000000000"
	C_ECC_DECODE_PIPELINE = "1"
	C_ECC_DEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_DEFAULT_ON = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH = "00000000000000000000000000000000"
	C_ECC_DM_WIDTH_INT = "00000000000000000000000000000000"
	C_ECC_DQS_WIDTH = "00000000000000000000000000000000"
	C_ECC_DQS_WIDTH_INT = "00000000000000000000000000000000"
	C_ECC_ENCODE_PIPELINE = "1"
	C_ECC_NUM_REG = "00000000000000000000000000010000"
	C_ECC_PEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_SEC_THRESHOLD = "00000000000000000000000000000001"
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_HIGHADDR_CTRL0 = "000000001110"
	C_HIGHADDR_CTRL1 = "000000011000"
	C_HIGHADDR_CTRL10 = "000010011111"
	C_HIGHADDR_CTRL11 = "000010101110"
	C_HIGHADDR_CTRL12 = "000011000011"
	C_HIGHADDR_CTRL13 = "000011010010"
	C_HIGHADDR_CTRL14 = "000011100001"
	C_HIGHADDR_CTRL15 = "000011100011"
	C_HIGHADDR_CTRL2 = "000000100111"
	C_HIGHADDR_CTRL3 = "000000110001"
	C_HIGHADDR_CTRL4 = "000001000000"
	C_HIGHADDR_CTRL5 = "000001001010"
	C_HIGHADDR_CTRL6 = "000001011011"
	C_HIGHADDR_CTRL7 = "000001100110"
	C_HIGHADDR_CTRL8 = "000001111011"
	C_HIGHADDR_CTRL9 = "000010001010"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000000"
	C_INCLUDE_ECC_TEST = "00000000000000000000000000000000"
	C_INIT0_STALL = "00000000000000000000000000000000"
	C_INIT1_STALL = "00000000000000000000000000000000"
	C_INIT2_STALL = "00000000000000000000000000000000"
	C_IS_DDR = "1"
	C_MAX_REQ_ALLOWED = "00000000000000000000000000000001"
	C_MEM_ADDITIVE_LATENCY = "00000000000000000000000000000000"
	C_MEM_ADDR_WIDTH = "00000000000000000000000000001101"
	C_MEM_BANKADDR_WIDTH = "00000000000000000000000000000010"
	C_MEM_BITS_DATA_PER_DQS = "00000000000000000000000000001000"
	C_MEM_BURST_LENGTH = "00000000000000000000000000000100"
	C_MEM_CAS_LATENCY0 = "00000000000000000000000000000011"
	C_MEM_CAS_LATENCY1 = "00000000000000000000000000000000"
	C_MEM_CE_WIDTH = "00000000000000000000000000000001"
	C_MEM_CLK_PERIOD = "00000000000000000001110101001011"
	C_MEM_CLK_WIDTH = "00000000000000000000000000000010"
	C_MEM_CS_N_WIDTH = "00000000000000000000000000000001"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	C_MEM_DDR2_ENABLE = "1"
	C_MEM_DM_WIDTH = "00000000000000000000000000000100"
	C_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQSN_ENABLE = "00000000000000000000000000000001"
	C_MEM_DQS_GATE_EN = "0"
	C_MEM_DQS_IO_COL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_MATCHED = "0"
	C_MEM_DQS_WIDTH = "00000000000000000000000000000100"
	C_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQ_IO_MS = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_IDEL_HIGH_PERF = "FALSE"
	C_MEM_NUM_DIMMS = "00000000000000000000000000000001"
	C_MEM_NUM_RANKS = "00000000000000000000000000000001"
	C_MEM_ODT_TYPE = "00000000000000000000000000000000"
	C_MEM_ODT_WIDTH = "00000000000000000000000000000001"
	C_MEM_REDUCED_DRV = "00000000000000000000000000000000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_SUPPORTED_BANK_OFFSETS = "00000001000000000000000000000000"
	C_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	C_MEM_SUPPORTED_DIMM_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_RANK_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000000100000000000"
	C_MEM_SUPPORTED_TOTAL_OFFSETS = "00000100000000000000000000000000"
	C_MEM_TYPE = "DDR2"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PI0_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI0_BE_WIDTH = "00000000000000000000000000000100"
	C_PI0_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI0_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI0_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_TYPE = "DISABLED"
	C_PI1_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI1_BE_WIDTH = "00000000000000000000000000000100"
	C_PI1_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI1_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI1_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI2_BE_WIDTH = "00000000000000000000000000001000"
	C_PI2_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI2_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI2_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI3_BE_WIDTH = "00000000000000000000000000000100"
	C_PI3_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI3_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI3_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI4_BE_WIDTH = "00000000000000000000000000000100"
	C_PI4_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI4_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI4_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI5_BE_WIDTH = "00000000000000000000000000000100"
	C_PI5_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI5_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI5_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI6_BE_WIDTH = "00000000000000000000000000000100"
	C_PI6_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI6_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI6_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI7_BE_WIDTH = "00000000000000000000000000000100"
	C_PI7_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI7_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI7_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIPELINE_ADDRACK = "11111111"
	C_PIX_ADDR_WIDTH_MAX = "00000000000000000000000000100000"
	C_PIX_BE_WIDTH_MAX = "00000000000000000000000000001000"
	C_PIX_DATA_WIDTH_MAX = "00000000000000000000000001000000"
	C_PIX_RDWDADDR_WIDTH_MAX = "00000000000000000000000000000100"
	C_PI_DATA_WIDTH = "00000100"
	C_PI_RD_FIFO_TYPE = "1111111111111111"
	C_PI_WR_FIFO_TYPE = "1111111111111100"
	C_RAMB_SIM_COLLISION_CHECK = "NONE"
	C_RD_DATAPATH_TML_MAX_FANOUT = "00000000000000000000000000000000"
	C_RD_FIFO_APP_PIPELINE = "11111111"
	C_RD_FIFO_MEM_PIPELINE = "11111111"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REFRESH_CNT_MAX = "00000000000000000000010000010000"
	C_REFRESH_CNT_WIDTH = "00000000000000000000000000001011"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_SKIP_1_VALUE = "00000000000000000000000000000001"
	C_SKIP_2_VALUE = "00000000000000000000000000000001"
	C_SKIP_3_VALUE = "00000000000000000000000000000001"
	C_SKIP_4_VALUE = "00000000000000000000000000000001"
	C_SKIP_5_VALUE = "00000000000000000000000000000001"
	C_SKIP_6_VALUE = "00000000000000000000000000000001"
	C_SKIP_7_VALUE = "00000000000000000000000000000001"
	C_SKIP_INIT_DELAY = "0"
	C_SPECIAL_BOARD = "00000000000000000000000000000000"
	C_STATIC_PHY_NUM_REG = "00000000000000000000000000000001"
	C_STATIC_PHY_RDDATA_CLK_SEL = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_SWAP_RISE = "00000000000000000000000000000000"
	C_STATIC_PHY_RDEN_DELAY = "00000000000000000000000000000101"
	C_TBY4TAPVALUE = 24
	C_TWR = "00000000000000000011101010011000"
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	C_WR_DATAPATH_TML_PIPELINE = "00000000000000000000000000000001"
	C_WR_FIFO_APP_PIPELINE = "11111111"
	C_WR_FIFO_MEM_PIPELINE = "11111111"
	C_WR_FIFO_MEM_PIPELINE_SINGLE = "1"
	C_WR_TRAINING_PORT = "00000000000000000000000000000001"
	P_DELAY_PHYIF_DP_WRFIFO_POP = "0"
	P_DQS_BITS = "00000000000000000000000000000010"
	P_DQ_BITS = "00000000000000000000000000000101"
	P_ECC_DQS_BITS = "00000000000000000000000000000000"
	P_ECC_DQ_BITS = "00000000000000000000000000000000"
	P_WDF_RDEN_EARLY = "1"
	RDF_PUSH_BITS = "00000000000000000000000000000100"

Analyzing hierarchy for module <mpmc_xcl_if> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_MEM_SDR_DATA_WIDTH = "00000000000000000000000001000000"
	C_PIPE_STAGES = "00000000000000000000000000000011"
	C_PI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI_BE_WIDTH = "00000000000000000000000000000100"
	C_PI_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI_OFFSET = "00000000000000000000000000000000"
	C_PI_RDDATA_DELAY = "00000000000000000000000000000010"
	C_PI_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI_SUBTYPE = "IXCL"
	C_WRITEXFER = "00000000000000000000000000000000"
	P_ACCESS_FIFO_PIPE = "1"
	P_RDFIFO_EMPTY_PIPE = "1"
	P_READ_FIFO_PIPE = "1"

Analyzing hierarchy for module <mpmc_xcl_if> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_MEM_SDR_DATA_WIDTH = "00000000000000000000000001000000"
	C_PIPE_STAGES = "00000000000000000000000000000011"
	C_PI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI_BE_WIDTH = "00000000000000000000000000000100"
	C_PI_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI_OFFSET = "00000000000000000000000000000000"
	C_PI_RDDATA_DELAY = "00000000000000000000000000000010"
	C_PI_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI_SUBTYPE = "DXCL"
	C_WRITEXFER = "00000000000000000000000000000001"
	P_ACCESS_FIFO_PIPE = "1"
	P_RDFIFO_EMPTY_PIPE = "1"
	P_READ_FIFO_PIPE = "1"

Analyzing hierarchy for entity <plbv46_pim_wrapper> in library <mpmc_v4_03_a> (architecture <rtl_pim>) with generics.
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = 2415919104
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = 2483027967
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = 0
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for module <mpmc_addr_path> in library <mpmc_v4_03_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_AP_PIPELINE2 = "1"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_FAMILY = "spartan3a"
	C_IS_DDR = "1"
	C_MEM_ADDR_WIDTH = "00000000000000000000000000001101"
	C_MEM_BANKADDR_WIDTH = "00000000000000000000000000000010"
	C_MEM_BURST_LENGTH = "00000000000000000000000000000100"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DIMM0_BANK_OFFSET = "00000000000000000000000000011001"
	C_MEM_DIMM0_COL_OFFSET = "00000000000000000000000000000010"
	C_MEM_DIMM0_DIMM_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM0_RANK_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM0_ROW_OFFSET = "00000000000000000000000000001100"
	C_MEM_DIMM0_TOTAL_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_BANK_OFFSET = "00000000000000000000000000011001"
	C_MEM_DIMM1_COL_OFFSET = "00000000000000000000000000000010"
	C_MEM_DIMM1_DIMM_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_RANK_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_ROW_OFFSET = "00000000000000000000000000001100"
	C_MEM_DIMM1_TOTAL_OFFSET = "00000000000000000000000000011011"
	C_MEM_NUM_DIMMS = "00000000000000000000000000000001"
	C_MEM_NUM_RANKS = "00000000000000000000000000000001"
	C_MEM_SUPPORTED_BANK_OFFSETS = "00000001000000000000000000000000"
	C_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	C_MEM_SUPPORTED_DIMM_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_RANK_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000000100000000000"
	C_MEM_SUPPORTED_TOTAL_OFFSETS = "00000100000000000000000000000000"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_USE_TEMP_PARAMETERS = "00000000000000000000000000000001"
	P_MEM_DATA_WIDTH_SDR = "00000000000000000000000001000000"

Analyzing hierarchy for module <mpmc_ctrl_path> in library <mpmc_v4_03_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000001111"
	C_BASEADDR_CTRL10 = "000010001011"
	C_BASEADDR_CTRL11 = "000010100000"
	C_BASEADDR_CTRL12 = "000010101111"
	C_BASEADDR_CTRL13 = "000011000100"
	C_BASEADDR_CTRL14 = "000011010011"
	C_BASEADDR_CTRL15 = "000011100010"
	C_BASEADDR_CTRL2 = "000000011001"
	C_BASEADDR_CTRL3 = "000000101000"
	C_BASEADDR_CTRL4 = "000000110010"
	C_BASEADDR_CTRL5 = "000001000001"
	C_BASEADDR_CTRL6 = "000001001011"
	C_BASEADDR_CTRL7 = "000001011100"
	C_BASEADDR_CTRL8 = "000001100111"
	C_BASEADDR_CTRL9 = "000001111100"
	C_BURST_LENGTH = "00000000000000000000000000000100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_CTRL_AP_COL_DELAY = "0001"
	C_CTRL_AP_PIPELINE1_CE_DELAY = "0000"
	C_CTRL_AP_PI_ADDR_CE_DELAY = "0000"
	C_CTRL_AP_PORT_SELECT_DELAY = "0000"
	C_CTRL_ARB_RDMODWR_DELAY = "00000000000000000000000000000011"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000"
	C_CTRL_BRAM_INIT_01 = "0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100"
	C_CTRL_BRAM_INIT_03 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_04 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_06 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_07 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_08 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_09 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_0A = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_0C = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_0D = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_0E = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_10 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_11 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_12 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100"
	C_CTRL_BRAM_INIT_13 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_15 = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_16 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_17 = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_18 = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_19 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "00000000000000000000000000001100"
	C_CTRL_DP_SIZE_DELAY = "0010"
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = "0100"
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = "0101"
	C_CTRL_Q0_DELAY = "0001"
	C_CTRL_Q10_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q11_DELAY = "0010"
	C_CTRL_Q12_DELAY = "0001"
	C_CTRL_Q13_DELAY = "0001"
	C_CTRL_Q14_DELAY = "0001"
	C_CTRL_Q15_DELAY = "0001"
	C_CTRL_Q16_DELAY = "0001"
	C_CTRL_Q17_DELAY = "0000"
	C_CTRL_Q18_DELAY = "0000"
	C_CTRL_Q19_DELAY = "0000"
	C_CTRL_Q1_DELAY = "0000"
	C_CTRL_Q20_DELAY = "0000"
	C_CTRL_Q21_DELAY = "0000"
	C_CTRL_Q22_DELAY = "0000"
	C_CTRL_Q23_DELAY = "0000"
	C_CTRL_Q24_DELAY = "0000"
	C_CTRL_Q25_DELAY = "0000"
	C_CTRL_Q26_DELAY = "0000"
	C_CTRL_Q27_DELAY = "0000"
	C_CTRL_Q28_DELAY = "0000"
	C_CTRL_Q29_DELAY = "0000"
	C_CTRL_Q2_DELAY = "0010"
	C_CTRL_Q2_DELAY_TMP = "00000000000000000000000000000001"
	C_CTRL_Q30_DELAY = "0000"
	C_CTRL_Q31_DELAY = "0000"
	C_CTRL_Q32_DELAY = "0010"
	C_CTRL_Q32_DELAY_TMP = "0001"
	C_CTRL_Q33_DELAY = "0001"
	C_CTRL_Q34_DELAY = "0000"
	C_CTRL_Q35_DELAY = "0000"
	C_CTRL_Q3_DELAY = "0010"
	C_CTRL_Q3_DELAY_TMP = "00000000000000000000000000000001"
	C_CTRL_Q4_DELAY = "0010"
	C_CTRL_Q4_DELAY_TMP = "00000000000000000000000000000001"
	C_CTRL_Q5_DELAY = "0010"
	C_CTRL_Q6_DELAY = "0101"
	C_CTRL_Q7_DELAY = "0010"
	C_CTRL_Q8_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q9_DELAY = "0010"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_ECC_ENCODE_PIPELINE = "1"
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_HIGHADDR_CTRL0 = "000000001110"
	C_HIGHADDR_CTRL1 = "000000011000"
	C_HIGHADDR_CTRL10 = "000010011111"
	C_HIGHADDR_CTRL11 = "000010101110"
	C_HIGHADDR_CTRL12 = "000011000011"
	C_HIGHADDR_CTRL13 = "000011010010"
	C_HIGHADDR_CTRL14 = "000011100001"
	C_HIGHADDR_CTRL15 = "000011100011"
	C_HIGHADDR_CTRL2 = "000000100111"
	C_HIGHADDR_CTRL3 = "000000110001"
	C_HIGHADDR_CTRL4 = "000001000000"
	C_HIGHADDR_CTRL5 = "000001001010"
	C_HIGHADDR_CTRL6 = "000001011011"
	C_HIGHADDR_CTRL7 = "000001100110"
	C_HIGHADDR_CTRL8 = "000001111011"
	C_HIGHADDR_CTRL9 = "000010001010"
	C_INCLUDE_ECC_SUPPORT = 0
	C_INIT0_STALL = "00000000000000000000000000000000"
	C_INIT1_STALL = "00000000000000000000000000000000"
	C_INIT2_STALL = "00000000000000000000000000000000"
	C_IS_DDR = "1"
	C_MAX_REQ_ALLOWED = "00000000000000000000000000000001"
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	C_MEM_DDR2_ENABLE = "1"
	C_MEM_DM_WIDTH = "00000000000000000000000000000100"
	C_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQS_WIDTH = "00000000000000000000000000000100"
	C_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_TYPE = "DDR2"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PIPELINE_ADDRACK = "11111111"
	C_PI_DATA_WIDTH = "00000100"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000001"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REFRESH_CNT_MAX = "00000000000000000000010000010000"
	C_REFRESH_CNT_WIDTH = "00000000000000000000000000001011"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_SKIP_1_VALUE = 1
	C_SKIP_2_VALUE = 1
	C_SKIP_3_VALUE = 1
	C_SKIP_4_VALUE = 1
	C_SKIP_5_VALUE = 1
	C_SKIP_6_VALUE = 1
	C_SKIP_7_VALUE = 1
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	C_WR_FIFO_MEM_PIPELINE = "1"

Analyzing hierarchy for module <mpmc_data_path> in library <mpmc_v4_03_a> with parameters.
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_FAMILY = "spartan3a"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000000"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = 64
	C_NUM_PORTS = 3
	C_PIX_DATA_WIDTH_MAX = 64
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = "00000100"
	C_PI_RDFIFO_TYPE = "1111111111111111"
	C_PI_WRFIFO_TYPE = "1111111111111100"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000001"
	C_RDFIFO_MAX_FANOUT = 0
	C_RDFIFO_MEM_PIPELINE = "11111111"
	C_RDFIFO_PI_PIPELINE = "11111111"
	C_USE_INIT_PUSH = "0"
	C_WRFIFO_MEM_PIPELINE = "11111111"
	C_WRFIFO_PI_PIPELINE = "11111111"
	C_WRFIFO_TML_PIPELINE = "00000000000000000000000000000001"

Analyzing hierarchy for module <s3_phy_top> in library <mpmc_v4_03_a> with parameters.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 7499
	CLK_WIDTH = 2
	COL_WIDTH = 13
	CS_NUM = 1
	CS_WIDTH = 1
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DDR2_ENABLE = 1
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_BITS = 2
	DQS_GATE_EN = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = 0
	IDEL_HIGH_PERF = "FALSE"
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWR = 15000
	WDF_RDEN_EARLY = "1"
	WDF_RDEN_WIDTH = 3

Analyzing hierarchy for module <mpmc_sample_cycle> in library <mpmc_v4_03_a> with parameters.
	C_OUTPUT_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <xcl_addr> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_PI_OFFSET = "00000000000000000000000000000000"
	C_WRITEXFER = "00000000000000000000000000000000"

Analyzing hierarchy for module <xcl_read_data> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_MEM_SDR_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI_DATA_WIDTH = "00000000000000000000000000100000"
	C_PI_RDDATA_DELAY = "00000000000000000000000000000010"
	C_PI_RDDATA_PIPELINE = "00000000000000000000000000000000"
	C_PI_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI_SUBTYPE = "XCL"
	C_RDFIFO_EMPTY_PIPE = "1"
	C_READ_FIFO_PIPE = "1"
	P_ADR_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <mpmc_rdcntr> in library <mpmc_v4_03_a>.

Analyzing hierarchy for module <fifo_pipeline> in library <mpmc_v4_03_a> with parameters.
	C_DWIDTH = "00000000000000000000000000100001"
	C_INV_EXISTS = "00000000000000000000000000000000"

Analyzing hierarchy for module <xcl_addr> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_PI_OFFSET = "00000000000000000000000000000000"
	C_WRITEXFER = "00000000000000000000000000000001"

Analyzing hierarchy for module <xcl_write_data> in library <mpmc_v4_03_a> with parameters.
	C_LINESIZE = "00000000000000000000000000000100"
	C_PI_BE_WIDTH = "00000000000000000000000000000100"
	C_PI_DATA_WIDTH = "00000000000000000000000000100000"
	C_WRITEXFER = "00000000000000000000000000000001"
	P_ADR_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for entity <plbv46_pim> in library <plbv46_pim_v2_01_a> (architecture <rtl_pim>) with generics.
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "10010000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "10010011111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_PIPE_STAGES = 1
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "00000000000000000000000000000011"
	C_DELAY_TMP = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "00000000000000000000000000001011"
	C_DELAY_TMP = "00000000000000000000000000001001"

Analyzing hierarchy for module <ctrl_path> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000001111"
	C_BASEADDR_CTRL10 = "000010001011"
	C_BASEADDR_CTRL11 = "000010100000"
	C_BASEADDR_CTRL12 = "000010101111"
	C_BASEADDR_CTRL13 = "000011000100"
	C_BASEADDR_CTRL14 = "000011010011"
	C_BASEADDR_CTRL15 = "000011100010"
	C_BASEADDR_CTRL2 = "000000011001"
	C_BASEADDR_CTRL3 = "000000101000"
	C_BASEADDR_CTRL4 = "000000110010"
	C_BASEADDR_CTRL5 = "000001000001"
	C_BASEADDR_CTRL6 = "000001001011"
	C_BASEADDR_CTRL7 = "000001011100"
	C_BASEADDR_CTRL8 = "000001100111"
	C_BASEADDR_CTRL9 = "000001111100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000"
	C_CTRL_BRAM_INIT_01 = "0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100"
	C_CTRL_BRAM_INIT_03 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_04 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_06 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_07 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_08 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_09 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_0A = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_0C = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_0D = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_0E = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_10 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_11 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_12 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100"
	C_CTRL_BRAM_INIT_13 = "0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000"
	C_CTRL_BRAM_INIT_15 = "0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100"
	C_CTRL_BRAM_INIT_16 = "0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100"
	C_CTRL_BRAM_INIT_17 = "0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100"
	C_CTRL_BRAM_INIT_18 = "0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100"
	C_CTRL_BRAM_INIT_19 = "0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_Q0_DELAY = "0001"
	C_CTRL_Q10_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q11_DELAY = "0010"
	C_CTRL_Q12_DELAY = "0001"
	C_CTRL_Q13_DELAY = "0001"
	C_CTRL_Q14_DELAY = "0001"
	C_CTRL_Q15_DELAY = "0001"
	C_CTRL_Q16_DELAY = "0001"
	C_CTRL_Q17_DELAY = "0000"
	C_CTRL_Q18_DELAY = "0000"
	C_CTRL_Q19_DELAY = "0000"
	C_CTRL_Q1_DELAY = "0000"
	C_CTRL_Q20_DELAY = "0000"
	C_CTRL_Q21_DELAY = "0000"
	C_CTRL_Q22_DELAY = "0000"
	C_CTRL_Q23_DELAY = "0000"
	C_CTRL_Q24_DELAY = "0000"
	C_CTRL_Q25_DELAY = "0000"
	C_CTRL_Q26_DELAY = "0000"
	C_CTRL_Q27_DELAY = "0000"
	C_CTRL_Q28_DELAY = "0000"
	C_CTRL_Q29_DELAY = "0000"
	C_CTRL_Q2_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q30_DELAY = "0000"
	C_CTRL_Q31_DELAY = "0000"
	C_CTRL_Q32_DELAY = "0001"
	C_CTRL_Q33_DELAY = "0001"
	C_CTRL_Q34_DELAY = "0000"
	C_CTRL_Q35_DELAY = "0000"
	C_CTRL_Q3_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q4_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q5_DELAY = "0010"
	C_CTRL_Q6_DELAY = "0101"
	C_CTRL_Q7_DELAY = "0010"
	C_CTRL_Q8_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q9_DELAY = "0010"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "spartan3a"
	C_HIGHADDR_CTRL0 = "000000001110"
	C_HIGHADDR_CTRL1 = "000000011000"
	C_HIGHADDR_CTRL10 = "000010011111"
	C_HIGHADDR_CTRL11 = "000010101110"
	C_HIGHADDR_CTRL12 = "000011000011"
	C_HIGHADDR_CTRL13 = "000011010010"
	C_HIGHADDR_CTRL14 = "000011100001"
	C_HIGHADDR_CTRL15 = "000011100011"
	C_HIGHADDR_CTRL2 = "000000100111"
	C_HIGHADDR_CTRL3 = "000000110001"
	C_HIGHADDR_CTRL4 = "000001000000"
	C_HIGHADDR_CTRL5 = "000001001010"
	C_HIGHADDR_CTRL6 = "000001011011"
	C_HIGHADDR_CTRL7 = "000001100110"
	C_HIGHADDR_CTRL8 = "000001111011"
	C_HIGHADDR_CTRL9 = "000010001010"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IS_DDR = "1"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_SKIP_1_VALUE = 1
	C_SKIP_2_VALUE = 1
	C_SKIP_3_VALUE = 1
	C_SKIP_4_VALUE = 1
	C_SKIP_5_VALUE = 1
	C_SKIP_6_VALUE = 1
	C_SKIP_7_VALUE = 1
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	ctrl_srl16_addr = "000000000001000100000000000000000000000000000000000000000000000000000000000000010001000100010001001000010010000100100101001000010001000100000001"

Analyzing hierarchy for module <arbiter> in library <mpmc_v4_03_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORTNUM_FIVE = "101"
	C_ARB_PORTNUM_FOUR = "100"
	C_ARB_PORTNUM_INIT = "111110101100011010001000"
	C_ARB_PORTNUM_ONE = "001"
	C_ARB_PORTNUM_SEVEN = "111"
	C_ARB_PORTNUM_SIX = "110"
	C_ARB_PORTNUM_THREE = "011"
	C_ARB_PORTNUM_TWO = "010"
	C_ARB_PORTNUM_ZERO = "000"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PIPELINE_ADDRACK = "11111111"
	C_PI_DATA_WIDTH = "00000100"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000001"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0100"
	C_DELAY_TMP = "0010"

Analyzing hierarchy for module <mpmc_write_fifo> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = "11"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 32
	C_PI_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000000100000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "00000000000000000000000000001000"
	P_PUSH_INC_VALUE = "00000000000000000000000000000100"
	P_PUSH_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_PUSH_LSBS_MIN_BIT = "00000000000000000000000000000010"
	P_PUSH_LSBS_NUM_BITS = "00000000000000000000000000000001"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_write_fifo> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = "11"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "00000000000000000000000000001000"
	P_PUSH_INC_VALUE = "00000000000000000000000000001000"
	P_PUSH_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_PUSH_LSBS_MIN_BIT = "00000000000000000000000000000011"
	P_PUSH_LSBS_NUM_BITS = "00000000000000000000000000000000"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_ormux> in library <mpmc_v4_03_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000010000"
	C_RATIO = "00000000000000000000000000000011"
	C_SEL_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_ormux> in library <mpmc_v4_03_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000000010"
	C_RATIO = "00000000000000000000000000000011"
	C_SEL_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <mpmc_read_fifo> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = "11"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 32
	C_PI_PIPELINE = "1"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000000100000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "00000000000000000000000000000100"
	P_POP_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_POP_LSBS_MIN_BIT = "00000000000000000000000000000010"
	P_POP_LSBS_NUM_BITS = "00000000000000000000000000000001"
	P_PUSH_INC_VALUE = "00000000000000000000000000001000"
	P_USE_SRL_CTRL_FIFO = "00000000000000000000000000000000"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_read_fifo> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = "11"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = "1"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "00000000000000000000000000001000"
	P_POP_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_POP_LSBS_MIN_BIT = "00000000000000000000000000000011"
	P_POP_LSBS_NUM_BITS = "00000000000000000000000000000001"
	P_PUSH_INC_VALUE = "00000000000000000000000000001000"
	P_USE_SRL_CTRL_FIFO = "00000000000000000000000000000000"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"

Analyzing hierarchy for module <s3_phy_write> in library <mpmc_v4_03_a> with parameters.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 1
	DDR2_ENABLE = 1
	DM_WIDTH = 4
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = 0
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REG_ENABLE = 0
	WDF_RDEN_EARLY = "1"
	WDF_RDEN_WIDTH = 3
	WR_LATENCY = "00000000000000000000000000000100"

Analyzing hierarchy for module <s3_phy_init> in library <mpmc_v4_03_a> with parameters.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 7499
	CNTNEXT = "101011"
	COL_WIDTH = 13
	CS_WIDTH = 1
	DDR2_ENABLE = 1
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	INIT_AUTO_REFRESH = "00111"
	INIT_AUTO_REFRESH_WAIT = "01000"
	INIT_CNT_200 = "00001"
	INIT_CNT_200_WAIT = "00010"
	INIT_IDLE = "00000"
	INIT_LOAD_MODE = "00101"
	INIT_MODE_REGISTER_WAIT = "00110"
	INIT_PRECHARGE = "00011"
	INIT_PRECHARGE_WAIT = "00100"
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	STATIC_PHY = 0
	TWR = 15000
	WR_RECOVERY = 3

Analyzing hierarchy for module <s3_infrastructure> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_data_path> in library <mpmc_v4_03_a> with parameters.
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_iobs> in library <mpmc_v4_03_a> with parameters.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	CLK_WIDTH = 2
	CS_WIDTH = 1
	C_FAMILY = "spartan3a"
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_BITS = 32
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_div> in library <mpmc_v4_03_a> with parameters.
	ADDITIVE_LAT = 0
	BURST_LEN = 4
	CAS_LAT = 3
	DDR2_ENABLE = 1
	MAX_RD_STAGES = "00000000000000000000000000000011"
	MAX_RD_STAGES_RDEN = "00000000000000000000000000000100"
	REG_ENABLE = 0

Analyzing hierarchy for module <pop_generator> in library <mpmc_v4_03_a> with parameters.
	C_CNT_WIDTH = "00000000000000000000000000000010"
	C_LINESIZE = "00000000000000000000000000000100"
	C_MEM_SDR_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI_DATA_WIDTH = "00000000000000000000000000100000"
	P_PI2MEM_DATA_RATIO = 1
	P_POP_COUNT = 4

Analyzing hierarchy for module <fifo_pipeline> in library <mpmc_v4_03_a> with parameters.
	C_DWIDTH = "00000000000000000000000000100000"
	C_INV_EXISTS = "00000000000000000000000000000000"

Analyzing hierarchy for entity <address_decoder_single> in library <plbv46_pim_v2_01_a> (architecture <RTL>) with generics.
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "10010000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "10010011111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <write_module> in library <plbv46_pim_v2_01_a> (architecture <implementation>) with generics.
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <rd_support_single> in library <plbv46_pim_v2_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_NPI_DWIDTH = 64
	C_PI_RDFIFO_LATENCY = 2
	C_PI_RDWDADDR_WIDTH = 4
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0101"
	C_DELAY_TMP = "0011"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v4_03_a> with parameters.
	C_DELAY = "0000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <arb_acknowledge> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PIPELINE_ADDRACK = "11111111"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <arb_pattern_start> in library <mpmc_v4_03_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_CP_PIPELINE = "1"
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = "00000000000000000000000000000011"

Analyzing hierarchy for module <arb_which_port> in library <mpmc_v4_03_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_CP_PIPELINE = "1"
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000001"
	P_WHICHPORT_RESET = "00000000000000000000000000000010"

Analyzing hierarchy for module <arb_pattern_type> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "spartan3a"
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PI_DATA_WIDTH = "00000100"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 32
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000000100"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000001000"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 32
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000001000"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000001000"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <s3_cal_top> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_data_read> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_data_read_controller> in library <mpmc_v4_03_a> with parameters.
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_infrastructure_iobs> in library <mpmc_v4_03_a> with parameters.
	CLK_WIDTH = 2
	C_FAMILY = "spartan3a"

Analyzing hierarchy for module <s3_controller_iobs> in library <mpmc_v4_03_a> with parameters.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	CS_WIDTH = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13

Analyzing hierarchy for module <s3_data_path_iobs> in library <mpmc_v4_03_a> with parameters.
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_BITS = 32
	SIM_ONLY = 0

Analyzing hierarchy for entity <sample_cycle> in library <plbv46_pim_v2_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <data_steer_mirror> in library <plbv46_pim_v2_01_a> (architecture <implementation>) with generics.
	C_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 10

Analyzing hierarchy for module <high_priority_select> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = "00000000000000000000000000000011"
	C_PI_D_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <arb_req_pending_muxes> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_NUM_PORTS = "00000000000000000000000000000011"

Analyzing hierarchy for module <arb_pattern_type_muxes> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000011"
	C_NUM_PORTS = "00000000000000000000000000000011"

Analyzing hierarchy for module <arb_pattern_type_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_PI_DATA_WIDTH = "0"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	P_FIFO_ADDR_DEPTH = "00000000000000000000000000000001"
	P_FIFO_DEPTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <arb_pattern_type_fifo> in library <mpmc_v4_03_a> with parameters.
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_PI_DATA_WIDTH = "1"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	P_FIFO_ADDR_DEPTH = "00000000000000000000000000000001"
	P_FIFO_DEPTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <mpmc_ramb16_sx_sx> in library <mpmc_v4_03_a> with parameters.
	C_DATA_WIDTH_A = "00000000000000000000000000010000"
	C_DATA_WIDTH_B = "00000000000000000000000000100000"
	C_PARITY_WIDTH_A = "00000000000000000000000000000010"
	C_PARITY_WIDTH_B = "00000000000000000000000000000100"
	P_ADDR_WIDTH_A = "00000000000000000000000000001010"
	P_ADDR_WIDTH_B = "00000000000000000000000000001001"

Analyzing hierarchy for module <mpmc_ramb16_sx_sx> in library <mpmc_v4_03_a> with parameters.
	C_DATA_WIDTH_A = "00000000000000000000000000100000"
	C_DATA_WIDTH_B = "00000000000000000000000000100000"
	C_PARITY_WIDTH_A = "00000000000000000000000000000100"
	C_PARITY_WIDTH_B = "00000000000000000000000000000100"
	P_ADDR_WIDTH_A = "00000000000000000000000000001001"
	P_ADDR_WIDTH_B = "00000000000000000000000000001001"

Analyzing hierarchy for module <mpmc_ramb16_sx_sx> in library <mpmc_v4_03_a> with parameters.
	C_DATA_WIDTH_A = "00000000000000000000000000100000"
	C_DATA_WIDTH_B = "00000000000000000000000000010000"
	C_PARITY_WIDTH_A = "00000000000000000000000000000100"
	C_PARITY_WIDTH_B = "00000000000000000000000000000010"
	P_ADDR_WIDTH_A = "00000000000000000000000000001001"
	P_ADDR_WIDTH_B = "00000000000000000000000000001010"

Analyzing hierarchy for module <s3_cal_ctl> in library <mpmc_v4_03_a> with parameters.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	defaultTap = "11101"
	tap1 = "01111"
	tap2 = "10111"
	tap3 = "11011"
	tap4 = "11101"
	tap5 = "11110"
	tap6 = "11111"

Analyzing hierarchy for module <s3_tap_dly> in library <mpmc_v4_03_a> with parameters.
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_rd_data_ram> in library <mpmc_v4_03_a> with parameters.
	DQS_WIDTH = 2
	DQ_PER_DQS = 8

Analyzing hierarchy for module <s3_gray_cntr> in library <mpmc_v4_03_a>.

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_dqs_delay> in library <mpmc_v4_03_a> with parameters.
	HIGH = "1"
	SIM_ONLY = 0

Analyzing hierarchy for module <s3_fifo_0_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_1_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_0_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_1_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_0_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_1_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_0_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_fifo_1_wr_en> in library <mpmc_v4_03_a> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <s3_dm_iobs> in library <mpmc_v4_03_a> with parameters.
	DM_WIDTH = 4

Analyzing hierarchy for module <s3_dqs_iob> in library <mpmc_v4_03_a> with parameters.
	DQSN_ENABLE = 1
	GND = "0"
	SIM_ONLY = 0
	VCC = "1"

Analyzing hierarchy for module <s3_dq_iob> in library <mpmc_v4_03_a> with parameters.
	CLOCK_EN = "1"
	GND = "0"

Analyzing hierarchy for module <mpmc_ctrl_path_fifo> in library <mpmc_v4_03_a> with parameters.
	C_DATA_WIDTH = "00000000000000000000000000000100"
	C_FIFO_ADDR_WIDTH = "00000000000000000000000000000001"
	C_FIFO_DEPTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_mux> in library <mpmc_v4_03_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000000100"
	C_RATIO = "00000000000000000000000000000010"
	C_SEL_WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ddr2_sdram_wrapper>.
Module <ddr2_sdram_wrapper> is correct for synthesis.
 
Analyzing module <mpmc> in library <mpmc_v4_03_a>.
	C_ALL_PIMS_SHARE_ADDRESSES = 32'sb00000000000000000000000000000001
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = 8
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_USE_DEFAULT = 0
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000001111
	C_BASEADDR_CTRL10 = 12'b000010001011
	C_BASEADDR_CTRL11 = 12'b000010100000
	C_BASEADDR_CTRL12 = 12'b000010101111
	C_BASEADDR_CTRL13 = 12'b000011000100
	C_BASEADDR_CTRL14 = 12'b000011010011
	C_BASEADDR_CTRL15 = 12'b000011100010
	C_BASEADDR_CTRL2 = 12'b000000011001
	C_BASEADDR_CTRL3 = 12'b000000101000
	C_BASEADDR_CTRL4 = 12'b000000110010
	C_BASEADDR_CTRL5 = 12'b000001000001
	C_BASEADDR_CTRL6 = 12'b000001001011
	C_BASEADDR_CTRL7 = 12'b000001011100
	C_BASEADDR_CTRL8 = 12'b000001100111
	C_BASEADDR_CTRL9 = 12'b000001111100
	C_CTRL_AP_COL_DELAY = 4'b0001
	C_CTRL_AP_PIPELINE1_CE_DELAY = 4'b0000
	C_CTRL_AP_PI_ADDR_CE_DELAY = 4'b0000
	C_CTRL_AP_PORT_SELECT_DELAY = 4'b0000
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = 4'b0010
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 4'b1100
	C_CTRL_DP_SIZE_DELAY = 4'b0010
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 4'b0100
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 4'b0101
	C_CTRL_Q0_DELAY = 4'b0001
	C_CTRL_Q10_DELAY = 4'b0001
	C_CTRL_Q11_DELAY = 4'b0010
	C_CTRL_Q12_DELAY = 4'b0001
	C_CTRL_Q13_DELAY = 4'b0001
	C_CTRL_Q14_DELAY = 4'b0001
	C_CTRL_Q15_DELAY = 4'b0001
	C_CTRL_Q16_DELAY = 4'b0001
	C_CTRL_Q17_DELAY = 4'b0000
	C_CTRL_Q18_DELAY = 4'b0000
	C_CTRL_Q19_DELAY = 4'b0000
	C_CTRL_Q1_DELAY = 4'b0000
	C_CTRL_Q20_DELAY = 4'b0000
	C_CTRL_Q21_DELAY = 4'b0000
	C_CTRL_Q22_DELAY = 4'b0000
	C_CTRL_Q23_DELAY = 4'b0000
	C_CTRL_Q24_DELAY = 4'b0000
	C_CTRL_Q25_DELAY = 4'b0000
	C_CTRL_Q26_DELAY = 4'b0000
	C_CTRL_Q27_DELAY = 4'b0000
	C_CTRL_Q28_DELAY = 4'b0000
	C_CTRL_Q29_DELAY = 4'b0000
	C_CTRL_Q2_DELAY = 4'b0010
	C_CTRL_Q30_DELAY = 4'b0000
	C_CTRL_Q31_DELAY = 4'b0000
	C_CTRL_Q32_DELAY = 4'b0010
	C_CTRL_Q33_DELAY = 4'b0001
	C_CTRL_Q34_DELAY = 4'b0000
	C_CTRL_Q35_DELAY = 4'b0000
	C_CTRL_Q3_DELAY = 4'b0010
	C_CTRL_Q4_DELAY = 4'b0010
	C_CTRL_Q5_DELAY = 4'b0010
	C_CTRL_Q6_DELAY = 4'b0101
	C_CTRL_Q7_DELAY = 4'b0010
	C_CTRL_Q8_DELAY = 4'b0001
	C_CTRL_Q9_DELAY = 4'b0010
	C_DDR2_DQSN_ENABLE = 32'sb00000000000000000000000000000001
	C_DEBUG_REG_ENABLE = 32'sb00000000000000000000000000000000
	C_ECC_DATA_WIDTH = 0
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH = 0
	C_ECC_DQS_WIDTH = 0
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_FAMILY = "spartan3a"
	C_HIGHADDR_CTRL0 = 12'b000000001110
	C_HIGHADDR_CTRL1 = 12'b000000011000
	C_HIGHADDR_CTRL10 = 12'b000010011111
	C_HIGHADDR_CTRL11 = 12'b000010101110
	C_HIGHADDR_CTRL12 = 12'b000011000011
	C_HIGHADDR_CTRL13 = 12'b000011010010
	C_HIGHADDR_CTRL14 = 12'b000011100001
	C_HIGHADDR_CTRL15 = 12'b000011100011
	C_HIGHADDR_CTRL2 = 12'b000000100111
	C_HIGHADDR_CTRL3 = 12'b000000110001
	C_HIGHADDR_CTRL4 = 12'b000001000000
	C_HIGHADDR_CTRL5 = 12'b000001001010
	C_HIGHADDR_CTRL6 = 12'b000001011011
	C_HIGHADDR_CTRL7 = 12'b000001100110
	C_HIGHADDR_CTRL8 = 12'b000001111011
	C_HIGHADDR_CTRL9 = 12'b000010001010
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000000
	C_INCLUDE_ECC_TEST = 32'sb00000000000000000000000000000000
	C_MAX_REQ_ALLOWED = 1
	C_MEM_ADDR_WIDTH = 13
	C_MEM_BANKADDR_WIDTH = 2
	C_MEM_BITS_DATA_PER_DQS = 8
	C_MEM_CAS_LATENCY0 = 3
	C_MEM_CE_WIDTH = 1
	C_MEM_CLK_WIDTH = 2
	C_MEM_CS_N_WIDTH = 1
	C_MEM_DATA_WIDTH = 32
	C_MEM_DM_WIDTH = 4
	C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_WIDTH = 4
	C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_NUM_DIMMS = 1
	C_MEM_NUM_RANKS = 1
	C_MEM_ODT_TYPE = 0
	C_MEM_ODT_WIDTH = 1
	C_MEM_PART_NUM_BANK_BITS = 2
	C_MEM_PART_NUM_COL_BITS = 9
	C_MEM_PART_NUM_ROW_BITS = 13
	C_MEM_PART_TREFI = 7800000
	C_MEM_REDUCED_DRV = 32'sb00000000000000000000000000000000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_TYPE = "DDR2"
	C_MPMC_BASEADDR = -'sd1879048192
	C_MPMC_CLK0_PERIOD_PS = 7499
	C_MPMC_CTRL_AWIDTH = 32
	C_MPMC_CTRL_BASEADDR = -'sd1
	C_MPMC_CTRL_DWIDTH = 64
	C_MPMC_CTRL_HIGHADDR = 0
	C_MPMC_CTRL_MID_WIDTH = 1
	C_MPMC_CTRL_NATIVE_DWIDTH = 32
	C_MPMC_CTRL_NUM_MASTERS = 1
	C_MPMC_CTRL_P2P = 32'sb00000000000000000000000000000001
	C_MPMC_CTRL_SMALLEST_MASTER = 32
	C_MPMC_CTRL_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_MPMC_HIGHADDR = -'sd1811939329
	C_NUM_IDELAYCTRL = 1
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PI0_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_PM_DC_CNTR = 1
	C_PI0_PM_USED = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_TYPE = "BRAM"
	C_PI1_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_PM_DC_CNTR = 1
	C_PI1_PM_USED = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDRACK_PIPELINE = 1
	C_PI2_PM_DC_CNTR = 1
	C_PI2_PM_USED = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_PM_DC_CNTR = 1
	C_PI3_PM_USED = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_PM_DC_CNTR = 1
	C_PI4_PM_USED = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_PM_DC_CNTR = 1
	C_PI5_PM_USED = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_PM_DC_CNTR = 1
	C_PI6_PM_USED = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_PM_DC_CNTR = 1
	C_PI7_PM_USED = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM0_DATA_WIDTH = 64
	C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM0_OFFSET = 32'b00000000000000000000000000000000
	C_PIM0_SUBTYPE = "IXCL"
	C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM1_DATA_WIDTH = 64
	C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM1_OFFSET = 32'b00000000000000000000000000000000
	C_PIM1_SUBTYPE = "DXCL"
	C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM2_DATA_WIDTH = 64
	C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM2_OFFSET = 32'b00000000000000000000000000000000
	C_PIM2_SUBTYPE = "PLB"
	C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM3_DATA_WIDTH = 64
	C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM3_OFFSET = 32'b00000000000000000000000000000000
	C_PIM3_SUBTYPE = "INACTIVE"
	C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM4_DATA_WIDTH = 64
	C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM4_OFFSET = 32'b00000000000000000000000000000000
	C_PIM4_SUBTYPE = "INACTIVE"
	C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM5_DATA_WIDTH = 64
	C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM5_OFFSET = 32'b00000000000000000000000000000000
	C_PIM5_SUBTYPE = "INACTIVE"
	C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM6_DATA_WIDTH = 64
	C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM6_OFFSET = 32'b00000000000000000000000000000000
	C_PIM6_SUBTYPE = "INACTIVE"
	C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM7_DATA_WIDTH = 64
	C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM7_OFFSET = 32'b00000000000000000000000000000000
	C_PIM7_SUBTYPE = "INACTIVE"
	C_PM_DC_WIDTH = 48
	C_PM_ENABLE = 32'sb00000000000000000000000000000000
	C_PM_GC_CNTR = 1
	C_PM_GC_WIDTH = 48
	C_PM_SHIFT_CNT_BY = 1
	C_PPC440MC0_BURST_LENGTH = 4
	C_PPC440MC0_PIPE_STAGES = 1
	C_PPC440MC1_BURST_LENGTH = 4
	C_PPC440MC1_PIPE_STAGES = 1
	C_PPC440MC2_BURST_LENGTH = 4
	C_PPC440MC2_PIPE_STAGES = 1
	C_PPC440MC3_BURST_LENGTH = 4
	C_PPC440MC3_PIPE_STAGES = 1
	C_PPC440MC4_BURST_LENGTH = 4
	C_PPC440MC4_PIPE_STAGES = 1
	C_PPC440MC5_BURST_LENGTH = 4
	C_PPC440MC5_PIPE_STAGES = 1
	C_PPC440MC6_BURST_LENGTH = 4
	C_PPC440MC6_PIPE_STAGES = 1
	C_PPC440MC7_BURST_LENGTH = 4
	C_PPC440MC7_PIPE_STAGES = 1
	C_RD_DATAPATH_TML_MAX_FANOUT = 0
	C_SDMA0_COMPLETED_ERR_RX = 32'sb00000000000000000000000000000001
	C_SDMA0_COMPLETED_ERR_TX = 32'sb00000000000000000000000000000001
	C_SDMA0_PI2LL_CLK_RATIO = 1
	C_SDMA0_PRESCALAR = 1023
	C_SDMA1_COMPLETED_ERR_RX = 32'sb00000000000000000000000000000001
	C_SDMA1_COMPLETED_ERR_TX = 32'sb00000000000000000000000000000001
	C_SDMA1_PI2LL_CLK_RATIO = 1
	C_SDMA1_PRESCALAR = 1023
	C_SDMA2_COMPLETED_ERR_RX = 1
	C_SDMA2_COMPLETED_ERR_TX = 1
	C_SDMA2_PI2LL_CLK_RATIO = 1
	C_SDMA2_PRESCALAR = 1023
	C_SDMA3_COMPLETED_ERR_RX = 1
	C_SDMA3_COMPLETED_ERR_TX = 1
	C_SDMA3_PI2LL_CLK_RATIO = 1
	C_SDMA3_PRESCALAR = 1023
	C_SDMA4_COMPLETED_ERR_RX = 1
	C_SDMA4_COMPLETED_ERR_TX = 1
	C_SDMA4_PI2LL_CLK_RATIO = 1
	C_SDMA4_PRESCALAR = 1023
	C_SDMA5_COMPLETED_ERR_RX = 1
	C_SDMA5_COMPLETED_ERR_TX = 1
	C_SDMA5_PI2LL_CLK_RATIO = 1
	C_SDMA5_PRESCALAR = 1023
	C_SDMA6_COMPLETED_ERR_RX = 1
	C_SDMA6_COMPLETED_ERR_TX = 1
	C_SDMA6_PI2LL_CLK_RATIO = 1
	C_SDMA6_PRESCALAR = 1023
	C_SDMA7_COMPLETED_ERR_RX = 1
	C_SDMA7_COMPLETED_ERR_TX = 1
	C_SDMA7_PI2LL_CLK_RATIO = 1
	C_SDMA7_PRESCALAR = 1023
	C_SDMA_CTRL0_AWIDTH = 32
	C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL0_DWIDTH = 64
	C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL0_MID_WIDTH = 1
	C_SDMA_CTRL0_NATIVE_DWIDTH = 32
	C_SDMA_CTRL0_NUM_MASTERS = 1
	C_SDMA_CTRL0_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL0_SMALLEST_MASTER = 32
	C_SDMA_CTRL0_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL1_AWIDTH = 32
	C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL1_DWIDTH = 64
	C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL1_MID_WIDTH = 1
	C_SDMA_CTRL1_NATIVE_DWIDTH = 32
	C_SDMA_CTRL1_NUM_MASTERS = 1
	C_SDMA_CTRL1_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL1_SMALLEST_MASTER = 32
	C_SDMA_CTRL1_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL2_AWIDTH = 32
	C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL2_DWIDTH = 64
	C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL2_MID_WIDTH = 1
	C_SDMA_CTRL2_NATIVE_DWIDTH = 32
	C_SDMA_CTRL2_NUM_MASTERS = 1
	C_SDMA_CTRL2_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL2_SMALLEST_MASTER = 32
	C_SDMA_CTRL2_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL3_AWIDTH = 32
	C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL3_DWIDTH = 64
	C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL3_MID_WIDTH = 1
	C_SDMA_CTRL3_NATIVE_DWIDTH = 32
	C_SDMA_CTRL3_NUM_MASTERS = 1
	C_SDMA_CTRL3_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL3_SMALLEST_MASTER = 32
	C_SDMA_CTRL3_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL4_AWIDTH = 32
	C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL4_DWIDTH = 64
	C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL4_MID_WIDTH = 1
	C_SDMA_CTRL4_NATIVE_DWIDTH = 32
	C_SDMA_CTRL4_NUM_MASTERS = 1
	C_SDMA_CTRL4_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL4_SMALLEST_MASTER = 32
	C_SDMA_CTRL4_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL5_AWIDTH = 32
	C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL5_DWIDTH = 64
	C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL5_MID_WIDTH = 1
	C_SDMA_CTRL5_NATIVE_DWIDTH = 32
	C_SDMA_CTRL5_NUM_MASTERS = 1
	C_SDMA_CTRL5_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL5_SMALLEST_MASTER = 32
	C_SDMA_CTRL5_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL6_AWIDTH = 32
	C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL6_DWIDTH = 64
	C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL6_MID_WIDTH = 1
	C_SDMA_CTRL6_NATIVE_DWIDTH = 32
	C_SDMA_CTRL6_NUM_MASTERS = 1
	C_SDMA_CTRL6_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL6_SMALLEST_MASTER = 32
	C_SDMA_CTRL6_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL7_AWIDTH = 32
	C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL7_DWIDTH = 64
	C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL7_MID_WIDTH = 1
	C_SDMA_CTRL7_NATIVE_DWIDTH = 32
	C_SDMA_CTRL7_NUM_MASTERS = 1
	C_SDMA_CTRL7_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL7_SMALLEST_MASTER = 32
	C_SDMA_CTRL7_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL_BASEADDR = -'sd1
	C_SDMA_CTRL_HIGHADDR = 0
	C_SKIP_1_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_2_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_3_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_4_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_5_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_6_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_7_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_SIM_INIT_DELAY = 32'sb00000000000000000000000000000000
	C_SPECIAL_BOARD = "NONE"
	C_SPLB0_AWIDTH = 32
	C_SPLB0_DWIDTH = 64
	C_SPLB0_MID_WIDTH = 1
	C_SPLB0_NATIVE_DWIDTH = 64
	C_SPLB0_NUM_MASTERS = 1
	C_SPLB0_P2P = 32'sb00000000000000000000000000000001
	C_SPLB0_SMALLEST_MASTER = 32
	C_SPLB0_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB1_AWIDTH = 32
	C_SPLB1_DWIDTH = 64
	C_SPLB1_MID_WIDTH = 1
	C_SPLB1_NATIVE_DWIDTH = 64
	C_SPLB1_NUM_MASTERS = 1
	C_SPLB1_P2P = 32'sb00000000000000000000000000000001
	C_SPLB1_SMALLEST_MASTER = 32
	C_SPLB1_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB2_AWIDTH = 32
	C_SPLB2_DWIDTH = 64
	C_SPLB2_MID_WIDTH = 1
	C_SPLB2_NATIVE_DWIDTH = 64
	C_SPLB2_NUM_MASTERS = 2
	C_SPLB2_P2P = 32'sb00000000000000000000000000000000
	C_SPLB2_SMALLEST_MASTER = 32
	C_SPLB2_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB3_AWIDTH = 32
	C_SPLB3_DWIDTH = 64
	C_SPLB3_MID_WIDTH = 1
	C_SPLB3_NATIVE_DWIDTH = 64
	C_SPLB3_NUM_MASTERS = 1
	C_SPLB3_P2P = 32'sb00000000000000000000000000000001
	C_SPLB3_SMALLEST_MASTER = 32
	C_SPLB3_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB4_AWIDTH = 32
	C_SPLB4_DWIDTH = 64
	C_SPLB4_MID_WIDTH = 1
	C_SPLB4_NATIVE_DWIDTH = 64
	C_SPLB4_NUM_MASTERS = 1
	C_SPLB4_P2P = 32'sb00000000000000000000000000000001
	C_SPLB4_SMALLEST_MASTER = 32
	C_SPLB4_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB5_AWIDTH = 32
	C_SPLB5_DWIDTH = 64
	C_SPLB5_MID_WIDTH = 1
	C_SPLB5_NATIVE_DWIDTH = 64
	C_SPLB5_NUM_MASTERS = 1
	C_SPLB5_P2P = 32'sb00000000000000000000000000000001
	C_SPLB5_SMALLEST_MASTER = 32
	C_SPLB5_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB6_AWIDTH = 32
	C_SPLB6_DWIDTH = 64
	C_SPLB6_MID_WIDTH = 1
	C_SPLB6_NATIVE_DWIDTH = 64
	C_SPLB6_NUM_MASTERS = 1
	C_SPLB6_P2P = 32'sb00000000000000000000000000000001
	C_SPLB6_SMALLEST_MASTER = 32
	C_SPLB6_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB7_AWIDTH = 32
	C_SPLB7_DWIDTH = 64
	C_SPLB7_MID_WIDTH = 1
	C_SPLB7_NATIVE_DWIDTH = 64
	C_SPLB7_NUM_MASTERS = 1
	C_SPLB7_P2P = 32'sb00000000000000000000000000000001
	C_SPLB7_SMALLEST_MASTER = 32
	C_SPLB7_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_CLK_SEL = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_SWAP_RISE = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDEN_DELAY = 32'sb00000000000000000000000000000101
	C_TBY4TAPVALUE = 9999
	C_TWR = 32'sb00000000000000000011101010011000
	C_USE_STATIC_PHY = 32'sb00000000000000000000000000000000
	C_VFBC0_CMD_AFULL_COUNT = 3
	C_VFBC0_CMD_FIFO_DEPTH = 32
	C_VFBC0_RDWD_DATA_WIDTH = 32
	C_VFBC0_RDWD_FIFO_DEPTH = 1024
	C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC1_CMD_AFULL_COUNT = 3
	C_VFBC1_CMD_FIFO_DEPTH = 32
	C_VFBC1_RDWD_DATA_WIDTH = 32
	C_VFBC1_RDWD_FIFO_DEPTH = 1024
	C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC2_CMD_AFULL_COUNT = 3
	C_VFBC2_CMD_FIFO_DEPTH = 32
	C_VFBC2_RDWD_DATA_WIDTH = 32
	C_VFBC2_RDWD_FIFO_DEPTH = 1024
	C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC3_CMD_AFULL_COUNT = 3
	C_VFBC3_CMD_FIFO_DEPTH = 32
	C_VFBC3_RDWD_DATA_WIDTH = 32
	C_VFBC3_RDWD_FIFO_DEPTH = 1024
	C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC4_CMD_AFULL_COUNT = 3
	C_VFBC4_CMD_FIFO_DEPTH = 32
	C_VFBC4_RDWD_DATA_WIDTH = 32
	C_VFBC4_RDWD_FIFO_DEPTH = 1024
	C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC5_CMD_AFULL_COUNT = 3
	C_VFBC5_CMD_FIFO_DEPTH = 32
	C_VFBC5_RDWD_DATA_WIDTH = 32
	C_VFBC5_RDWD_FIFO_DEPTH = 1024
	C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC6_CMD_AFULL_COUNT = 3
	C_VFBC6_CMD_FIFO_DEPTH = 32
	C_VFBC6_RDWD_DATA_WIDTH = 32
	C_VFBC6_RDWD_FIFO_DEPTH = 1024
	C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC7_CMD_AFULL_COUNT = 3
	C_VFBC7_CMD_FIFO_DEPTH = 32
	C_VFBC7_RDWD_DATA_WIDTH = 32
	C_VFBC7_RDWD_FIFO_DEPTH = 1024
	C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_WR_DATAPATH_TML_PIPELINE = 32'sb00000000000000000000000000000001
	C_WR_TRAINING_PORT = 32'sb00000000000000000000000000000001
	C_XCL0_LINESIZE = 4
	C_XCL0_PIPE_STAGES = 3
	C_XCL0_WRITEXFER = 0
	C_XCL1_LINESIZE = 4
	C_XCL1_PIPE_STAGES = 3
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_PIPE_STAGES = 3
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_PIPE_STAGES = 3
	C_XCL3_WRITEXFER = 1
	C_XCL4_LINESIZE = 4
	C_XCL4_PIPE_STAGES = 3
	C_XCL4_WRITEXFER = 1
	C_XCL5_LINESIZE = 4
	C_XCL5_PIPE_STAGES = 3
	C_XCL5_WRITEXFER = 1
	C_XCL6_LINESIZE = 4
	C_XCL6_PIPE_STAGES = 3
	C_XCL6_WRITEXFER = 1
	C_XCL7_LINESIZE = 4
	C_XCL7_PIPE_STAGES = 3
	C_XCL7_WRITEXFER = 1
	P_AP_PIPELINE1 = 1'b1
	P_AP_PIPELINE2 = 1'b1
	P_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	P_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	P_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	P_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	P_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	P_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	P_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	P_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	P_BASEADDR_ARB0 = 9'b000000000
	P_BASEADDR_ARB1 = 9'b000010000
	P_BASEADDR_ARB10 = 9'b010100000
	P_BASEADDR_ARB11 = 9'b010110000
	P_BASEADDR_ARB12 = 9'b011000000
	P_BASEADDR_ARB13 = 9'b011010000
	P_BASEADDR_ARB14 = 9'b011100000
	P_BASEADDR_ARB15 = 9'b011110000
	P_BASEADDR_ARB2 = 9'b000100000
	P_BASEADDR_ARB3 = 9'b000110000
	P_BASEADDR_ARB4 = 9'b001000000
	P_BASEADDR_ARB5 = 9'b001010000
	P_BASEADDR_ARB6 = 9'b001100000
	P_BASEADDR_ARB7 = 9'b001110000
	P_BASEADDR_ARB8 = 9'b010000000
	P_BASEADDR_ARB9 = 9'b010010000
	P_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	P_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	P_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	P_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	P_CP_PIPELINE = 1'b1
	P_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 32'b00000000000000000000000000001100
	P_DEBUG_CTRL_NUM_REG = 32'sb00000000000000000000000000000001
	P_DEBUG_CTRL_REG_BASEADDR = 32'b00000000000000000001111111111111
	P_DEBUG_CTRL_REG_HIGHADDR = 32'b00000000000000000010000000000010
	P_DEBUG_CTRL_REG_OFFSET = 32'b00000000000000000010000000000000
	P_DEBUG_CTRL_REG_SIZE = 32'b00000000000000000000000000000100
	P_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	P_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	P_ECC_DATA_WIDTH_INT = 32'b00000000000000000000000000000000
	P_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
	P_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
	P_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	P_ECC_REG_BASEADDR = 32'b11111111111111111111111111111111
	P_ECC_REG_HIGHADDR = 32'b00000000000000000000000000111110
	P_ECC_REG_OFFSET = 32'b00000000000000000000000000000000
	P_ECC_REG_SIZE = 32'b00000000000000000000000001000000
	P_FAMILY = "spartan3a"
	P_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	P_HIGHADDR_ARB1 = 9'b000011111
	P_HIGHADDR_ARB10 = 9'b010101111
	P_HIGHADDR_ARB11 = 9'b010111111
	P_HIGHADDR_ARB12 = 9'b011001111
	P_HIGHADDR_ARB13 = 9'b011011111
	P_HIGHADDR_ARB14 = 9'b011101111
	P_HIGHADDR_ARB15 = 9'b011111111
	P_HIGHADDR_ARB2 = 9'b000101111
	P_HIGHADDR_ARB3 = 9'b000111111
	P_HIGHADDR_ARB4 = 9'b001001111
	P_HIGHADDR_ARB5 = 9'b001011111
	P_HIGHADDR_ARB6 = 9'b001101111
	P_HIGHADDR_ARB7 = 9'b001111111
	P_HIGHADDR_ARB8 = 9'b010001111
	P_HIGHADDR_ARB9 = 9'b010011111
	P_IDELAY_CTRL_RDY_HIGHBIT = 32'sb00000000000000000000000000000000
	P_MEM_ADDITIVE_LATENCY = 32'sb00000000000000000000000000000000
	P_MEM_BURST_LENGTH = 32'sb00000000000000000000000000000100
	P_MEM_CAS_LATENCY1 = 32'sb00000000000000000000000000000000
	P_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	P_MEM_DDR2_ENABLE = 1'b1
	P_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	P_MEM_DQSN_ENABLE = 32'b00000000000000000000000000000001
	P_MEM_DQS_GATE_EN = 1'b0
	P_MEM_DQS_MATCHED = 1'b0
	P_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	P_MEM_HAS_BE = 32'sb00000000000000000000000000000001
	P_MEM_IDEL_HIGH_PERF = "FALSE"
	P_MEM_IS_DDR = 1'b1
	P_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
	P_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	P_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00000100000000000000000000000000
	P_MEM_SUPPORTED_RANK_OFFSETS = 32'b00000100000000000000000000000000
	P_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
	P_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00000100000000000000000000000000
	P_NOP_SEQ = 32'sb00000000000000000000000000001111
	P_NPI2PM_BUF_AWIDTH = 32'sb00000000000000000000000000000010
	P_NPI2PM_BUF_DEPTH = 32'sb00000000000000000000000000000100
	P_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	P_NUM_IDELAYCTRL = 32'sb00000000000000000000000000000000
	P_PI0_WR_FIFO_TYPE = "DISABLED"
	P_PI1_WR_FIFO_TYPE = "BRAM"
	P_PI2_WR_FIFO_TYPE = "BRAM"
	P_PI3_WR_FIFO_TYPE = "BRAM"
	P_PI4_WR_FIFO_TYPE = "BRAM"
	P_PI5_WR_FIFO_TYPE = "BRAM"
	P_PI6_WR_FIFO_TYPE = "BRAM"
	P_PI7_WR_FIFO_TYPE = "BRAM"
	P_PIM0_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM0_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM0_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM0_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM0_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM0_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM0_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM1_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM1_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM1_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM1_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM1_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM1_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM1_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM2_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM2_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM2_BE_WIDTH = 32'sb00000000000000000000000000001000
	P_PIM2_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_PIM2_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM2_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM2_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM3_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM3_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM3_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM3_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM3_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM3_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM3_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM4_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM4_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM4_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM4_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM4_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM4_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM4_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM5_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM5_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM5_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM5_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM5_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM5_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM5_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM6_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM6_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM6_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM6_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM6_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM6_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM6_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM7_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM7_BASEADDR = 32'b10010000000000000000000000000000
	P_PIM7_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM7_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM7_HIGHADDR = 32'b10010011111111111111111111111111
	P_PIM7_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM7_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM_RD_FIFO_LATENCY = 16'b1010101010101010
	P_PIPELINE_ADDRACK = 8'b11111111
	P_PIX_ADDR_WIDTH_MAX = 32'sb00000000000000000000000000100000
	P_PIX_BE_WIDTH_MAX = 32'sb00000000000000000000000000001000
	P_PIX_DATA_WIDTH_MAX = 32'sb00000000000000000000000001000000
	P_PIX_RDWDADDR_WIDTH_MAX = 32'sb00000000000000000000000000000100
	P_PI_DATA_WIDTH = 8'b00000100
	P_PM_BUF_AWIDTH = 32'sb00000000000000000000000000000011
	P_PM_BUF_DEPTH = 32'sb00000000000000000000000000001000
	P_PM_CTRL_NUM_REG = 32'sb00000000000000000000000000100000
	P_PM_CTRL_REG_BASEADDR = 32'b00000000000000000110111111111111
	P_PM_CTRL_REG_HIGHADDR = 32'b00000000000000000111000001111110
	P_PM_CTRL_REG_OFFSET = 32'b00000000000000000111000000000000
	P_PM_CTRL_REG_SIZE = 32'b00000000000000000000000010000000
	P_PM_DATA_MEM_BASEADDR = 32'b00000000000000000111111111111111
	P_PM_DATA_MEM_HIGHADDR = 32'b00000000000000001111111111111110
	P_PM_DATA_MEM_OFFSET = 32'b00000000000000001000000000000000
	P_PM_DATA_MEM_SIZE = 32'b00000000000000001000000000000000
	P_PM_DC_CNTR = 8'b11111111
	P_PM_RD_TIMER_AWIDTH = 32'sb00000000000000000000000000000001
	P_PM_RD_TIMER_DEPTH = 32'sb00000000000000000000000000000010
	P_PM_USED = 8'b11111111
	P_PM_WR_TIMER_AWIDTH = 32'sb00000000000000000000000000000001
	P_PM_WR_TIMER_DEPTH = 32'sb00000000000000000000000000000010
	P_REFH_SEQ = 32'sb00000000000000000000000000001110
	P_REFRESH_CNT_MAX = 1040
	P_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001011
	P_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	P_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
	P_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000001111110
	P_SDMA_CTRL1_BASEADDR = 32'b00000000000000000000000001111111
	P_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000011111110
	P_SDMA_CTRL2_BASEADDR = 32'b00000000000000000000000011111111
	P_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000101111110
	P_SDMA_CTRL3_BASEADDR = 32'b00000000000000000000000101111111
	P_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000111111110
	P_SDMA_CTRL4_BASEADDR = 32'b00000000000000000000000111111111
	P_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000001001111110
	P_SDMA_CTRL5_BASEADDR = 32'b00000000000000000000001001111111
	P_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000001011111110
	P_SDMA_CTRL6_BASEADDR = 32'b00000000000000000000001011111111
	P_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000001101111110
	P_SDMA_CTRL7_BASEADDR = 32'b00000000000000000000001101111111
	P_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000001111111110
	P_SDMA_CTRL_SHARED_OFFSET = 32'b00000000000000000000000010000000
	P_SPECIAL_BOARD = 32'sb00000000000000000000000000000000
	P_STATIC_PHY_NUM_REG = 32'sb00000000000000000000000000000001
	P_STATIC_PHY_REG_BASEADDR = 32'b00000000000000000000111111111111
	P_STATIC_PHY_REG_HIGHADDR = 32'b00000000000000000001000000000010
	P_STATIC_PHY_REG_OFFSET = 32'b00000000000000000001000000000000
	P_STATIC_PHY_REG_SIZE = 32'b00000000000000000000000000000100
	P_TBY4TAPVALUE = 24
	P_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	P_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	P_VFBC0_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC0_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC0_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC0_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC0_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC0_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC0_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC0_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC0_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC0_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC1_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC1_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC1_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC1_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC1_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC1_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC1_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC1_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC1_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC1_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC2_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC2_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC2_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC2_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC2_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC2_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC2_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC2_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC2_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC2_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC3_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC3_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC3_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC3_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC3_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC3_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC3_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC3_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC3_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC3_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC4_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC4_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC4_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC4_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC4_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC4_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC4_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC4_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC4_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC4_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC5_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC5_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC5_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC5_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC5_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC5_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC5_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC5_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC5_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC5_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC6_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC6_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC6_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC6_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC6_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC6_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC6_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC6_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC6_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC6_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC7_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC7_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC7_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC7_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC7_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC7_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC7_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC7_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC7_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC7_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	P_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <mpmc> is correct for synthesis.
 
    Set property "syn_maxfan = 20" for signal <Rst_topim>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
Analyzing module <mpmc_core> in library <mpmc_v4_03_a>.
	C_AP_PIPELINE1 = 1'b1
	C_AP_PIPELINE2 = 1'b1
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000001111
	C_BASEADDR_CTRL10 = 12'b000010001011
	C_BASEADDR_CTRL11 = 12'b000010100000
	C_BASEADDR_CTRL12 = 12'b000010101111
	C_BASEADDR_CTRL13 = 12'b000011000100
	C_BASEADDR_CTRL14 = 12'b000011010011
	C_BASEADDR_CTRL15 = 12'b000011100010
	C_BASEADDR_CTRL2 = 12'b000000011001
	C_BASEADDR_CTRL3 = 12'b000000101000
	C_BASEADDR_CTRL4 = 12'b000000110010
	C_BASEADDR_CTRL5 = 12'b000001000001
	C_BASEADDR_CTRL6 = 12'b000001001011
	C_BASEADDR_CTRL7 = 12'b000001011100
	C_BASEADDR_CTRL8 = 12'b000001100111
	C_BASEADDR_CTRL9 = 12'b000001111100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_CTRL_AP_COL_DELAY = 4'b0001
	C_CTRL_AP_PIPELINE1_CE_DELAY = 4'b0000
	C_CTRL_AP_PI_ADDR_CE_DELAY = 4'b0000
	C_CTRL_AP_PORT_SELECT_DELAY = 4'b0000
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = 4'b0010
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 32'b00000000000000000000000000001100
	C_CTRL_DP_SIZE_DELAY = 4'b0010
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 4'b0100
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 4'b0101
	C_CTRL_Q0_DELAY = 4'b0001
	C_CTRL_Q10_DELAY = 4'b0001
	C_CTRL_Q11_DELAY = 4'b0010
	C_CTRL_Q12_DELAY = 4'b0001
	C_CTRL_Q13_DELAY = 4'b0001
	C_CTRL_Q14_DELAY = 4'b0001
	C_CTRL_Q15_DELAY = 4'b0001
	C_CTRL_Q16_DELAY = 4'b0001
	C_CTRL_Q17_DELAY = 4'b0000
	C_CTRL_Q18_DELAY = 4'b0000
	C_CTRL_Q19_DELAY = 4'b0000
	C_CTRL_Q1_DELAY = 4'b0000
	C_CTRL_Q20_DELAY = 4'b0000
	C_CTRL_Q21_DELAY = 4'b0000
	C_CTRL_Q22_DELAY = 4'b0000
	C_CTRL_Q23_DELAY = 4'b0000
	C_CTRL_Q24_DELAY = 4'b0000
	C_CTRL_Q25_DELAY = 4'b0000
	C_CTRL_Q26_DELAY = 4'b0000
	C_CTRL_Q27_DELAY = 4'b0000
	C_CTRL_Q28_DELAY = 4'b0000
	C_CTRL_Q29_DELAY = 4'b0000
	C_CTRL_Q2_DELAY = 4'b0010
	C_CTRL_Q30_DELAY = 4'b0000
	C_CTRL_Q31_DELAY = 4'b0000
	C_CTRL_Q32_DELAY = 4'b0010
	C_CTRL_Q33_DELAY = 4'b0001
	C_CTRL_Q34_DELAY = 4'b0000
	C_CTRL_Q35_DELAY = 4'b0000
	C_CTRL_Q3_DELAY = 4'b0010
	C_CTRL_Q4_DELAY = 4'b0010
	C_CTRL_Q5_DELAY = 4'b0010
	C_CTRL_Q6_DELAY = 4'b0101
	C_CTRL_Q7_DELAY = 4'b0010
	C_CTRL_Q8_DELAY = 4'b0001
	C_CTRL_Q9_DELAY = 4'b0010
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_ECC_DATA_WIDTH = 32'sb00000000000000000000000000000000
	C_ECC_DATA_WIDTH_INT = 32'b00000000000000000000000000000000
	C_ECC_DECODE_PIPELINE = 1'b1
	C_ECC_DEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_DEFAULT_ON = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH = 32'sb00000000000000000000000000000000
	C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
	C_ECC_DQS_WIDTH = 32'sb00000000000000000000000000000000
	C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
	C_ECC_ENCODE_PIPELINE = 1'b1
	C_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	C_ECC_PEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_SEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_HIGHADDR_CTRL0 = 12'b000000001110
	C_HIGHADDR_CTRL1 = 12'b000000011000
	C_HIGHADDR_CTRL10 = 12'b000010011111
	C_HIGHADDR_CTRL11 = 12'b000010101110
	C_HIGHADDR_CTRL12 = 12'b000011000011
	C_HIGHADDR_CTRL13 = 12'b000011010010
	C_HIGHADDR_CTRL14 = 12'b000011100001
	C_HIGHADDR_CTRL15 = 12'b000011100011
	C_HIGHADDR_CTRL2 = 12'b000000100111
	C_HIGHADDR_CTRL3 = 12'b000000110001
	C_HIGHADDR_CTRL4 = 12'b000001000000
	C_HIGHADDR_CTRL5 = 12'b000001001010
	C_HIGHADDR_CTRL6 = 12'b000001011011
	C_HIGHADDR_CTRL7 = 12'b000001100110
	C_HIGHADDR_CTRL8 = 12'b000001111011
	C_HIGHADDR_CTRL9 = 12'b000010001010
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000000
	C_INCLUDE_ECC_TEST = 32'sb00000000000000000000000000000000
	C_INIT0_STALL = 32'sb00000000000000000000000000000000
	C_INIT1_STALL = 32'sb00000000000000000000000000000000
	C_INIT2_STALL = 32'sb00000000000000000000000000000000
	C_IS_DDR = 1'b1
	C_MAX_REQ_ALLOWED = 32'sb00000000000000000000000000000001
	C_MEM_ADDITIVE_LATENCY = 32'sb00000000000000000000000000000000
	C_MEM_ADDR_WIDTH = 32'sb00000000000000000000000000001101
	C_MEM_BANKADDR_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_BITS_DATA_PER_DQS = 32'sb00000000000000000000000000001000
	C_MEM_BURST_LENGTH = 32'sb00000000000000000000000000000100
	C_MEM_CAS_LATENCY0 = 32'sb00000000000000000000000000000011
	C_MEM_CAS_LATENCY1 = 32'sb00000000000000000000000000000000
	C_MEM_CE_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_CLK_PERIOD = 32'sb00000000000000000001110101001011
	C_MEM_CLK_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_CS_N_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	C_MEM_DDR2_ENABLE = 1'b1
	C_MEM_DM_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQSN_ENABLE = 32'b00000000000000000000000000000001
	C_MEM_DQS_GATE_EN = 1'b0
	C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_MATCHED = 1'b0
	C_MEM_DQS_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_IDEL_HIGH_PERF = "FALSE"
	C_MEM_NUM_DIMMS = 32'sb00000000000000000000000000000001
	C_MEM_NUM_RANKS = 32'sb00000000000000000000000000000001
	C_MEM_ODT_TYPE = 32'sb00000000000000000000000000000000
	C_MEM_ODT_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_REDUCED_DRV = 32'sb00000000000000000000000000000000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
	C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
	C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_TYPE = "DDR2"
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PI0_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI0_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI0_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI0_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI0_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_TYPE = "DISABLED"
	C_PI1_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI1_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI1_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI1_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI1_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI2_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI2_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI2_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI2_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI3_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI3_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI3_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI3_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI4_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI4_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI4_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI4_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI5_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI5_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI5_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI5_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI6_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI6_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI6_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI6_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI7_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI7_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI7_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI7_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PIX_ADDR_WIDTH_MAX = 32'sb00000000000000000000000000100000
	C_PIX_BE_WIDTH_MAX = 32'sb00000000000000000000000000001000
	C_PIX_DATA_WIDTH_MAX = 32'sb00000000000000000000000001000000
	C_PIX_RDWDADDR_WIDTH_MAX = 32'sb00000000000000000000000000000100
	C_PI_DATA_WIDTH = 8'b00000100
	C_PI_RD_FIFO_TYPE = 16'b1111111111111111
	C_PI_WR_FIFO_TYPE = 16'b1111111111111100
	C_RAMB_SIM_COLLISION_CHECK = "NONE"
	C_RD_DATAPATH_TML_MAX_FANOUT = 32'sb00000000000000000000000000000000
	C_RD_FIFO_APP_PIPELINE = 8'b11111111
	C_RD_FIFO_MEM_PIPELINE = 8'b11111111
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REFRESH_CNT_MAX = 32'sb00000000000000000000010000010000
	C_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001011
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_SKIP_1_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_2_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_3_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_4_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_5_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_6_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_7_VALUE = 32'b00000000000000000000000000000001
	C_SKIP_INIT_DELAY = 1'b0
	C_SPECIAL_BOARD = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_NUM_REG = 32'sb00000000000000000000000000000001
	C_STATIC_PHY_RDDATA_CLK_SEL = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_SWAP_RISE = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDEN_DELAY = 32'sb00000000000000000000000000000101
	C_TBY4TAPVALUE = 24
	C_TWR = 32'sb00000000000000000011101010011000
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	C_WR_DATAPATH_TML_PIPELINE = 32'sb00000000000000000000000000000001
	C_WR_FIFO_APP_PIPELINE = 8'b11111111
	C_WR_FIFO_MEM_PIPELINE = 8'b11111111
	C_WR_FIFO_MEM_PIPELINE_SINGLE = 1'b1
	C_WR_TRAINING_PORT = 32'sb00000000000000000000000000000001
	P_DELAY_PHYIF_DP_WRFIFO_POP = 1'b0
	P_DQS_BITS = 32'sb00000000000000000000000000000010
	P_DQ_BITS = 32'sb00000000000000000000000000000101
	P_ECC_DQS_BITS = 32'sb00000000000000000000000000000000
	P_ECC_DQ_BITS = 32'sb00000000000000000000000000000000
	P_WDF_RDEN_EARLY = 1'b1
	RDF_PUSH_BITS = 32'sb00000000000000000000000000000100
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
Module <mpmc_core> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <InitDone> in unit <mpmc_core>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
Analyzing module <mpmc_addr_path> in library <mpmc_v4_03_a>.
	C_AP_PIPELINE1 = 1'b1
	C_AP_PIPELINE2 = 1'b1
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_FAMILY = "spartan3a"
	C_IS_DDR = 1'b1
	C_MEM_ADDR_WIDTH = 32'sb00000000000000000000000000001101
	C_MEM_BANKADDR_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_BURST_LENGTH = 32'sb00000000000000000000000000000100
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DIMM0_BANK_OFFSET = 32'sb00000000000000000000000000011001
	C_MEM_DIMM0_COL_OFFSET = 32'sb00000000000000000000000000000010
	C_MEM_DIMM0_DIMM_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM0_RANK_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM0_ROW_OFFSET = 32'sb00000000000000000000000000001100
	C_MEM_DIMM0_TOTAL_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_BANK_OFFSET = 32'sb00000000000000000000000000011001
	C_MEM_DIMM1_COL_OFFSET = 32'sb00000000000000000000000000000010
	C_MEM_DIMM1_DIMM_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_RANK_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_ROW_OFFSET = 32'sb00000000000000000000000000001100
	C_MEM_DIMM1_TOTAL_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_NUM_DIMMS = 32'sb00000000000000000000000000000001
	C_MEM_NUM_RANKS = 32'sb00000000000000000000000000000001
	C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
	C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
	C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00000100000000000000000000000000
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_USE_TEMP_PARAMETERS = 32'sb00000000000000000000000000000001
	P_MEM_DATA_WIDTH_SDR = 32'sb00000000000000000000000001000000
Module <mpmc_addr_path> is correct for synthesis.
 
Analyzing module <mpmc_ctrl_path> in library <mpmc_v4_03_a>.
	C_AP_PIPELINE1 = 1'b1
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000001111
	C_BASEADDR_CTRL10 = 12'b000010001011
	C_BASEADDR_CTRL11 = 12'b000010100000
	C_BASEADDR_CTRL12 = 12'b000010101111
	C_BASEADDR_CTRL13 = 12'b000011000100
	C_BASEADDR_CTRL14 = 12'b000011010011
	C_BASEADDR_CTRL15 = 12'b000011100010
	C_BASEADDR_CTRL2 = 12'b000000011001
	C_BASEADDR_CTRL3 = 12'b000000101000
	C_BASEADDR_CTRL4 = 12'b000000110010
	C_BASEADDR_CTRL5 = 12'b000001000001
	C_BASEADDR_CTRL6 = 12'b000001001011
	C_BASEADDR_CTRL7 = 12'b000001011100
	C_BASEADDR_CTRL8 = 12'b000001100111
	C_BASEADDR_CTRL9 = 12'b000001111100
	C_BURST_LENGTH = 32'sb00000000000000000000000000000100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_CTRL_AP_COL_DELAY = 4'b0001
	C_CTRL_AP_PIPELINE1_CE_DELAY = 4'b0000
	C_CTRL_AP_PI_ADDR_CE_DELAY = 4'b0000
	C_CTRL_AP_PORT_SELECT_DELAY = 4'b0000
	C_CTRL_ARB_RDMODWR_DELAY = 32'b00000000000000000000000000000011
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 32'b00000000000000000000000000001100
	C_CTRL_DP_SIZE_DELAY = 4'b0010
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 4'b0100
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 4'b0101
	C_CTRL_Q0_DELAY = 4'b0001
	C_CTRL_Q10_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q11_DELAY = 4'b0010
	C_CTRL_Q12_DELAY = 4'b0001
	C_CTRL_Q13_DELAY = 4'b0001
	C_CTRL_Q14_DELAY = 4'b0001
	C_CTRL_Q15_DELAY = 4'b0001
	C_CTRL_Q16_DELAY = 4'b0001
	C_CTRL_Q17_DELAY = 4'b0000
	C_CTRL_Q18_DELAY = 4'b0000
	C_CTRL_Q19_DELAY = 4'b0000
	C_CTRL_Q1_DELAY = 4'b0000
	C_CTRL_Q20_DELAY = 4'b0000
	C_CTRL_Q21_DELAY = 4'b0000
	C_CTRL_Q22_DELAY = 4'b0000
	C_CTRL_Q23_DELAY = 4'b0000
	C_CTRL_Q24_DELAY = 4'b0000
	C_CTRL_Q25_DELAY = 4'b0000
	C_CTRL_Q26_DELAY = 4'b0000
	C_CTRL_Q27_DELAY = 4'b0000
	C_CTRL_Q28_DELAY = 4'b0000
	C_CTRL_Q29_DELAY = 4'b0000
	C_CTRL_Q2_DELAY = 4'b0010
	C_CTRL_Q2_DELAY_TMP = 32'b00000000000000000000000000000001
	C_CTRL_Q30_DELAY = 4'b0000
	C_CTRL_Q31_DELAY = 4'b0000
	C_CTRL_Q32_DELAY = 4'b0010
	C_CTRL_Q32_DELAY_TMP = 4'b0001
	C_CTRL_Q33_DELAY = 4'b0001
	C_CTRL_Q34_DELAY = 4'b0000
	C_CTRL_Q35_DELAY = 4'b0000
	C_CTRL_Q3_DELAY = 4'b0010
	C_CTRL_Q3_DELAY_TMP = 32'b00000000000000000000000000000001
	C_CTRL_Q4_DELAY = 4'b0010
	C_CTRL_Q4_DELAY_TMP = 32'b00000000000000000000000000000001
	C_CTRL_Q5_DELAY = 4'b0010
	C_CTRL_Q6_DELAY = 4'b0101
	C_CTRL_Q7_DELAY = 4'b0010
	C_CTRL_Q8_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q9_DELAY = 4'b0010
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_ECC_ENCODE_PIPELINE = 1'b1
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_HIGHADDR_CTRL0 = 12'b000000001110
	C_HIGHADDR_CTRL1 = 12'b000000011000
	C_HIGHADDR_CTRL10 = 12'b000010011111
	C_HIGHADDR_CTRL11 = 12'b000010101110
	C_HIGHADDR_CTRL12 = 12'b000011000011
	C_HIGHADDR_CTRL13 = 12'b000011010010
	C_HIGHADDR_CTRL14 = 12'b000011100001
	C_HIGHADDR_CTRL15 = 12'b000011100011
	C_HIGHADDR_CTRL2 = 12'b000000100111
	C_HIGHADDR_CTRL3 = 12'b000000110001
	C_HIGHADDR_CTRL4 = 12'b000001000000
	C_HIGHADDR_CTRL5 = 12'b000001001010
	C_HIGHADDR_CTRL6 = 12'b000001011011
	C_HIGHADDR_CTRL7 = 12'b000001100110
	C_HIGHADDR_CTRL8 = 12'b000001111011
	C_HIGHADDR_CTRL9 = 12'b000010001010
	C_INCLUDE_ECC_SUPPORT = 0
	C_INIT0_STALL = 32'sb00000000000000000000000000000000
	C_INIT1_STALL = 32'sb00000000000000000000000000000000
	C_INIT2_STALL = 32'sb00000000000000000000000000000000
	C_IS_DDR = 1'b1
	C_MAX_REQ_ALLOWED = 32'sb00000000000000000000000000000001
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	C_MEM_DDR2_ENABLE = 1'b1
	C_MEM_DM_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQS_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_TYPE = "DDR2"
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PI_DATA_WIDTH = 8'b00000100
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000001
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REFRESH_CNT_MAX = 32'sb00000000000000000000010000010000
	C_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001011
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_SKIP_1_VALUE = 1
	C_SKIP_2_VALUE = 1
	C_SKIP_3_VALUE = 1
	C_SKIP_4_VALUE = 1
	C_SKIP_5_VALUE = 1
	C_SKIP_6_VALUE = 1
	C_SKIP_7_VALUE = 1
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	C_WR_FIFO_MEM_PIPELINE = 1'b1
Module <mpmc_ctrl_path> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM> in unit <mpmc_ctrl_path>.
Analyzing module <mpmc_srl_delay.1> in library <mpmc_v4_03_a>.
	C_DELAY = 32'b00000000000000000000000000000011
	C_DELAY_TMP = 32'b00000000000000000000000000000001
Module <mpmc_srl_delay.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.1>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.2> in library <mpmc_v4_03_a>.
	C_DELAY = 4'b0001
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.2> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.3> in library <mpmc_v4_03_a>.
	C_DELAY = 4'b0000
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.3> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.4> in library <mpmc_v4_03_a>.
	C_DELAY = 32'b00000000000000000000000000001011
	C_DELAY_TMP = 32'b00000000000000000000000000001001
Module <mpmc_srl_delay.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.4>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <ctrl_path> in library <mpmc_v4_03_a>.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000001111
	C_BASEADDR_CTRL10 = 12'b000010001011
	C_BASEADDR_CTRL11 = 12'b000010100000
	C_BASEADDR_CTRL12 = 12'b000010101111
	C_BASEADDR_CTRL13 = 12'b000011000100
	C_BASEADDR_CTRL14 = 12'b000011010011
	C_BASEADDR_CTRL15 = 12'b000011100010
	C_BASEADDR_CTRL2 = 12'b000000011001
	C_BASEADDR_CTRL3 = 12'b000000101000
	C_BASEADDR_CTRL4 = 12'b000000110010
	C_BASEADDR_CTRL5 = 12'b000001000001
	C_BASEADDR_CTRL6 = 12'b000001001011
	C_BASEADDR_CTRL7 = 12'b000001011100
	C_BASEADDR_CTRL8 = 12'b000001100111
	C_BASEADDR_CTRL9 = 12'b000001111100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000001000100010001000100000000000000000010000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000101000000001010000000000000000001000000000011110100000000000000010000000000111100
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000001000000001010000000000000000000000000000011110000000000000000000000000000111101000000000000000000000000001101000000000000000000100101000011110000000000000000001000000000111100
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000011001000100111100000000000000000110000001001111000000000000000001100000000011100000000000000000000000000000111100
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001001000000000000000001100100010011110000000000000000011000000100111100000000000000000110000000001110000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000000001111010000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000110010001001111000000000000000001100000010011110000000000000000011000000000111000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000010010000000000000000010010000100111100000000000000000100000001001001000000000000000001001000010011110000000000000000010000000100100100
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010100000000101000000000000000000100000000001111010000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000011010000000000000000000010010000111100000000000000000000000100001101000000000000000000001001000011110000000000000000000000010000110100000000000000000010010100001111000000000000000000100000000011110000000000000000001000000000111000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000001100000000011100000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000001000011010100000000000000000010010000111100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000001001000010011110000000000000000010000000100100100000000000000000100100001001111000000000000000001000000010010010000000000000000010010000100111100000000000000000100000001001001000000000000000001100100010011110000000000000000011000000100111100
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000001010000000010100000000000000000010000000000111101000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000100100
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000001000011010000000000000000001001010000111100000000000000000010000000001111000000000000000000100000000011100000000000000000010000000000111100000000000000000100000000001111000000000000000001000000000011110000000000000000010000000000111100
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000010000000010100000000000000000000000000000111100000000000000000000000100001101010000000000000000001001000011110000000000000000000000010000110100000000000000000000100100001111000000000000000000000001000011010000000000000000000010010000111100
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000000011000000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000100000000101000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_Q0_DELAY = 4'b0001
	C_CTRL_Q10_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q11_DELAY = 4'b0010
	C_CTRL_Q12_DELAY = 4'b0001
	C_CTRL_Q13_DELAY = 4'b0001
	C_CTRL_Q14_DELAY = 4'b0001
	C_CTRL_Q15_DELAY = 4'b0001
	C_CTRL_Q16_DELAY = 4'b0001
	C_CTRL_Q17_DELAY = 4'b0000
	C_CTRL_Q18_DELAY = 4'b0000
	C_CTRL_Q19_DELAY = 4'b0000
	C_CTRL_Q1_DELAY = 4'b0000
	C_CTRL_Q20_DELAY = 4'b0000
	C_CTRL_Q21_DELAY = 4'b0000
	C_CTRL_Q22_DELAY = 4'b0000
	C_CTRL_Q23_DELAY = 4'b0000
	C_CTRL_Q24_DELAY = 4'b0000
	C_CTRL_Q25_DELAY = 4'b0000
	C_CTRL_Q26_DELAY = 4'b0000
	C_CTRL_Q27_DELAY = 4'b0000
	C_CTRL_Q28_DELAY = 4'b0000
	C_CTRL_Q29_DELAY = 4'b0000
	C_CTRL_Q2_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q30_DELAY = 4'b0000
	C_CTRL_Q31_DELAY = 4'b0000
	C_CTRL_Q32_DELAY = 4'b0001
	C_CTRL_Q33_DELAY = 4'b0001
	C_CTRL_Q34_DELAY = 4'b0000
	C_CTRL_Q35_DELAY = 4'b0000
	C_CTRL_Q3_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q4_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q5_DELAY = 4'b0010
	C_CTRL_Q6_DELAY = 4'b0101
	C_CTRL_Q7_DELAY = 4'b0010
	C_CTRL_Q8_DELAY = 32'b00000000000000000000000000000001
	C_CTRL_Q9_DELAY = 4'b0010
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "spartan3a"
	C_HIGHADDR_CTRL0 = 12'b000000001110
	C_HIGHADDR_CTRL1 = 12'b000000011000
	C_HIGHADDR_CTRL10 = 12'b000010011111
	C_HIGHADDR_CTRL11 = 12'b000010101110
	C_HIGHADDR_CTRL12 = 12'b000011000011
	C_HIGHADDR_CTRL13 = 12'b000011010010
	C_HIGHADDR_CTRL14 = 12'b000011100001
	C_HIGHADDR_CTRL15 = 12'b000011100011
	C_HIGHADDR_CTRL2 = 12'b000000100111
	C_HIGHADDR_CTRL3 = 12'b000000110001
	C_HIGHADDR_CTRL4 = 12'b000001000000
	C_HIGHADDR_CTRL5 = 12'b000001001010
	C_HIGHADDR_CTRL6 = 12'b000001011011
	C_HIGHADDR_CTRL7 = 12'b000001100110
	C_HIGHADDR_CTRL8 = 12'b000001111011
	C_HIGHADDR_CTRL9 = 12'b000010001010
	C_INCLUDE_ECC_SUPPORT = 0
	C_IS_DDR = 1'b1
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_SKIP_1_VALUE = 1
	C_SKIP_2_VALUE = 1
	C_SKIP_3_VALUE = 1
	C_SKIP_4_VALUE = 1
	C_SKIP_5_VALUE = 1
	C_SKIP_6_VALUE = 1
	C_SKIP_7_VALUE = 1
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	ctrl_srl16_addr = 144'b000000000001000100000000000000000000000000000000000000000000000000000000000000010001000100010001001000010010000100100101001000010001000100000001
Module <ctrl_path> is correct for synthesis.
 
    Set user-defined property "INIT =  000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_00 =  0000001111100000000000000000000111111000000000000000000011111100" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_01 =  0000000000011111000000000000000000000000000111110000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_02 =  0001111100002000000000000002000000000001111100002000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000200000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_00 =  0001003C0001003C0001003C0001003C000100240001913C0001813C00018038" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_01 =  000080380001003C0001003C0001003C0001003C000140280001003D0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_02 =  0000003C0000003C000040280000003C0000003D000000340000943C0000803C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_03 =  0001003C0001003C0001003C000100240001913C0001813C000180380000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_04 =  0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_05 =  0000003C000040280000003C0000003D000000340000943C0000803C00008038" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_06 =  0001003C0001003C000100240001913C0001813C000180380000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_07 =  0001003C0001003C0001003C000140280001003D0001003C0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_08 =  000040280000003C0000003D000004340000943C0000803C000080380001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_09 =  0001213C000101240001913C0001813C000180380000003C0000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0A =  000140280001003D0001003C0001003C0001003C0001003C0001003C00010024" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0B =  000004340000943C0000803C000080380001003C0001003C0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0C =  000180380000003C0000003C0000003C000040280000003C000004350000243C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0D =  0001213C000101240001213C000101240001213C000101240001913C0001813C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0E =  000140280001003D0001003C0001003C0001003C0001003C0001003C00010024" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0F =  000004340000943C0000803C000080380001003C0001003C0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_10 =  000040280000003C000004350000243C000004340000243C000004340000243C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_11 =  0001213C000101240001913C0001813C000180380000003C0000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_12 =  0001003C0001003C0001003C000100240001213C000101240001213C00010124" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_13 =  0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_14 =  000004340000243C000004340000243C000004340000943C0000803C00008038" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_15 =  000180380000003C0000003C0000003C000040280000003C000004350000243C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_16 =  0001213C000101240001213C000101240001213C000101240001913C0001813C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_17 =  000140280001003D0001003C0001003C0001003C0001003C0001003C00010024" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_18 =  000004340000943C0000803C000080380001003C0001003C0001003C0001003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_19 =  000040280000003C000004350000243C000004340000243C000004340000243C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1A =  000000300000003C0000003C0000003C000040280000003C0000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1B =  0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1C =  000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1D =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1E =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1F =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_20 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_21 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_22 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_23 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_24 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_25 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_26 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_27 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_28 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_29 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2A =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2B =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2C =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2D =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2E =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2F =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_30 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_31 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_32 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_33 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_34 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_35 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_36 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_37 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_38 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_39 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3A =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3B =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3C =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3D =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3E =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3F =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "SRVAL =  0000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
Analyzing module <mpmc_srl_delay.7> in library <mpmc_v4_03_a>.
	C_DELAY = 4'b0101
	C_DELAY_TMP = 4'b0011
Module <mpmc_srl_delay.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.7>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <arbiter> in library <mpmc_v4_03_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORTNUM_FIVE = 3'b101
	C_ARB_PORTNUM_FOUR = 3'b100
	C_ARB_PORTNUM_INIT = 24'b111110101100011010001000
	C_ARB_PORTNUM_ONE = 3'b001
	C_ARB_PORTNUM_SEVEN = 3'b111
	C_ARB_PORTNUM_SIX = 3'b110
	C_ARB_PORTNUM_THREE = 3'b011
	C_ARB_PORTNUM_TWO = 3'b010
	C_ARB_PORTNUM_ZERO = 3'b000
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "spartan3a"
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PI_DATA_WIDTH = 8'b00000100
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000001
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arbiter> is correct for synthesis.
 
Analyzing module <arb_acknowledge> in library <mpmc_v4_03_a>.
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PIPELINE_ADDRACK = 8'b11111111
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arb_acknowledge> is correct for synthesis.
 
Analyzing module <arb_pattern_start> in library <mpmc_v4_03_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_CP_PIPELINE = 1'b1
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
Module <arb_pattern_start> is correct for synthesis.
 
Analyzing module <arb_which_port> in library <mpmc_v4_03_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_CP_PIPELINE = 1'b1
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000001
	P_WHICHPORT_RESET = 32'sb00000000000000000000000000000010
Module <arb_which_port> is correct for synthesis.
 
Analyzing module <high_priority_select> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PI_D_WIDTH = 32'sb00000000000000000000000000000011
Module <high_priority_select> is correct for synthesis.
 
Analyzing module <arb_req_pending_muxes> in library <mpmc_v4_03_a>.
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
Module <arb_req_pending_muxes> is correct for synthesis.
 
Analyzing module <arb_pattern_type> in library <mpmc_v4_03_a>.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "spartan3a"
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
	C_PI_DATA_WIDTH = 8'b00000100
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arb_pattern_type> is correct for synthesis.
 
Analyzing module <arb_pattern_type_muxes> in library <mpmc_v4_03_a>.
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000011
	C_NUM_PORTS = 32'sb00000000000000000000000000000011
Module <arb_pattern_type_muxes> is correct for synthesis.
 
Analyzing module <arb_pattern_type_fifo.1> in library <mpmc_v4_03_a>.
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_PI_DATA_WIDTH = 1'b0
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	P_FIFO_ADDR_DEPTH = 32'sb00000000000000000000000000000001
	P_FIFO_DEPTH = 32'sb00000000000000000000000000000010
Module <arb_pattern_type_fifo.1> is correct for synthesis.
 
Analyzing module <mpmc_ctrl_path_fifo> in library <mpmc_v4_03_a>.
	C_DATA_WIDTH = 32'sb00000000000000000000000000000100
	C_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000000001
	C_FIFO_DEPTH = 32'sb00000000000000000000000000000010
Module <mpmc_ctrl_path_fifo> is correct for synthesis.
 
Analyzing module <mpmc_srl_fifo_nto1_mux> in library <mpmc_v4_03_a>.
	C_DATAOUT_WIDTH = 32'sb00000000000000000000000000000100
	C_RATIO = 32'sb00000000000000000000000000000010
	C_SEL_WIDTH = 32'sb00000000000000000000000000000001
Module <mpmc_srl_fifo_nto1_mux> is correct for synthesis.
 
Analyzing module <arb_pattern_type_fifo.2> in library <mpmc_v4_03_a>.
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_INCLUDE_ECC_SUPPORT = 0
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_PI_DATA_WIDTH = 1'b1
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	P_FIFO_ADDR_DEPTH = 32'sb00000000000000000000000000000001
	P_FIFO_DEPTH = 32'sb00000000000000000000000000000010
Module <arb_pattern_type_fifo.2> is correct for synthesis.
 
Analyzing module <mpmc_srl_delay.5> in library <mpmc_v4_03_a>.
	C_DELAY = 4'b0010
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.5>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.6> in library <mpmc_v4_03_a>.
	C_DELAY = 4'b0100
	C_DELAY_TMP = 4'b0010
Module <mpmc_srl_delay.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.6>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_data_path> in library <mpmc_v4_03_a>.
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_FAMILY = "spartan3a"
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000000
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 64
	C_NUM_PORTS = 3
	C_PIX_DATA_WIDTH_MAX = 64
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 8'b00000100
	C_PI_RDFIFO_TYPE = 16'b1111111111111111
	C_PI_WRFIFO_TYPE = 16'b1111111111111100
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000001
	C_RDFIFO_MAX_FANOUT = 0
	C_RDFIFO_MEM_PIPELINE = 8'b11111111
	C_RDFIFO_PI_PIPELINE = 8'b11111111
	C_USE_INIT_PUSH = 1'b0
	C_WRFIFO_MEM_PIPELINE = 8'b11111111
	C_WRFIFO_PI_PIPELINE = 8'b11111111
	C_WRFIFO_TML_PIPELINE = 32'sb00000000000000000000000000000001
Module <mpmc_data_path> is correct for synthesis.
 
Analyzing module <mpmc_write_fifo.1> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = 2'b11
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 32
	C_PI_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 32'sb00000000000000000000000000001000
	P_PUSH_INC_VALUE = 32'sb00000000000000000000000000000100
	P_PUSH_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_PUSH_LSBS_MIN_BIT = 32'sb00000000000000000000000000000010
	P_PUSH_LSBS_NUM_BITS = 32'sb00000000000000000000000000000001
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000001
Module <mpmc_write_fifo.1> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.1> in library <mpmc_v4_03_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 32
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000000100
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
Module <mpmc_bram_fifo.1> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing module <mpmc_ramb16_sx_sx.1> in library <mpmc_v4_03_a>.
	C_DATA_WIDTH_A = 32'sb00000000000000000000000000010000
	C_DATA_WIDTH_B = 32'sb00000000000000000000000000100000
	C_PARITY_WIDTH_A = 32'sb00000000000000000000000000000010
	C_PARITY_WIDTH_B = 32'sb00000000000000000000000000000100
	P_ADDR_WIDTH_A = 32'sb00000000000000000000000000001010
	P_ADDR_WIDTH_B = 32'sb00000000000000000000000000001001
Module <mpmc_ramb16_sx_sx.1> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_ramb16_s18_s36.bram> in unit <mpmc_ramb16_sx_sx.1>.
Analyzing module <mpmc_write_fifo.2> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = 2'b11
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 32'sb00000000000000000000000000001000
	P_PUSH_INC_VALUE = 32'sb00000000000000000000000000001000
	P_PUSH_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_PUSH_LSBS_MIN_BIT = 32'sb00000000000000000000000000000011
	P_PUSH_LSBS_NUM_BITS = 32'sb00000000000000000000000000000000
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
Module <mpmc_write_fifo.2> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.2> in library <mpmc_v4_03_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
Module <mpmc_bram_fifo.2> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing module <mpmc_ramb16_sx_sx.2> in library <mpmc_v4_03_a>.
	C_DATA_WIDTH_A = 32'sb00000000000000000000000000100000
	C_DATA_WIDTH_B = 32'sb00000000000000000000000000100000
	C_PARITY_WIDTH_A = 32'sb00000000000000000000000000000100
	C_PARITY_WIDTH_B = 32'sb00000000000000000000000000000100
	P_ADDR_WIDTH_A = 32'sb00000000000000000000000000001001
	P_ADDR_WIDTH_B = 32'sb00000000000000000000000000001001
Module <mpmc_ramb16_sx_sx.2> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_ramb16_s36_s36.bram> in unit <mpmc_ramb16_sx_sx.2>.
Analyzing module <mpmc_srl_fifo_nto1_ormux.1> in library <mpmc_v4_03_a>.
	C_DATAOUT_WIDTH = 32'b00000000000000000000000000010000
	C_RATIO = 32'sb00000000000000000000000000000011
	C_SEL_WIDTH = 32'sb00000000000000000000000000000011
Module <mpmc_srl_fifo_nto1_ormux.1> is correct for synthesis.
 
Analyzing module <mpmc_srl_fifo_nto1_ormux.2> in library <mpmc_v4_03_a>.
	C_DATAOUT_WIDTH = 32'b00000000000000000000000000000010
	C_RATIO = 32'sb00000000000000000000000000000011
	C_SEL_WIDTH = 32'sb00000000000000000000000000000011
Module <mpmc_srl_fifo_nto1_ormux.2> is correct for synthesis.
 
Analyzing module <mpmc_read_fifo.1> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = 2'b11
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 32
	C_PI_PIPELINE = 1'b1
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 32'sb00000000000000000000000000000100
	P_POP_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_POP_LSBS_MIN_BIT = 32'sb00000000000000000000000000000010
	P_POP_LSBS_NUM_BITS = 32'sb00000000000000000000000000000001
	P_PUSH_INC_VALUE = 32'sb00000000000000000000000000001000
	P_USE_SRL_CTRL_FIFO = 32'sb00000000000000000000000000000000
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000001
Module <mpmc_read_fifo.1> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.3> in library <mpmc_v4_03_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 32
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000000100
Module <mpmc_bram_fifo.3> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing module <mpmc_ramb16_sx_sx.3> in library <mpmc_v4_03_a>.
	C_DATA_WIDTH_A = 32'sb00000000000000000000000000100000
	C_DATA_WIDTH_B = 32'sb00000000000000000000000000010000
	C_PARITY_WIDTH_A = 32'sb00000000000000000000000000000100
	C_PARITY_WIDTH_B = 32'sb00000000000000000000000000000010
	P_ADDR_WIDTH_A = 32'sb00000000000000000000000000001001
	P_ADDR_WIDTH_B = 32'sb00000000000000000000000000001010
Module <mpmc_ramb16_sx_sx.3> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_ramb16_s36_s18.bram> in unit <mpmc_ramb16_sx_sx.3>.
Analyzing module <mpmc_read_fifo.2> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_FIFO_TYPE = 2'b11
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = 1'b1
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 32'sb00000000000000000000000000001000
	P_POP_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_POP_LSBS_MIN_BIT = 32'sb00000000000000000000000000000011
	P_POP_LSBS_NUM_BITS = 32'sb00000000000000000000000000000001
	P_PUSH_INC_VALUE = 32'sb00000000000000000000000000001000
	P_USE_SRL_CTRL_FIFO = 32'sb00000000000000000000000000000000
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
Module <mpmc_read_fifo.2> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.4> in library <mpmc_v4_03_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "spartan3a"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
Module <mpmc_bram_fifo.4> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing module <s3_phy_top> in library <mpmc_v4_03_a>.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 7499
	CLK_WIDTH = 2
	COL_WIDTH = 13
	CS_NUM = 1
	CS_WIDTH = 1
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DDR2_ENABLE = 1
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_BITS = 2
	DQS_GATE_EN = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 0
	IDEL_HIGH_PERF = "FALSE"
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWR = 15000
	WDF_RDEN_EARLY = 1'b1
	WDF_RDEN_WIDTH = 3
Module <s3_phy_top> is correct for synthesis.
 
Analyzing module <s3_phy_write> in library <mpmc_v4_03_a>.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 1
	DDR2_ENABLE = 1
	DM_WIDTH = 4
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 0
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REG_ENABLE = 0
	WDF_RDEN_EARLY = 1'b1
	WDF_RDEN_WIDTH = 3
	WR_LATENCY = 32'sb00000000000000000000000000000100
Module <s3_phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 9" for signal <dq_oe_270>.
    Set property "max_fanout = 1" for signal <dqs_rst_180_r1>.
    Set property "equivalent_register_removal = no" for signal <dqs_rst_180_r2>.
    Set property "max_fanout = 1" for signal <dq_oe_90_r1>.
    Set property "syn_maxfan = 6" for signal <dq_oe_90_r2>.
    Set property "max_fanout = 1" for signal <dqs_oe_180_r1>.
    Set property "equivalent_register_removal = no" for signal <dqs_oe_180_r2>.
Analyzing module <s3_phy_init> in library <mpmc_v4_03_a>.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 7499
	CNTNEXT = 6'b101011
	COL_WIDTH = 13
	CS_WIDTH = 1
	DDR2_ENABLE = 1
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	INIT_AUTO_REFRESH = 5'b00111
	INIT_AUTO_REFRESH_WAIT = 5'b01000
	INIT_CNT_200 = 5'b00001
	INIT_CNT_200_WAIT = 5'b00010
	INIT_IDLE = 5'b00000
	INIT_LOAD_MODE = 5'b00101
	INIT_MODE_REGISTER_WAIT = 5'b00110
	INIT_PRECHARGE = 5'b00011
	INIT_PRECHARGE_WAIT = 5'b00100
	ODT_TYPE = 0
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	STATIC_PHY = 0
	TWR = 15000
	WR_RECOVERY = 3
"C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_init.v" line 339: Found FullParallel Case directive in module <s3_phy_init>.
Module <s3_phy_init> is correct for synthesis.
 
    Set property "max_fanout = 1" for signal <init_cnt_r>.
Analyzing module <s3_infrastructure> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	SIM_ONLY = 0
Module <s3_infrastructure> is correct for synthesis.
 
Analyzing module <s3_cal_top> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	SIM_ONLY = 0
Module <s3_cal_top> is correct for synthesis.
 
Analyzing module <s3_cal_ctl> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	defaultTap = 5'b11101
	tap1 = 5'b01111
	tap2 = 5'b10111
	tap3 = 5'b11011
	tap4 = 5'b11101
	tap5 = 5'b11110
	tap6 = 5'b11111
Module <s3_cal_ctl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <cnt>.
    Set property "syn_preserve = 1" for signal <phase_cnt>.
    Set property "syn_preserve = 1" for signal <tap_dly_reg>.
    Set property "syn_preserve = 1" for signal <reset_r>.
    Set property "syn_preserve = 1" for signal <cnt1>.
Analyzing module <s3_tap_dly> in library <mpmc_v4_03_a>.
	SIM_ONLY = 0
Module <s3_tap_dly> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u31> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l0> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l1> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l2> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l3> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l4> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l5> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l6> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l7> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l8> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l9> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l10> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l11> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l12> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l13> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l14> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l15> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l16> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l17> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l18> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l19> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l20> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l21> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l22> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l23> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l24> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l25> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <gen_no_sim.l26> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l27> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l28> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l29> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <gen_no_sim.l30> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <gen_no_sim.l31> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[0].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[1].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[2].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[3].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[4].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[5].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[6].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[7].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[8].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[9].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[10].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[11].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[12].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[13].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[14].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[15].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[16].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[17].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[18].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[19].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[20].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[21].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[22].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[23].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[24].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[25].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[26].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[27].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[28].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[29].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[30].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_no_sim.gen_tap1[31].r> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <s3_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <s3_tap_dly>.
    Set property "syn_keep = 1" for signal <tap>.
    Set property "syn_keep = 1" for signal <flop1>.
Analyzing module <s3_data_path> in library <mpmc_v4_03_a>.
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	SIM_ONLY = 0
Module <s3_data_path> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <fifo_1_wr_en>.
    Set property "syn_keep = 1" for signal <fifo_0_wr_en>.
Analyzing module <s3_data_read> in library <mpmc_v4_03_a>.
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	DQ_BITS = 32
	DQ_PER_DQS = 8
	SIM_ONLY = 0
Module <s3_data_read> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <fifo_0_data_out_r>.
    Set property "syn_preserve = 1" for signal <fifo_1_data_out_r>.
Analyzing module <s3_rd_data_ram> in library <mpmc_v4_03_a>.
	DQS_WIDTH = 2
	DQ_PER_DQS = 8
Module <s3_rd_data_ram> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_data[0]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[1]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[2]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[3]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[4]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[5]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[6]..u_fifo_bit> in unit <s3_rd_data_ram>.
    Set user-defined property "INIT =  0000" for instance <gen_data[7]..u_fifo_bit> in unit <s3_rd_data_ram>.
Analyzing module <s3_gray_cntr> in library <mpmc_v4_03_a>.
Module <s3_gray_cntr> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_addr_bit> in unit <s3_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_addr_bit> in unit <s3_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_addr_bit> in unit <s3_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_addr_bit> in unit <s3_gray_cntr>.
Analyzing module <s3_data_read_controller> in library <mpmc_v4_03_a>.
	C_DEBUG_EN = 0
	C_FAMILY = "spartan3a"
	C_SPECIAL_BOARD = 0
	DQS_WIDTH = 4
	SIM_ONLY = 0
Module <s3_data_read_controller> is correct for synthesis.
 
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set property "syn_keep = 1" for signal <fifo_1_wr_en>.
    Set property "syn_keep = 1" for signal <fifo_0_wr_en>.
    Set property "BUFFER_TYPE = none" for signal <dqs_delayed_col0>.
    Set property "BUFFER_TYPE = none" for signal <dqs_delayed_col1>.
Analyzing module <s3_dqs_delay.1> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.1> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.1>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.1>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.1>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.1>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.1>.
Analyzing module <s3_dqs_delay.2> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.2> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.2>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.2>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.2>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.2>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.2>.
Analyzing module <s3_dqs_delay.3> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.3> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.3>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.3>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.3>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.3>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.3>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.3>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.3>.
Analyzing module <s3_dqs_delay.4> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.4> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.4>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.4>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.4>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.4>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.4>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.4>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.4>.
Analyzing module <s3_dqs_delay.5> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.5> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.5>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.5>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.5>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.5>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.5>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.5>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.5>.
Analyzing module <s3_dqs_delay.6> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.6> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.6>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.6>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.6>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.6>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.6>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.6>.
Analyzing module <s3_dqs_delay.7> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.7> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.7>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.7>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.7>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.7>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.7>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.7>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.7>.
Analyzing module <s3_dqs_delay.8> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.8> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.8>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.8>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.8>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.8>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.8>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.8>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.8>.
Analyzing module <s3_dqs_delay.9> in library <mpmc_v4_03_a>.
	HIGH = 1'b1
	SIM_ONLY = 0
Module <s3_dqs_delay.9> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.one> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.one> in unit <s3_dqs_delay.9>.
    Set user-defined property "INIT =  EE22" for instance <gen_delay.two> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.two> in unit <s3_dqs_delay.9>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.three> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.three> in unit <s3_dqs_delay.9>.
    Set user-defined property "INIT =  FF00" for instance <gen_delay.four> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.four> in unit <s3_dqs_delay.9>.
    Set user-defined property "INIT =  F3C0" for instance <gen_delay.five> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.five> in unit <s3_dqs_delay.9>.
    Set user-defined property "INIT =  E2E2" for instance <gen_delay.six> in unit <s3_dqs_delay.9>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <gen_delay.six> in unit <s3_dqs_delay.9>.
Analyzing module <s3_fifo_0_wr_en.1> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_0_wr_en.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <s3_fifo_0_wr_en.1>.
    Set property "syn_keep = 1" for signal <din_delay>.
Analyzing module <s3_fifo_1_wr_en.1> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_1_wr_en.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <s3_fifo_1_wr_en.1>.
Analyzing module <s3_fifo_0_wr_en.2> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_0_wr_en.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <s3_fifo_0_wr_en.2>.
    Set property "syn_keep = 1" for signal <din_delay>.
Analyzing module <s3_fifo_1_wr_en.2> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_1_wr_en.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <s3_fifo_1_wr_en.2>.
Analyzing module <s3_fifo_0_wr_en.3> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_0_wr_en.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <s3_fifo_0_wr_en.3>.
    Set property "syn_keep = 1" for signal <din_delay>.
Analyzing module <s3_fifo_1_wr_en.3> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_1_wr_en.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <s3_fifo_1_wr_en.3>.
Analyzing module <s3_fifo_0_wr_en.4> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_0_wr_en.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <s3_fifo_0_wr_en.4>.
    Set property "syn_keep = 1" for signal <din_delay>.
Analyzing module <s3_fifo_1_wr_en.4> in library <mpmc_v4_03_a>.
	TIE_HIGH = 1'b1
Module <s3_fifo_1_wr_en.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <s3_fifo_1_wr_en.4>.
Analyzing module <s3_iobs> in library <mpmc_v4_03_a>.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	CLK_WIDTH = 2
	CS_WIDTH = 1
	C_FAMILY = "spartan3a"
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_BITS = 32
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	SIM_ONLY = 0
Module <s3_iobs> is correct for synthesis.
 
Analyzing module <s3_infrastructure_iobs> in library <mpmc_v4_03_a>.
	CLK_WIDTH = 2
	C_FAMILY = "spartan3a"
Module <s3_infrastructure_iobs> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_clk[0].u_ddr_clk> in unit <s3_infrastructure_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_clk[0].gen_spartan3x.u_ddr_clk_buf> in unit <s3_infrastructure_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_clk[0].gen_spartan3x.u_ddr_clk_buf> in unit <s3_infrastructure_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_clk[1].u_ddr_clk> in unit <s3_infrastructure_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_clk[1].gen_spartan3x.u_ddr_clk_buf> in unit <s3_infrastructure_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_clk[1].gen_spartan3x.u_ddr_clk_buf> in unit <s3_infrastructure_iobs>.
Analyzing module <s3_controller_iobs> in library <mpmc_v4_03_a>.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	CS_WIDTH = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13
Module <s3_controller_iobs> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <we_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <we_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <we_iob> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <ras_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <ras_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <ras_iob> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <cas_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <cas_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <cas_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <we_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <we_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <we_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <we_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ras_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <ras_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ras_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <ras_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cas_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <cas_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cas_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <cas_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_ibuf> in unit <s3_controller_iobs>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_ibuf> in unit <s3_controller_iobs>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_ibuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_ibuf> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <rst_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[0].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[1].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[2].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[3].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[4].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[5].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[6].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[7].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[8].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[9].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[10].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[11].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_addr[12].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].addr_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_ba[0].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_ba[1].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].ba_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].addr_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_cs[0].csb_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_cs[0].csb_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs[0].csb_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_cs[0].cs_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_cs[0].cs_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_cs[0].cs_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_cs[0].cs_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].cke_iob> in unit <s3_controller_iobs>.
    Set user-defined property "IOB =  TRUE" for instance <gen_cke[0].cke_iob> in unit <s3_controller_iobs>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].cke_iob> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_cke[0].cke_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_cke[0].cke_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_cke[0].cke_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_cke[0].cke_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_odt[0].odt_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_odt[0].odt_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_odt[0].odt_obuf> in unit <s3_controller_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_odt[0].odt_obuf> in unit <s3_controller_iobs>.
Analyzing module <s3_data_path_iobs> in library <mpmc_v4_03_a>.
	DM_WIDTH = 4
	DQSN_ENABLE = 1
	DQS_WIDTH = 4
	DQ_BITS = 32
	SIM_ONLY = 0
Module <s3_data_path_iobs> is correct for synthesis.
 
Analyzing module <s3_dm_iobs> in library <mpmc_v4_03_a>.
	DM_WIDTH = 4
WARNING:Xst:916 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dm_iobs.v" line 86: Delay is ignored for synthesis.
WARNING:Xst:916 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dm_iobs.v" line 87: Delay is ignored for synthesis.
Module <s3_dm_iobs> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_dm[0].u_ddr_dm> in unit <s3_dm_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dm[0].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_dm[0].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dm[0].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dm[0].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_dm[1].u_ddr_dm> in unit <s3_dm_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dm[1].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_dm[1].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dm[1].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dm[1].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_dm[2].u_ddr_dm> in unit <s3_dm_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dm[2].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_dm[2].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dm[2].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dm[2].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "INIT =  0" for instance <gen_dm[3].u_ddr_dm> in unit <s3_dm_iobs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dm[3].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "DRIVE =  12" for instance <gen_dm[3].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dm[3].dm_obuf> in unit <s3_dm_iobs>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dm[3].dm_obuf> in unit <s3_dm_iobs>.
Analyzing module <s3_dqs_iob> in library <mpmc_v4_03_a>.
	DQSN_ENABLE = 1
	GND = 1'b0
	SIM_ONLY = 0
	VCC = 1'b1
Module <s3_dqs_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <dqs_en_reg> in unit <s3_dqs_iob>.
    Set user-defined property "IOB =  TRUE" for instance <dqs_en_reg> in unit <s3_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <dqs_reg> in unit <s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <dqs_no_sim.diff_dqs.iobuf_dqs> in unit <s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <dqs_no_sim.diff_dqs.iobuf_dqs> in unit <s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <dqs_no_sim.diff_dqs.iobuf_dqs> in unit <s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <dqs_no_sim.diff_dqs.iobuf_dqs> in unit <s3_dqs_iob>.
Analyzing module <s3_dq_iob> in library <mpmc_v4_03_a>.
	CLOCK_EN = 1'b1
	GND = 1'b0
WARNING:Xst:916 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dq_iob.v" line 82: Delay is ignored for synthesis.
WARNING:Xst:916 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dq_iob.v" line 83: Delay is ignored for synthesis.
Module <s3_dq_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <s3_dq_iob>.
    Set user-defined property "IOB =  TRUE" for instance <DQ_T> in unit <s3_dq_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <DQ_T> in unit <s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <s3_dq_iob>.
Analyzing module <s3_dqs_div> in library <mpmc_v4_03_a>.
	ADDITIVE_LAT = 0
	BURST_LEN = 4
	CAS_LAT = 3
	DDR2_ENABLE = 1
	MAX_RD_STAGES = 32'sb00000000000000000000000000000011
	MAX_RD_STAGES_RDEN = 32'sb00000000000000000000000000000100
	REG_ENABLE = 0
Module <s3_dqs_div> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <dqs_rst_ff> in unit <s3_dqs_div>.
    Set user-defined property "INIT =  0" for instance <dqs_rst_iob> in unit <s3_dqs_div>.
    Set user-defined property "IOB =  TRUE" for instance <dqs_rst_iob> in unit <s3_dqs_div>.
Analyzing module <mpmc_xcl_if.1> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000001000000
	C_PIPE_STAGES = 32'sb00000000000000000000000000000011
	C_PI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI_OFFSET = 32'b00000000000000000000000000000000
	C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
	C_PI_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_SUBTYPE = "IXCL"
	C_WRITEXFER = 32'sb00000000000000000000000000000000
	P_ACCESS_FIFO_PIPE = 1'b1
	P_RDFIFO_EMPTY_PIPE = 1'b1
	P_READ_FIFO_PIPE = 1'b1
Module <mpmc_xcl_if.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <access_fifo[0]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[1]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[2]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[3]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[4]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[5]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[6]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[7]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[8]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[9]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[10]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[11]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[12]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[13]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[14]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[15]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[16]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[17]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[18]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[19]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[20]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[21]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[22]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[23]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[24]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[25]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[26]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[27]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[28]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[29]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[30]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[31]> in unit <mpmc_xcl_if.1>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[32]> in unit <mpmc_xcl_if.1>.
Analyzing module <mpmc_sample_cycle> in library <mpmc_v4_03_a>.
	C_OUTPUT_WIDTH = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_sample_cycle.v" line 67: Delay is ignored for synthesis.
Module <mpmc_sample_cycle> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <sample_cycle> in unit <mpmc_sample_cycle>.
Analyzing module <xcl_addr.1> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_PI_OFFSET = 32'b00000000000000000000000000000000
	C_WRITEXFER = 32'sb00000000000000000000000000000000
Module <xcl_addr.1> is correct for synthesis.
 
Analyzing module <xcl_read_data> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000001000000
	C_PI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
	C_PI_RDDATA_PIPELINE = 32'sb00000000000000000000000000000000
	C_PI_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_SUBTYPE = "XCL"
	C_RDFIFO_EMPTY_PIPE = 1'b1
	C_READ_FIFO_PIPE = 1'b1
	P_ADR_WIDTH = 32'sb00000000000000000000000000000010
Module <xcl_read_data> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[0]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[1]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[2]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[3]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[4]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[5]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[6]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[7]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[8]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[9]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[10]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[11]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[12]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[13]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[14]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[15]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[16]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[17]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[18]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[19]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[20]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[21]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[22]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[23]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[24]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[25]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[26]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[27]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[28]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[29]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[30]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[31]> in unit <xcl_read_data>.
    Set user-defined property "INIT =  0000" for instance <GEN_CL_RD.RAM16X1D_inst[32]> in unit <xcl_read_data>.
Analyzing module <pop_generator> in library <mpmc_v4_03_a>.
	C_CNT_WIDTH = 32'sb00000000000000000000000000000010
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000001000000
	C_PI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PI2MEM_DATA_RATIO = 1
	P_POP_COUNT = 4
Module <pop_generator> is correct for synthesis.
 
Analyzing module <fifo_pipeline.2> in library <mpmc_v4_03_a>.
	C_DWIDTH = 32'sb00000000000000000000000000100000
	C_INV_EXISTS = 32'sb00000000000000000000000000000000
Module <fifo_pipeline.2> is correct for synthesis.
 
Analyzing module <mpmc_rdcntr> in library <mpmc_v4_03_a>.
Module <mpmc_rdcntr> is correct for synthesis.
 
Analyzing module <fifo_pipeline.1> in library <mpmc_v4_03_a>.
	C_DWIDTH = 32'sb00000000000000000000000000100001
	C_INV_EXISTS = 32'sb00000000000000000000000000000000
Module <fifo_pipeline.1> is correct for synthesis.
 
Analyzing module <mpmc_xcl_if.2> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000001000000
	C_PIPE_STAGES = 32'sb00000000000000000000000000000011
	C_PI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_PI_OFFSET = 32'b00000000000000000000000000000000
	C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
	C_PI_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_SUBTYPE = "DXCL"
	C_WRITEXFER = 32'sb00000000000000000000000000000001
	P_ACCESS_FIFO_PIPE = 1'b1
	P_RDFIFO_EMPTY_PIPE = 1'b1
	P_READ_FIFO_PIPE = 1'b1
Module <mpmc_xcl_if.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <access_fifo[0]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[1]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[2]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[3]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[4]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[5]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[6]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[7]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[8]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[9]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[10]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[11]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[12]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[13]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[14]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[15]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[16]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[17]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[18]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[19]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[20]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[21]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[22]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[23]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[24]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[25]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[26]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[27]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[28]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[29]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[30]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[31]> in unit <mpmc_xcl_if.2>.
    Set user-defined property "INIT =  0000" for instance <access_fifo[32]> in unit <mpmc_xcl_if.2>.
Analyzing module <xcl_addr.2> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_PI_OFFSET = 32'b00000000000000000000000000000000
	C_WRITEXFER = 32'sb00000000000000000000000000000001
Module <xcl_addr.2> is correct for synthesis.
 
Analyzing module <xcl_write_data> in library <mpmc_v4_03_a>.
	C_LINESIZE = 32'sb00000000000000000000000000000100
	C_PI_BE_WIDTH = 32'sb00000000000000000000000000000100
	C_PI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_WRITEXFER = 32'sb00000000000000000000000000000001
	P_ADR_WIDTH = 32'sb00000000000000000000000000000010
Module <xcl_write_data> is correct for synthesis.
 
Analyzing generic Entity <plbv46_pim_wrapper> in library <mpmc_v4_03_a> (Architecture <rtl_pim>).
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = 2415919104
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = 2483027967
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = 0
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
Entity <plbv46_pim_wrapper> analyzed. Unit <plbv46_pim_wrapper> generated.

Analyzing generic Entity <plbv46_pim> in library <plbv46_pim_v2_01_a> (Architecture <rtl_pim>).
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "10010000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "10010011111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_PIPE_STAGES = 1
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
Entity <plbv46_pim> analyzed. Unit <plbv46_pim> generated.

Analyzing generic Entity <address_decoder_single> in library <plbv46_pim_v2_01_a> (Architecture <RTL>).
	C_FAMILY = "spartan3a"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "10010000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "10010011111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 1
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:1610 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder_single.vhd" line 1814: Width mismatch. <mpmc_size_tb0_q> has a width of 4 bits but assigned expression is 2-bit wide.
INFO:Xst:2679 - Register <mpmc_size_tb0_q> in unit <address_decoder_single> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wr_new_cmd_reg> in unit <address_decoder_single> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <address_decoder_single> analyzed. Unit <address_decoder_single> generated.

Analyzing Entity <sample_cycle> in library <plbv46_pim_v2_01_a> (Architecture <implementation>).
    Set user-defined property "KEEP =  TRUE" for signal <sc2ad_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2ad_sample_cycle_i>.
    Set user-defined property "KEEP =  TRUE" for signal <sc2rd_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2rd_sample_cycle_i>.
    Set user-defined property "KEEP =  TRUE" for signal <sc2wr_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2wr_sample_cycle_i>.
Entity <sample_cycle> analyzed. Unit <sample_cycle> generated.

Analyzing generic Entity <write_module> in library <plbv46_pim_v2_01_a> (Architecture <implementation>).
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
Entity <write_module> analyzed. Unit <write_module> generated.

Analyzing generic Entity <rd_support_single> in library <plbv46_pim_v2_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_NPI_DWIDTH = 64
	C_PI_RDFIFO_LATENCY = 2
	C_PI_RDWDADDR_WIDTH = 4
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
    Set user-defined property "KEEP =  TRUE" for signal <sig_sl_rdack>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sig_sl_rdack>.
    Set user-defined property "KEEP =  TRUE" for signal <sig_sl_rdack_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sig_sl_rdack_i>.
INFO:Xst:2679 - Register <Sl_rdBTerm_to_plb> in unit <rd_support_single> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_support_single> analyzed. Unit <rd_support_single> generated.

Analyzing generic Entity <data_steer_mirror> in library <plbv46_pim_v2_01_a> (Architecture <implementation>).
	C_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 10
Entity <data_steer_mirror> analyzed. Unit <data_steer_mirror> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <gen_write_fifos[1].gen_fifos.PhyIF_Ctrl_InitDone_d1> in unit <mpmc_data_path> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <gen_write_fifos[2].gen_fifos.PhyIF_Ctrl_InitDone_d1> in unit <mpmc_data_path> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PushParity_r> in unit <mpmc_bram_fifo_3> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <mpmc_addr_path>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_addr_path.v".
WARNING:Xst:647 - Input <SPD_AP_Total_Offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_DW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_CL4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Swap_DIMM_Offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Rank_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DIMM_Offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit register for signal <AP_PhyIF_Addr>.
    Found 2-bit register for signal <AP_PhyIF_BankAddr>.
    Found 2-bit adder for signal <$add0001> created at line 409.
    Found 3-bit adder for signal <$add0002> created at line 410.
    Found 4-bit adder for signal <$add0003> created at line 411.
    Found 32-bit 3-to-1 multiplexer for signal <Addr_Mux>.
    Found 32-bit register for signal <Addr_Pipeline1>.
    Found 96-bit register for signal <Addr_Reg>.
    Found 1-bit register for signal <AP_PhyIF_CS<0>>.
    Found 32-bit shifter logical right for signal <Bank_Addr$shift0001> created at line 306.
    Found 32-bit shifter logical right for signal <Col_Addr$shift0001> created at line 326.
    Found 12-bit register for signal <Col_Cnt>.
    Found 1-bit adder for signal <Col_Cnt_2$addsub0000> created at line 408.
    Found 32-bit shifter logical right for signal <Row_Addr$shift0001> created at line 316.
    Summary:
	inferred 156 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <mpmc_addr_path> synthesized.


Synthesizing Unit <mpmc_srl_delay_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_2> synthesized.


Synthesizing Unit <mpmc_srl_delay_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mpmc_srl_delay_3> synthesized.


Synthesizing Unit <arb_acknowledge>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_acknowledge.v".
    Found 3-bit register for signal <PI_ReqPending>.
    Found 3-bit register for signal <pi_addrack_i2>.
    Found 2-bit comparator less for signal <pi_reqallowed>.
    Found T flip-flop for signal <pi_reqpending_cnt>.
    Found 3-bit register for signal <pi_reqpending_i>.
    Summary:
	inferred   3 T-type flip-flop(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <arb_acknowledge> synthesized.


Synthesizing Unit <arb_pattern_start>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_start.v".
WARNING:Xst:647 - Input <Arb_PortNum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Arb_PatternStart>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Found 1-bit register for signal <ctrl_refresh_i1>.
    Found 1-bit register for signal <ctrl_refresh_i2>.
    Found 1-bit register for signal <inst_fixed_arb_algo.pi_arbpatternstart_i1_tmp>.
    Found 1-bit register for signal <pi_arbpatternstart_i2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_pattern_start> synthesized.


Synthesizing Unit <arb_req_pending_muxes>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_req_pending_muxes.v".
    Found 1-bit 8-to-1 multiplexer for signal <Arb_PatternEnable>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <arb_req_pending_muxes> synthesized.


Synthesizing Unit <arb_pattern_type_muxes>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type_muxes.v".
    Found 4-bit 8-to-1 multiplexer for signal <PI_ArbPatternType_O>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <arb_pattern_type_muxes> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_mux>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v".
Unit <mpmc_srl_fifo_nto1_mux> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
WARNING:Xst:647 - Input <Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_srl_fifo_nto1_ormux_1> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
WARNING:Xst:647 - Input <Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_srl_fifo_nto1_ormux_2> synthesized.


Synthesizing Unit <s3_phy_write>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_write.v".
WARNING:Xst:646 - Signal <wr_stages<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phy_init_done_r_270> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_cs_270<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wdf_rden<1>> equivalent to <wdf_rden<0>> has been removed
    Register <wdf_rden<2>> equivalent to <wdf_rden<0>> has been removed
    Found 32-bit register for signal <wr_data_rise>.
    Found 32-bit register for signal <wr_data_fall>.
    Found 1-bit register for signal <wdf_rden<0>>.
    Found 4-bit register for signal <mask_data_rise>.
    Found 4-bit register for signal <mask_data_fall>.
    Found 1-bit register for signal <dq_oe_270>.
    Found 1-bit register for signal <dq_oe_90_r1>.
    Found 1-bit register for signal <dq_oe_90_r2>.
    Found 1-bit register for signal <dqs_oe_180_r1>.
    Found 4-bit register for signal <dqs_oe_180_r2>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_rst_180_r1>.
    Found 4-bit register for signal <dqs_rst_180_r2>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <rst180>.
    Found 1-bit register for signal <rst270>.
    Found 3-bit register for signal <wr_stages<3:1>>.
    Summary:
	inferred  94 D-type flip-flop(s).
Unit <s3_phy_write> synthesized.


Synthesizing Unit <s3_phy_init>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_init.v".
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_state_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chip_cnt_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<2>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<1>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<1>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 30                                             |
    | Inputs             | 18                                             |
    | Outputs            | 8                                              |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | rst0 (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <phy_init_done>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 6-bit up counter for signal <cnt6_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <ddr_addr_r<10>>.
    Found 2-bit register for signal <ddr_addr_r<8:7>>.
    Found 2-bit register for signal <ddr_addr_r<1:0>>.
    Found 13-bit register for signal <ddr_addr_r1>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 2-bit register for signal <ddr_ba_r1>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cas_n_r1>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_ras_n_r1>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <ddr_we_n_r1>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <s3_phy_init> synthesized.


Synthesizing Unit <s3_cal_ctl>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_cal_ctl.v".
    Found 5-bit register for signal <tapForDqs_rl>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 180.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 111.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit comparator greater for signal <tapForDqs_rl$cmp_gt0000> created at line 204.
    Found 5-bit comparator greater for signal <tapForDqs_rl$cmp_gt0001> created at line 206.
    Found 1-bit register for signal <trans_oneDtct>.
    Found 1-bit register for signal <trans_twoDtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <s3_cal_ctl> synthesized.


Synthesizing Unit <mpmc_sample_cycle>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_sample_cycle.v".
    Found 1-bit register for signal <sample_cycle<0>>.
    Found 5-bit comparator equal for signal <clear_count_p1>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 5-bit up counter for signal <count>.
    Found 5-bit up counter for signal <new_count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit subtractor for signal <ratio_minus1$sub0000> created at line 88.
    Found 5-bit comparator equal for signal <sample_cycle_0$cmp_eq0000> created at line 110.
    Found 5-bit comparator equal for signal <sample_cycle_0$cmp_eq0001> created at line 110.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <mpmc_sample_cycle> synthesized.


Synthesizing Unit <xcl_addr_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_addr.v".
WARNING:Xst:647 - Input <PI_InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pi_rnw_hold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pi_addr_hold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <PI_AddrReq>.
    Found 1-bit register for signal <Write_Start>.
    Found 1-bit register for signal <Read_Start>.
    Found 1-bit register for signal <addr_done>.
    Found 1-bit register for signal <addrack_hold>.
    Found 1-bit register for signal <busy>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <xcl_addr_1> synthesized.


Synthesizing Unit <mpmc_rdcntr>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_rdcntr.v".
    Found 5-bit register for signal <raddr>.
    Found 1-bit xor2 for signal <raddr_ce>.
    Found 5-bit addsub for signal <raddr_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mpmc_rdcntr> synthesized.


Synthesizing Unit <fifo_pipeline_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_pipeline.v".
    Found 33-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <fifo_pipeline_1> synthesized.


Synthesizing Unit <pop_generator>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/pop_generator.v".
    Found 2-bit up counter for signal <count>.
    Found 3-bit up counter for signal <empty_cntr>.
    Found 1-bit register for signal <empty_d1>.
    Found 1-bit register for signal <empty_d2>.
    Found 1-bit register for signal <pop_d1>.
    Found 1-bit register for signal <pop_i>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <pop_generator> synthesized.


Synthesizing Unit <fifo_pipeline_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/fifo_pipeline.v".
    Found 32-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <fifo_pipeline_2> synthesized.


Synthesizing Unit <xcl_addr_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_addr.v".
WARNING:Xst:647 - Input <PI_InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pi_rnw_hold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pi_addr_hold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <PI_AddrReq>.
    Found 1-bit register for signal <Write_Start>.
    Found 1-bit register for signal <Read_Start>.
    Found 1-bit register for signal <addr_done>.
    Found 1-bit register for signal <addrack_hold>.
    Found 1-bit register for signal <busy>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <xcl_addr_2> synthesized.


Synthesizing Unit <xcl_write_data>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_write_data.v".
WARNING:Xst:647 - Input <PI_WrFIFO_AlmostFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <access_ren_write_data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8x4-bit ROM for signal <pi_wrfifo_be_i>.
    Found 1-bit register for signal <Write_Done>.
    Found 2-bit register for signal <access_be_hold>.
    Found 2-bit register for signal <access_data_d1>.
    Found 1-bit register for signal <pi_wrfifo_push_i>.
    Found 1-bit register for signal <write_start_hold_i>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <xcl_write_data> synthesized.


Synthesizing Unit <write_module>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/write_module.vhd".
WARNING:Xst:647 - Input <Sync_Mpmc_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Burst_16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Burst_32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Cacheline_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Cacheline_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Xfer_WrdCnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AD2Wr_MID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI2Wr_WrFIFO_AlmostFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Xfer_Width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI2Wr_WrFIFO_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrfifo_empty_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr2pi_wrfifo_push_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr2pi_wrfifo_push_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr2pi_wrfifo_be_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr2pi_wrfifo_be_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_data_pipe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ad2Wr_New_Cmd_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <Wr2PI_WrFIFO_Data>.
    Found 1-bit register for signal <Wr2Ad_Wr_Cmplt>.
    Found 1-bit register for signal <Wr2PI_WrFIFO_Push>.
    Found 8-bit register for signal <Wr2PI_WrFIFO_BE>.
    Found 1-bit register for signal <plb_busy_i>.
    Found 1-bit register for signal <single_s_h>.
    Found 1-bit register for signal <sl_wrcomp_reg>.
    Found 1-bit register for signal <sl_wrdack_reg>.
    Found 8-bit register for signal <wr2pi_wrfifo_be_dly>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_dly>.
    Found 1-bit register for signal <wr_cs<0>>.
    Summary:
	inferred  88 D-type flip-flop(s).
Unit <write_module> synthesized.


Synthesizing Unit <sample_cycle>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/sample_cycle.vhd".
    Found 5-bit comparator equal for signal <clear_count_p1$cmp_eq0000> created at line 281.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 5-bit up counter for signal <count>.
    Found 2-bit register for signal <mpmc_rst_pipe>.
    Found 5-bit up counter for signal <new_count>.
    Found 2-bit register for signal <plb_rst_pipe>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit subtractor for signal <ratio_minus1$sub0000> created at line 277.
    Found 1-bit register for signal <sc2ad_sample_cycle_i>.
    Found 5-bit comparator equal for signal <sc2ad_sample_cycle_i$cmp_eq0000> created at line 336.
    Found 5-bit comparator equal for signal <sc2ad_sample_cycle_i$cmp_eq0001> created at line 336.
    Found 1-bit register for signal <sc2rd_sample_cycle_i>.
    Found 1-bit register for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 1-bit register for signal <sync_rst_i>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <sample_cycle> synthesized.


Synthesizing Unit <data_steer_mirror>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/data_steer_mirror.vhd".
WARNING:Xst:647 - Input <Steer_Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Steer_Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_dwrd_wrd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_dwrd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_steer_mirror> synthesized.


Synthesizing Unit <mpmc_srl_delay_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_1> synthesized.


Synthesizing Unit <mpmc_srl_delay_4>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_4> synthesized.


Synthesizing Unit <mpmc_srl_delay_5>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_5> synthesized.


Synthesizing Unit <mpmc_srl_delay_6>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_6> synthesized.


Synthesizing Unit <mpmc_srl_delay_7>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_7> synthesized.


Synthesizing Unit <high_priority_select>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/high_priority_select.v".
WARNING:Xst:647 - Input <PI_Rst<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pi_ff_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit register for signal <pi_q_i>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <high_priority_select> synthesized.


Synthesizing Unit <mpmc_ctrl_path_fifo>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ctrl_path_fifo.v".
    Found 8-bit register for signal <fifo_reg>.
    Found T flip-flop for signal <popaddr<0>>.
    Found T flip-flop for signal <pushaddr<0>>.
    Summary:
	inferred   2 T-type flip-flop(s).
	inferred   8 D-type flip-flop(s).
Unit <mpmc_ctrl_path_fifo> synthesized.


Synthesizing Unit <mpmc_ramb16_sx_sx_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ramb16_sx_sx.v".
WARNING:Xst:647 - Input <ADDRA<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_ramb16_sx_sx_1> synthesized.


Synthesizing Unit <mpmc_ramb16_sx_sx_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ramb16_sx_sx.v".
WARNING:Xst:647 - Input <ADDRA<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_ramb16_sx_sx_2> synthesized.


Synthesizing Unit <mpmc_ramb16_sx_sx_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ramb16_sx_sx.v".
WARNING:Xst:647 - Input <ADDRA<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_ramb16_sx_sx_3> synthesized.


Synthesizing Unit <s3_dqs_div>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_div.v".
    Found 1-bit register for signal <read_fifo_rden>.
    Found 3-bit register for signal <rd_stages<3:1>>.
    Found 1-bit register for signal <read_fifo_rden_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <s3_dqs_div> synthesized.


Synthesizing Unit <s3_tap_dly>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_tap_dly.v".
WARNING:Xst:1780 - Signal <tap_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <not0000$xor0000>.
    Found 1-bit xor2 for signal <not0001$xor0000>.
    Found 1-bit xor2 for signal <not0002$xor0000>.
    Found 1-bit xor2 for signal <not0003$xor0000>.
    Found 1-bit xor2 for signal <not0004$xor0000>.
    Found 1-bit xor2 for signal <not0005$xor0000>.
    Found 1-bit xor2 for signal <not0006$xor0000>.
    Found 1-bit xor2 for signal <not0007$xor0000>.
    Found 1-bit xor2 for signal <not0008$xor0000>.
    Found 1-bit xor2 for signal <not0009$xor0000>.
    Found 1-bit xor2 for signal <not0010$xor0000>.
    Found 1-bit xor2 for signal <not0011$xor0000>.
    Found 1-bit xor2 for signal <not0012$xor0000>.
    Found 1-bit xor2 for signal <not0013$xor0000>.
    Found 1-bit xor2 for signal <not0014$xor0000>.
    Found 1-bit xor2 for signal <not0015$xor0000>.
    Found 1-bit xor2 for signal <not0016$xor0000>.
    Found 1-bit xor2 for signal <not0017$xor0000>.
    Found 1-bit xor2 for signal <not0018$xor0000>.
    Found 1-bit xor2 for signal <not0019$xor0000>.
    Found 1-bit xor2 for signal <not0020$xor0000>.
    Found 1-bit xor2 for signal <not0021$xor0000>.
    Found 1-bit xor2 for signal <not0022$xor0000>.
    Found 1-bit xor2 for signal <not0023$xor0000>.
    Found 1-bit xor2 for signal <not0024$xor0000>.
    Found 1-bit xor2 for signal <not0025$xor0000>.
    Found 1-bit xor2 for signal <not0026$xor0000>.
    Found 1-bit xor2 for signal <not0027$xor0000>.
    Found 1-bit xor2 for signal <not0028$xor0000>.
    Found 1-bit xor2 for signal <not0029$xor0000>.
    Found 1-bit xor2 for signal <not0030$xor0000>.
Unit <s3_tap_dly> synthesized.


Synthesizing Unit <s3_rd_data_ram>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_rd_data_ram.v".
Unit <s3_rd_data_ram> synthesized.


Synthesizing Unit <s3_gray_cntr>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_gray_cntr.v".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <s3_gray_cntr> synthesized.


Synthesizing Unit <s3_dqs_delay_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_1> synthesized.


Synthesizing Unit <s3_dqs_delay_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_2> synthesized.


Synthesizing Unit <s3_dqs_delay_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_3> synthesized.


Synthesizing Unit <s3_dqs_delay_4>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_4> synthesized.


Synthesizing Unit <s3_dqs_delay_5>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_5> synthesized.


Synthesizing Unit <s3_dqs_delay_6>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_6> synthesized.


Synthesizing Unit <s3_dqs_delay_7>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_7> synthesized.


Synthesizing Unit <s3_dqs_delay_8>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_8> synthesized.


Synthesizing Unit <s3_dqs_delay_9>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_delay.v".
WARNING:Xst:646 - Signal <sim_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dqs_delay_9> synthesized.


Synthesizing Unit <s3_fifo_0_wr_en_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_0_wr_en.v".
Unit <s3_fifo_0_wr_en_1> synthesized.


Synthesizing Unit <s3_fifo_1_wr_en_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_1_wr_en.v".
Unit <s3_fifo_1_wr_en_1> synthesized.


Synthesizing Unit <s3_fifo_0_wr_en_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_0_wr_en.v".
Unit <s3_fifo_0_wr_en_2> synthesized.


Synthesizing Unit <s3_fifo_1_wr_en_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_1_wr_en.v".
Unit <s3_fifo_1_wr_en_2> synthesized.


Synthesizing Unit <s3_fifo_0_wr_en_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_0_wr_en.v".
Unit <s3_fifo_0_wr_en_3> synthesized.


Synthesizing Unit <s3_fifo_1_wr_en_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_1_wr_en.v".
Unit <s3_fifo_1_wr_en_3> synthesized.


Synthesizing Unit <s3_fifo_0_wr_en_4>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_0_wr_en.v".
Unit <s3_fifo_0_wr_en_4> synthesized.


Synthesizing Unit <s3_fifo_1_wr_en_4>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_fifo_1_wr_en.v".
Unit <s3_fifo_1_wr_en_4> synthesized.


Synthesizing Unit <s3_infrastructure_iobs>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_infrastructure_iobs.v".
WARNING:Xst:1780 - Signal <ddr2_clk_n_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <s3_infrastructure_iobs> synthesized.


Synthesizing Unit <s3_controller_iobs>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_controller_iobs.v".
WARNING:Xst:647 - Input <clk0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <s3_controller_iobs> synthesized.


Synthesizing Unit <s3_dm_iobs>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dm_iobs.v".
Unit <s3_dm_iobs> synthesized.


Synthesizing Unit <s3_dqs_iob>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dqs_iob.v".
WARNING:Xst:647 - Input <rst0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <s3_dqs_iob> synthesized.


Synthesizing Unit <s3_dq_iob>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_dq_iob.v".
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ddr_dq_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <s3_dq_iob> synthesized.


Synthesizing Unit <xcl_read_data>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/xcl_read_data.v".
WARNING:Xst:647 - Input <Clk_PI_Enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <GEN_CL_RD.dpram_rd_adr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
    Found 2-bit adder for signal <$add0000> created at line 231.
    Found 1-bit register for signal <GEN_CL_RD.data_valid_flag>.
    Found 1-bit register for signal <GEN_CL_RD.dpram_init>.
    Found 2-bit register for signal <GEN_CL_RD.dpram_rd_adr<1:0>>.
    Found 2-bit up counter for signal <GEN_CL_RD.rd_cnt>.
    Found 2-bit up counter for signal <GEN_CL_RD.wr_cnt>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <pi_rdfifo_pop_d2>.
    Found 1-bit xor2 for signal <read_data_exists_i$xor0000>.
    Summary:
	inferred   2 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <xcl_read_data> synthesized.


Synthesizing Unit <address_decoder_single>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/address_decoder_single.vhd".
WARNING:Xst:647 - Input <Wr2ad_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2Ad_Rd_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Ad2Wr_clk_ratio_1_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Pi2ad_wrFifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Splb_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr2ad_block_infifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2ad_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_wdcnt<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sl_addrack_reg3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_tb0_q<29:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Pi2ad_AddrAck_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State wait_wr_sngl_ack is never reached in FSM <addr_cs>.
    Found finite state machine <FSM_1> for signal <addr_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 15                                             |
    | Outputs            | 7                                              |
    | Clock              | Splb_Clk (rising_edge)                         |
    | Reset              | plb_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <Sl_SSize>.
    Found 2-bit register for signal <ad2rd_xfer_width_i>.
    Found 8-bit register for signal <ad2wr_wrbe_i>.
    Found 2-bit register for signal <ad2wr_xfer_width_i>.
    Found 1-bit register for signal <addr_rd_busy>.
    Found 1-bit register for signal <addr_rd_busy_sm>.
    Found 32-bit register for signal <addr_tb0_q>.
    Found 1-bit register for signal <addr_wr_busy_pre>.
    Found 1-bit register for signal <address_hit>.
    Found 32-bit comparator not equal for signal <address_hit$cmp_ne0000> created at line 1865.
    Found 1-bit register for signal <mpmc_ack_reg>.
    Found 1-bit register for signal <mpmc_ackd_req>.
    Found 1-bit register for signal <mpmc_addrReq_reg>.
    Found 1-bit register for signal <mpmc_addrReq_reg2>.
    Found 1-bit register for signal <pa_act_reg>.
    Found 1-bit register for signal <pa_act_reg2>.
    Found 32-bit comparator greatequal for signal <pa_active_shared$cmp_ge0000> created at line 844.
    Found 32-bit comparator lessequal for signal <pa_active_shared$cmp_le0000> created at line 844.
    Found 32-bit register for signal <pa_address>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg2>.
    Found 1-bit register for signal <Pi2ad_wrfifo_almostFull_reg>.
    Found 32-bit register for signal <plb_abus_pipe>.
    Found 8-bit register for signal <plb_be_pipe>.
    Found 1-bit register for signal <plb_masterid_pipe<0>>.
    Found 1-bit register for signal <plb_masterid_rd_pipe<0>>.
    Found 1-bit register for signal <plb_masterid_wr_pipe<0>>.
    Found 2-bit register for signal <plb_msize_pipe>.
    Found 1-bit register for signal <plb_pavalid_pipe>.
    Found 1-bit register for signal <plb_rnw_pipe>.
    Found 1-bit register for signal <plb_savalid_pipe>.
    Found 4-bit register for signal <plb_size_pipe>.
    Found 3-bit register for signal <plb_type_pipe>.
    Found 2-bit register for signal <rd_cmplt_cnt>.
    Found 2-bit addsub for signal <rd_cmplt_cnt$share0000>.
    Found 1-bit register for signal <rd_new_cmd_reg>.
    Found 1-bit register for signal <rd_new_cmd_reg_flag>.
    Found 1-bit register for signal <rd_support_busy>.
    Found 32-bit register for signal <rd_wr_module_addr>.
    Found 1-bit register for signal <rdmodwr_tb0_q>.
    Found 1-bit register for signal <rnw_tb0_q>.
    Found 1-bit register for signal <sa_act_reg>.
    Found 32-bit register for signal <sa_address>.
    Found 1-bit register for signal <single_reg>.
    Found 1-bit register for signal <sl_addrack_reg>.
    Found 1-bit register for signal <sl_addrack_reg2>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <sl_rearb_reg>.
    Found 1-bit register for signal <sm_ack>.
    Found 1-bit register for signal <wait_2clks>.
    Found 1-bit register for signal <wr2ad_busy_reg>.
    Found 10-bit register for signal <xfer_wdcnt>.
    Found 10-bit adder for signal <xfer_wdcnt$add0000> created at line 1370.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 237 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <address_decoder_single> synthesized.


Synthesizing Unit <rd_support_single>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/rd_support_single.vhd".
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Data_Available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Cacheline_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Cacheline_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Xfer_WdCnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Strt_Addr<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_64> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Latency> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_RdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_xfer_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_steer_addr_incr0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sig_steer_addr_incr> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <sig_rdfifo_rdwdaddr_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_preflush_fifo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_npi_rdcnt_neq_0_dly2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_make_fifo_dreg_stale> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_get_next_fifo_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_doing_a_single_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_busy_reg_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_clr_fifo_read_dreg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_advance_data2plb_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus_Rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <sm_state> of Case statement line 802 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <sm_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <sm_state>.
    Found 1-bit register for signal <Rd2NPI_RdFIFO_Pop_reg>.
    Found 1-bit register for signal <RdFIFO_Empty>.
    Found 1-bit register for signal <RdFIFO_Empty_reg>.
    Found 1-bit register for signal <sa_xfer>.
    Found 1-bit register for signal <sig_advance_data2plb_dly1>.
    Found 1-bit register for signal <sig_advance_data2plb_dly2>.
    Found 1-bit register for signal <sig_advance_data2plb_dly3>.
    Found 1-bit register for signal <sig_cmd_busy_reg>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg_dly>.
    Found 1-bit register for signal <sig_decr_npi_rdcnt_int>.
    Found 9-bit down counter for signal <sig_npi_rdcnt>.
    Found 1-bit register for signal <sig_plb_busy_reg>.
    Found 8-bit down counter for signal <sig_plb_dbeat_cnt>.
    Found 1-bit register for signal <sig_plb_done>.
    Found 64-bit register for signal <sig_plb_rd_dreg>.
    Found 1-bit register for signal <sig_pop_valid_reg>.
    Found 1-bit register for signal <sig_rdcomp_reg>.
    Found 1-bit register for signal <sig_sl_rdack>.
    Found 1-bit register for signal <sig_sl_rdack_i>.
    Found 64-bit register for signal <sig_sl_rddbus_reg>.
    Found 10-bit register for signal <sig_steer_addr>.
    Found 10-bit adder for signal <sig_steer_addr$addsub0000> created at line 1467.
    Found 1-bit register for signal <sig_xfer_go>.
    Found 1-bit register for signal <Sl_rdComp_to_plb>.
    Found 1-bit register for signal <Sl_rdDAck_to_plb>.
    Found 64-bit register for signal <Sl_rdDBus_to_plb>.
    Found 3-bit register for signal <sm_state>.
    Summary:
	inferred   2 Counter(s).
	inferred 225 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rd_support_single> synthesized.


Synthesizing Unit <mpmc_xcl_if_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_xcl_if.v".
WARNING:Xst:647 - Input <Access_FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_Data_FSL_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_AlmostFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <write_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <access_raddr<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mpmc_xcl_if_1> synthesized.


Synthesizing Unit <mpmc_xcl_if_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_xcl_if.v".
WARNING:Xst:647 - Input <Access_FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_Data_FSL_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <access_raddr<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mpmc_xcl_if_2> synthesized.


Synthesizing Unit <ctrl_path>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/ctrl_path.v".
WARNING:Xst:647 - Input <Arb_PatternType_Decode<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_PatternType_Decode<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_Skip_Value> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x9-bit ROM for signal <ctrl_addr_cntr_d>.
    Found 1-bit register for signal <Ignore_Complete>.
    Found 1-bit register for signal <Assert_All_CS_i0>.
    Found 9-bit comparator greatequal for signal <Assert_All_CS_i0$cmp_ge0000> created at line 582.
    Found 9-bit comparator lessequal for signal <Assert_All_CS_i0$cmp_le0000> created at line 582.
    Found 9-bit register for signal <ctrl_bram_addr>.
    Found 9-bit addsub for signal <ctrl_bram_addr$addsub0000>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Found 1-bit register for signal <ctrl_complete_d2>.
    Found 1-bit register for signal <ctrl_complete_d3>.
    Found 1-bit register for signal <ctrl_idle_d1>.
    Found 8-bit comparator lessequal for signal <Ignore_Complete$cmp_le0000> created at line 380.
    Found 8-bit comparator lessequal for signal <Ignore_Complete$cmp_le0001> created at line 380.
    Found 1-bit register for signal <repeat_cmp>.
    Found 8-bit comparator less for signal <repeat_cmp$cmp_lt0000> created at line 344.
    Found 8-bit comparator less for signal <repeat_cmp$cmp_lt0001> created at line 344.
    Found 8-bit up counter for signal <repeat_cntr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <ctrl_path> synthesized.


Synthesizing Unit <arb_which_port>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_which_port.v".
WARNING:Xst:647 - Input <PhyIF_Ctrl_InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ctrl_complete_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x3-bit ROM for signal <Arb_WhichPort_Decode_i>.
    Found 3-bit register for signal <Arb_WhichPort_Decode>.
    Found 3-bit register for signal <Arb_WhichPort>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <arb_which_port> synthesized.


Synthesizing Unit <arb_pattern_type_fifo_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type_fifo.v".
WARNING:Xst:647 - Input <PI_Size<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_patterntype_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x4-bit ROM for signal <pi_arbpatterntype_i>.
    Summary:
	inferred   1 ROM(s).
Unit <arb_pattern_type_fifo_1> synthesized.


Synthesizing Unit <arb_pattern_type_fifo_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type_fifo.v".
WARNING:Xst:647 - Input <PI_Size<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_patterntype_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x4-bit ROM for signal <pi_arbpatterntype_i>.
    Summary:
	inferred   1 ROM(s).
Unit <arb_pattern_type_fifo_2> synthesized.


Synthesizing Unit <mpmc_bram_fifo_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitPush_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_reorder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <PopParity>.
    Found 64-bit register for signal <PopData>.
    Found 1-bit register for signal <gen_output_pipeline.gen_write.Pop_d1>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 32-bit register for signal <PushData_r>.
    Found 4-bit register for signal <PushParity_r>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <mpmc_bram_fifo_1> synthesized.


Synthesizing Unit <mpmc_bram_fifo_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitPush_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_reorder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <PopParity>.
    Found 64-bit register for signal <PopData>.
    Found 1-bit register for signal <gen_output_pipeline.gen_write.Pop_d1>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 64-bit register for signal <PushData_r>.
    Found 8-bit register for signal <PushParity_r>.
    Summary:
	inferred 156 D-type flip-flop(s).
Unit <mpmc_bram_fifo_2> synthesized.


Synthesizing Unit <mpmc_bram_fifo_3>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitPush_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_reorder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <PopParity>.
    Found 32-bit register for signal <PopData>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 64-bit register for signal <PushData_r>.
    Summary:
	inferred 111 D-type flip-flop(s).
Unit <mpmc_bram_fifo_3> synthesized.


Synthesizing Unit <mpmc_bram_fifo_4>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitPush_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_reorder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <PopParity>.
    Found 64-bit register for signal <PopData>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 64-bit register for signal <PushData_r>.
    Found 8-bit register for signal <PushParity_r>.
    Summary:
	inferred 155 D-type flip-flop(s).
Unit <mpmc_bram_fifo_4> synthesized.


Synthesizing Unit <s3_cal_top>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_cal_top.v".
Unit <s3_cal_top> synthesized.


Synthesizing Unit <s3_data_read>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_read.v".
WARNING:Xst:647 - Input <rst_rd_fifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_dqs_div_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fifo_1_wr_addr_sim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_1_wr_addr_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_0_wr_addr_sim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_0_wr_addr_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <fifo_0_data_out_r>.
    Found 16-bit register for signal <fifo_0_rd_addr_d>.
    Found 32-bit register for signal <fifo_1_data_out_r>.
    Found 16-bit register for signal <fifo_1_rd_addr_d>.
    Found 64-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <rd_addr_rst_reg>.
    Found 1-bit register for signal <read_fifo_rden_0r4>.
    Found 1-bit register for signal <read_fifo_rden_0r5>.
    Found 1-bit register for signal <read_fifo_rden_0r6>.
    Found 1-bit register for signal <read_fifo_rden_180r0>.
    Found 1-bit register for signal <read_fifo_rden_90r1>.
    Found 1-bit register for signal <read_fifo_rden_90r2>.
    Found 1-bit register for signal <read_fifo_rden_90r3>.
    Found 1-bit register for signal <wr_addr_rst_d1>.
    Summary:
	inferred 169 D-type flip-flop(s).
Unit <s3_data_read> synthesized.


Synthesizing Unit <s3_data_read_controller>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_read_controller.v".
WARNING:Xst:647 - Input <vio_out_dqs_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fifo_1_wr_en_sim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_0_wr_en_sim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_delayed_col1_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <s3_data_read_controller> synthesized.


Synthesizing Unit <s3_data_path_iobs>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_path_iobs.v".
WARNING:Xst:647 - Input <clk180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <s3_data_path_iobs> synthesized.


Synthesizing Unit <plbv46_pim>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pim_v2_01_a/hdl/vhdl/plbv46_pim.vhd".
WARNING:Xst:647 - Input <SPLB_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sync_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ad2wr_burst_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ad2rd_mid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_pim> synthesized.


Synthesizing Unit <plbv46_pim_wrapper>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/hdl/vhdl/plbv46_pim_wrapper.vhd".
Unit <plbv46_pim_wrapper> synthesized.


Synthesizing Unit <arb_pattern_type>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arb_pattern_type.v".
WARNING:Xst:647 - Input <Arb_PatternStart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pi_arbrdmodwr_i1<7:3>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_Idle_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_Complete_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-of-16 decoder for signal <Arb_PatternType_Decode>.
    Found 1-bit register for signal <Arb_RdModWr>.
    Found 4-bit register for signal <Arb_PatternType>.
    Found 1-bit register for signal <Ctrl_Refresh_d1>.
    Found 1-bit register for signal <Ctrl_Refresh_Enable_d1>.
    Found 3-bit register for signal <PI_ArbPatternType_Pop_d1>.
    Found 1-bit 8-to-1 multiplexer for signal <pi_arbrdmodwr_i2>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <arb_pattern_type> synthesized.


Synthesizing Unit <mpmc_write_fifo_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_write_fifo.v".
WARNING:Xst:647 - Input <Addr<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_push_is_word_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 329.
    Found 4-bit register for signal <gen_pushaddr_special_case.next_push_incvalue>.
    Found 4-bit adder for signal <gen_pushaddr_special_case.next_push_incvalue_tmp>.
    Found 1-bit register for signal <gen_pushaddr_special_case.next_push_lsbs<0>>.
    Found 11-bit register for signal <gen_pushaddr_special_case.pushaddr_tmp>.
    Found 11-bit adder for signal <gen_pushaddr_special_case.pushaddr_tmp$mux0000>.
    Found 1-bit register for signal <next_push_is_word>.
    Found 11-bit up accumulator for signal <popaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mpmc_write_fifo_1> synthesized.


Synthesizing Unit <mpmc_write_fifo_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_write_fifo.v".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_push_is_word_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_push_is_word> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 329.
    Found 11-bit up accumulator for signal <popaddr>.
    Found 11-bit up accumulator for signal <pushaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Summary:
	inferred   2 Accumulator(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mpmc_write_fifo_2> synthesized.


Synthesizing Unit <mpmc_read_fifo_1>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_read_fifo.v".
WARNING:Xst:647 - Input <Addr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xfer_fifo_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <specialcasexfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gen_popaddr_special_case.next_pop_is_sc_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gen_popaddr_special_case.next_pop_is_sc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almostfull_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x4-bit ROM for signal <rdwdaddr_i$mux0001>.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 1014.
    Found 1-bit register for signal <flush_d1>.
    Found 4-bit adder for signal <gen_popaddr_special_case.next_pop_incvalue_i1>.
    Found 4-bit register for signal <gen_popaddr_special_case.next_pop_incvalue_i3>.
    Found 1-bit register for signal <gen_popaddr_special_case.next_pop_lsbs_i2<0>>.
    Found 11-bit register for signal <gen_popaddr_special_case.popaddr_i>.
    Found 11-bit adder for signal <gen_popaddr_special_case.popaddr_i$add0000> created at line 959.
    Found 4-bit register for signal <gen_rdwdaddr_pipeline.rdwdaddr_i2>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2d>.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_baseaddr_i3>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2d>.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_highaddr_i3>.
    Found 1-bit register for signal <idle_d1>.
    Found 7-bit comparator equal for signal <last_pop$cmp_eq0000> created at line 760.
    Found 1-bit register for signal <last_pop_d1>.
    Found 7-bit up counter for signal <lutaddr>.
    Found 3-bit adder carry out for signal <lutaddr_baseaddr_i$addsub0000> created at line 266.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 2-bit adder carry out for signal <lutaddr_highaddr_i$addsub0000> created at line 277.
    Found 4-bit adder carry out for signal <lutaddr_highaddr_i$addsub0001> created at line 278.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 4-bit register for signal <next_pop_incvalue_i3a>.
    Found 4-bit register for signal <next_pop_incvalue_i3b>.
    Found 4-bit register for signal <next_pop_incvalue_i3c>.
    Found 4-bit register for signal <next_pop_incvalue_i3d>.
    Found 4-bit 4-to-1 multiplexer for signal <next_pop_incvalue_i4>.
    Found 1-bit register for signal <next_pop_lsbs_i2a<0>>.
    Found 1-bit register for signal <next_pop_lsbs_i2b<0>>.
    Found 1-bit register for signal <next_pop_lsbs_i2c<0>>.
    Found 1-bit register for signal <next_pop_lsbs_i2d<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <next_pop_lsbs_i3<0>>.
    Found 5-bit updown counter for signal <num_xfers_in_fifo>.
    Found 11-bit up accumulator for signal <pushaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Found 1-bit register for signal <RdWdAddr_FIFOFull_i>.
    Found 2-bit adder carry out for signal <RdWdAddr_FIFOFull_i$addsub0000> created at line 252.
    Found 3-bit comparator equal for signal <RdWdAddr_FIFOFull_i$cmp_eq0000> created at line 252.
    Found 4-bit register for signal <rdwdaddr_i>.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 2-bit up counter for signal <xfer_fifo_popaddr>.
    Found 2-bit up counter for signal <xfer_fifo_pushaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred 137 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <mpmc_read_fifo_1> synthesized.


Synthesizing Unit <mpmc_read_fifo_2>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_read_fifo.v".
WARNING:Xst:647 - Input <Addr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xfer_fifo_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <specialcasexfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almostfull_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 1014.
    Found 1-bit register for signal <flush_d1>.
    Found 4-bit register for signal <gen_rdwdaddr_pipeline.rdwdaddr_i2>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2d>.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_baseaddr_i3>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2d>.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_highaddr_i3>.
    Found 1-bit register for signal <idle_d1>.
    Found 7-bit comparator equal for signal <last_pop$cmp_eq0000> created at line 760.
    Found 1-bit register for signal <last_pop_d1>.
    Found 7-bit up counter for signal <lutaddr>.
    Found 2-bit adder carry out for signal <lutaddr_baseaddr_i$addsub0000> created at line 346.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit adder carry out for signal <lutaddr_highaddr_i$addsub0000> created at line 357.
    Found 3-bit adder carry out for signal <lutaddr_highaddr_i$addsub0001> created at line 358.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 5-bit updown counter for signal <num_xfers_in_fifo>.
    Found 11-bit up accumulator for signal <popaddr>.
    Found 11-bit up accumulator for signal <pushaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Found 1-bit register for signal <RdWdAddr_FIFOFull_i>.
    Found 2-bit adder carry out for signal <RdWdAddr_FIFOFull_i$addsub0000> created at line 252.
    Found 3-bit comparator equal for signal <RdWdAddr_FIFOFull_i$cmp_eq0000> created at line 252.
    Found 4-bit register for signal <rdwdaddr_i>.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 2-bit up counter for signal <xfer_fifo_popaddr>.
    Found 2-bit up counter for signal <xfer_fifo_pushaddr>.
    Summary:
	inferred   4 Counter(s).
	inferred   2 Accumulator(s).
	inferred 101 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <mpmc_read_fifo_2> synthesized.


Synthesizing Unit <s3_infrastructure>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_infrastructure.v".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib_r1>.
    Found 1-bit register for signal <rst_calib_r2>.
    Found 1-bit register for signal <sys_rst_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <s3_infrastructure> synthesized.


Synthesizing Unit <s3_data_path>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_data_path.v".
Unit <s3_data_path> synthesized.


Synthesizing Unit <s3_iobs>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_iobs.v".
Unit <s3_iobs> synthesized.


Synthesizing Unit <mpmc_data_path>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_data_path.v".
WARNING:Xst:647 - Input <Ctrl_DP_WrFIFO_WhichPort_Decode<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Push<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_PhyIF_Force_DM<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_BE<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PhyIF_Ctrl_InitDone<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Flush<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Data<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_DP_WrFIFO_Pop<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PI_RdFIFO_RdWdAddr_FIFOFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <DP_PhyIF_BE_O_i2>.
    Found 64-bit register for signal <DP_PhyIF_DQ_O_i2>.
    Found 8-bit register for signal <gen_tml_pipeline.gen_noecc.DP_PhyIF_BE_O_i1a>.
    Found 64-bit register for signal <gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a>.
    Found 3-bit register for signal <PI_RdFIFO_Flush_tmp>.
    Summary:
	inferred 147 D-type flip-flop(s).
Unit <mpmc_data_path> synthesized.


Synthesizing Unit <s3_phy_top>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/s3_phy_top.v".
WARNING:Xst:653 - Signal <calib_start> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <phy_init_done_reg>.
    Found 1-bit register for signal <phy_init_done_reg180>.
    Found 1-bit register for signal <start_rd_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <s3_phy_top> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/arbiter.v".
WARNING:Xst:647 - Input <Arb_Sequence> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_LoadSequence> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <arb_brama_dataout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_brama_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit register for signal <arb_portnum>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <arbiter> synthesized.


Synthesizing Unit <mpmc_ctrl_path>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_ctrl_path.v".
WARNING:Xst:647 - Input <DP_Ctrl_WrFIFO_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<31:17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arb_rdmodwr_delayed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_PhyIF_DQS_O_skip> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x3-bit ROM for signal <Ctrl_DP_RdFIFO_WhichPort_Decode$mux0000> created at line 815.
    Found 3-bit register for signal <Ctrl_DP_RdFIFO_WhichPort_Decode>.
    Found 8-bit register for signal <Ctrl_PhyIF_Force_DM>.
    Found 1-bit register for signal <Ctrl_Refresh_Flag>.
    Found 1-bit register for signal <Ctrl_DP_RdFIFO_Push>.
    Found 4-bit register for signal <arb_patterntype_d1>.
    Found 1-bit register for signal <ctrl_complete_i1>.
    Found 1-bit register for signal <ctrl_idle_i1>.
    Found 1-bit register for signal <ctrl_idle_i1a>.
    Found 1-bit register for signal <ctrl_initializememory>.
    Found 11-bit up counter for signal <ctrl_refresh_cnt>.
    Found 1-bit register for signal <ctrl_refresh_enable_i>.
    Found 1-bit register for signal <ctrl_refresh_i1>.
    Found 1-bit register for signal <gen_noecc_skip.ctrl_bram_out_8_d1>.
    Found 1-bit register for signal <gen_s3_ctrl_signals.Ctrl_PhyIF_CAS_n_i>.
    Found 1-bit register for signal <gen_s3_ctrl_signals.Ctrl_PhyIF_RAS_n_i>.
    Found 1-bit register for signal <gen_s3_ctrl_signals.Ctrl_PhyIF_WE_n_i>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <mpmc_ctrl_path> synthesized.


Synthesizing Unit <mpmc_core>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc_core.v".
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCM_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DCM_PSEN> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DCM_PSINCDEC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPD_SCL> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPD_SA> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <SPD_SDA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPD_SDA_O> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPD_SDA_T> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ECC_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPD_WP> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <static_phy_reg_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PhyIF_Init_Push_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PhyIF_Init_Data_tmp> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <PhyIF_Init_Data_reorder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_DP_RdFIFO_Push_tmp<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_Ctrl_InitDone_270> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_Ctrl_InitDone<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_Ctrl_InitDone<17:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_RMW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_PhyIF_Force_DM<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_PhyIF_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_ECC_RdFIFO_Size_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_Size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_ECC_RdFIFO_RNW_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_RNW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_ECC_RdFIFO_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_DP_Size> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <InitDone>.
    Found 13-bit register for signal <AP_PhyIF_Addr_i2>.
    Found 2-bit register for signal <AP_PhyIF_BankAddr_i2>.
    Found 1-bit register for signal <AP_PhyIF_CS_n_i2<0>>.
    Found 1-bit register for signal <Ctrl_Is_Write_i>.
    Found 1-bit register for signal <Ctrl_PhyIF_CAS_n_i2>.
    Found 3-bit register for signal <Ctrl_PhyIF_Force_DM_d1>.
    Found 1-bit register for signal <Ctrl_PhyIF_RAS_n_i2>.
    Found 1-bit register for signal <Ctrl_PhyIF_WE_n_i2>.
    Found 1-bit register for signal <InitDone_i>.
    Found 3-bit register for signal <InitDone_i2>.
    Found 20-bit register for signal <PhyIF_Ctrl_InitDone>.
    Found 1-bit register for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Found 1-bit register for signal <rst_phy>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <mpmc_core> synthesized.


Synthesizing Unit <mpmc>.
    Related source file is "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a/hdl/verilog/mpmc.v".
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB0_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC5_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM4_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL2_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <PIM2_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC4_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SPLB6_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_Addr> is never assigned. Tied to value 0000000000000.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA5_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC2_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_DQS_Div_O> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC6_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL5_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL4_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA4_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_CS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDRAM_BankAddr> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL3_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB5_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA1_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB0_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB0_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB0_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <VFBC1_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB5_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL2_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA1_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM4_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM7_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA1_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB0_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SPLB5_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA0_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_Clk_n> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <FSL3_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB6_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC5_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_Clk> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_CE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_DM> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SPLB7_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL7_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC2_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC6_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC5_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB5_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA1_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC2_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDRAM_CS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL4_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_Clk> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_BankAddr> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL7_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA3_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL2_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL2_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB0_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC3_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM1_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_DM> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC4_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SPLB0_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR_Addr> is never assigned. Tied to value 0000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <DDR_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL6_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL4_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC4_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB0_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC1_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC7_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA5_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA3_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MPMC_CTRL_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC2_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <idelay_ctrl_rdy_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <idelay_ctrl_rdy_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <idelay_ctrl_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Static_Phy_Reg_Out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Static_Phy_Reg_In> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <Static_Phy_Reg_CE<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <PM_Data_Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PM_Data_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PM_Ctrl_Reg_Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PM_Ctrl_Reg_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PM_Ctrl_Reg_CE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NPI_WrFIFO_Empty<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <NPI_WrFIFO_Data<127:96>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <NPI_WrFIFO_Data<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <NPI_WrFIFO_BE<15:12>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <NPI_WrFIFO_BE<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <NPI_RdFIFO_Data<127:96>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NPI_RdFIFO_Data<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQS_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ECC_Reg_Out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ECC_Reg_In> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ECC_Reg_CE> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <Debug_Ctrl_Reg_Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Debug_Ctrl_Reg_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Debug_Ctrl_Reg_CE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Found 1-bit register for signal <Rst_d2>.
    Found 11-bit register for signal <Rst_tocore>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 3-bit register for signal <Rst_topim>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <mpmc> synthesized.


Synthesizing Unit <ddr2_sdram_wrapper>.
    Related source file is "C:\Git\herbert\Firmware\fpga\pcores\/../hdl/ddr2_sdram_wrapper.v".
Unit <ddr2_sdram_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 25
 16x4-bit ROM                                          : 19
 16x9-bit ROM                                          : 1
 32x4-bit ROM                                          : 2
 8x3-bit ROM                                           : 2
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 33
 1-bit adder                                           : 1
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 2
 11-bit adder                                          : 3
 2-bit adder                                           : 3
 2-bit adder carry out                                 : 6
 2-bit addsub                                          : 1
 3-bit adder                                           : 1
 3-bit adder carry out                                 : 3
 4-bit adder                                           : 4
 4-bit adder carry out                                 : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 3
 9-bit addsub                                          : 1
# Counters                                             : 35
 11-bit up counter                                     : 1
 2-bit up counter                                      : 12
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 3
 6-bit up counter                                      : 3
 7-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 7
 11-bit up accumulator                                 : 7
# Registers                                            : 677
 1-bit register                                        : 514
 10-bit register                                       : 7
 11-bit register                                       : 8
 13-bit register                                       : 3
 2-bit register                                        : 11
 20-bit register                                       : 1
 3-bit register                                        : 9
 32-bit register                                       : 16
 33-bit register                                       : 2
 4-bit register                                        : 35
 5-bit register                                        : 10
 64-bit register                                       : 14
 7-bit register                                        : 33
 8-bit register                                        : 12
 9-bit register                                        : 2
# Toggle Registers                                     : 9
 T flip-flop                                           : 9
# Comparators                                          : 35
 2-bit comparator less                                 : 3
 3-bit comparator equal                                : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 9
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 3
 8-bit comparator equal                                : 5
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 17
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 2
 4-bit 8-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 32-bit shifter logical right                          : 3
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Xors                                                 : 35
 1-bit xor2                                            : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs/FSM> on signal <addr_cs[1:3]> with sequential encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 000
 pa_rd_xfer_type        | 010
 wait_pa_rdsngl_addrack | 100
 sa_rd_xfer_type        | 011
 wait_sa_rdsngl_addrack | 110
 wait_rd2ad_rd_cmplt    | 101
 wait_wr_sngl_ack       | unreached
 initiate_single_wr     | 001
------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_state_r/FSM> on signal <init_state_r[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 00000 | 000000001
 00001 | 000000010
 00010 | 000100000
 00011 | 000000100
 00100 | 001000000
 00101 | 000001000
 00110 | 010000000
 00111 | 000010000
 01000 | 100000000
--------------------
WARNING:Xst:2404 -  FFs/Latches <ad2rd_xfer_width_i<0:0>> (without init value) have a constant value of 0 in block <address_decoder_single>.
WARNING:Xst:2404 -  FFs/Latches <ad2wr_xfer_width_i<0:0>> (without init value) have a constant value of 0 in block <address_decoder_single>.
WARNING:Xst:2404 -  FFs/Latches <Sl_SSize<0:0>> (without init value) have a constant value of 0 in block <address_decoder_single>.
WARNING:Xst:2404 -  FFs/Latches <PushParity_r<7:0>> (without init value) have a constant value of 0 in block <mpmc_bram_fifo_4>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:5>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_1>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_highaddr_i2<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <rdwdaddr_i<3:3>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2a<6:5>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_1>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2b<6:5>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_1>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2c<6:5>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_1>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2d<6:5>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_1>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2a<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2a<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2b<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2b<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2c<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2c<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2d<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2d<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_rdwdaddr_pipeline.rdwdaddr_i2<3:3>> (without init value) have a constant value of 0 in block <mpmc_read_fifo_2>.
Loading device for application Rf_Device from file '3s1400a.nph' in environment C:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_11_LPM_DFF_100>.
The following registers are absorbed into accumulator <ctrl_bram_addr>: 1 register on signal <ctrl_path>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_11_LPM_DFF_100> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_ctrl_path>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Ctrl_DP_RdFIFO_WhichPort_Decode_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <mpmc_ctrl_path> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_read_fifo_1>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rdwdaddr_i_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <mpmc_read_fifo_1> synthesized (advanced).
WARNING:Xst:2677 - Node <xfer_wdcnt_2> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <xfer_wdcnt_1> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <xfer_wdcnt_0> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <addr_tb0_q_31> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <addr_tb0_q_30> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <addr_tb0_q_29> of sequential type is unconnected in block <address_decoder_single>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_1>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_2>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_3>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_4>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_write_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_write_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_write_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_write_fifo_2>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_write_fifo_2>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_write_fifo_2>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_read_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_read_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_read_fifo_1>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_read_fifo_2>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_read_fifo_2>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_read_fifo_2>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_1> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_2> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_3> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_4> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_5> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_6> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_7> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_8> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_9> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_10> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_11> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_12> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_13> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_14> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_15> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_16> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_17> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_19> of sequential type is unconnected in block <mpmc_core>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 25
 16x4-bit ROM                                          : 19
 16x9-bit ROM                                          : 1
 32x4-bit ROM                                          : 2
 8x3-bit ROM                                           : 2
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 32
 1-bit adder                                           : 1
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 2
 11-bit adder                                          : 3
 2-bit adder                                           : 3
 2-bit adder carry out                                 : 6
 2-bit addsub                                          : 1
 3-bit adder                                           : 1
 3-bit adder carry out                                 : 3
 4-bit adder                                           : 4
 4-bit adder carry out                                 : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 3
# Counters                                             : 34
 11-bit up counter                                     : 1
 2-bit up counter                                      : 12
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 3
 6-bit up counter                                      : 3
 7-bit up counter                                      : 3
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 8
 11-bit up accumulator                                 : 7
 9-bit updown loadable accumulator                     : 1
# Registers                                            : 2883
 Flip-Flops                                            : 2883
# Comparators                                          : 35
 2-bit comparator less                                 : 3
 3-bit comparator equal                                : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 9
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 3
 8-bit comparator equal                                : 5
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 17
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 2
 4-bit 8-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 32-bit shifter logical right                          : 3
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Xors                                                 : 35
 1-bit xor2                                            : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_0> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_2> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_3> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_6> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_11> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r1_12> (without init value) has a constant value of 0 in block <s3_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Write_Start> (without init value) has a constant value of 0 in block <xcl_addr_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdwdaddr_i_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wr_stages_1> in Unit <s3_phy_write> is equivalent to the following FF/Latch, which will be removed : <wdf_rden_0> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1_1> in Unit <s3_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr_addr_r1_4> <ddr_addr_r1_5> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1_7> in Unit <s3_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r1_9> 
INFO:Xst:2261 - The FF/Latch <tapForDqs_rl_0> in Unit <s3_cal_ctl> is equivalent to the following FF/Latch, which will be removed : <tapForDqs_rl_4> 
INFO:Xst:2261 - The FF/Latch <wr_cs_0> in Unit <write_module> is equivalent to the following FF/Latch, which will be removed : <wr2pi_wrfifo_push_dly> 
INFO:Xst:2261 - The FF/Latch <sl_wrcomp_reg> in Unit <write_module> is equivalent to the following 2 FFs/Latches, which will be removed : <sl_wrdack_reg> <Wr2Ad_Wr_Cmplt> 
INFO:Xst:2261 - The FF/Latch <sl_addrack_reg> in Unit <address_decoder_single> is equivalent to the following FF/Latch, which will be removed : <Sl_SSize> 
INFO:Xst:2261 - The FF/Latch <xcl_read_data_0/gen_rdfifo_empty_pipeline.pop_generator_0/pop_d1> in Unit <mpmc_xcl_if_1> is equivalent to the following FF/Latch, which will be removed : <xcl_read_data_0/pi_rdfifo_pop_d1> 
INFO:Xst:2261 - The FF/Latch <xcl_read_data_0/gen_rdfifo_empty_pipeline.pop_generator_0/pop_d1> in Unit <mpmc_xcl_if_2> is equivalent to the following FF/Latch, which will be removed : <xcl_read_data_0/pi_rdfifo_pop_d1> 
INFO:Xst:2261 - The FF/Latch <ctrl_complete_i1> in Unit <mpmc_ctrl_path> is equivalent to the following FF/Latch, which will be removed : <arbiter_0/arb_pattern_start_0/ctrl_complete_d1> 
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_1>.
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_2>.
WARNING:Xst:2677 - Node <PushAddr_r_2> of sequential type is unconnected in block <mpmc_bram_fifo_2>.
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_3>.
WARNING:Xst:2677 - Node <PushAddr_r_2> of sequential type is unconnected in block <mpmc_bram_fifo_3>.
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_4>.
WARNING:Xst:2677 - Node <PushAddr_r_2> of sequential type is unconnected in block <mpmc_bram_fifo_4>.
WARNING:Xst:2677 - Node <mpmc_srl_delay_arb_rdmodwr/data_d2> of sequential type is unconnected in block <mpmc_ctrl_path>.
WARNING:Xst:1710 - FF/Latch <Col_Cnt_0> (without init value) has a constant value of 0 in block <mpmc_addr_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_steer_addr_0> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_1> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_3> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_4> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_5> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_6> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_7> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_8> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_9> of sequential type is unconnected in block <rd_support_single>.
WARNING:Xst:1710 - FF/Latch <xfer_wdcnt_7> (without init value) has a constant value of 0 in block <address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xfer_wdcnt_6> (without init value) has a constant value of 0 in block <address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xfer_wdcnt_5> (without init value) has a constant value of 0 in block <address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xfer_wdcnt_4> (without init value) has a constant value of 0 in block <address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xfer_wdcnt_3> (without init value) has a constant value of 0 in block <address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pushaddr_special_case.next_push_incvalue_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pushaddr_special_case.next_push_incvalue_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdwdaddr_i_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Arb_RdModWr> has a constant value of 0 in block <arb_pattern_type>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_0> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_1> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_2> (without init value) has a constant value of 0 in block <mpmc_data_path>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CTRL_BRAM_0 in unit ctrl_path of type RAMB16_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s18_s36.bram in unit mpmc_bram_fifo_1 of type RAMB16_S18_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s18_s36.bram in unit mpmc_bram_fifo_1 of type RAMB16_S18_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s36.bram in unit mpmc_bram_fifo_2 of type RAMB16_S36_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s36.bram in unit mpmc_bram_fifo_2 of type RAMB16_S36_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram in unit mpmc_bram_fifo_3 of type RAMB16_S18_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram in unit mpmc_bram_fifo_3 of type RAMB16_S18_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s36.bram in unit mpmc_bram_fifo_4 of type RAMB16_S36_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance gen_brams_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s36.bram in unit mpmc_bram_fifo_4 of type RAMB16_S36_S36 has been replaced by RAMB16BWE
INFO:Xst:2261 - The FF/Latch <gen_pushaddr_special_case.next_push_lsbs_0> in Unit <mpmc_write_fifo_1> is equivalent to the following FF/Latch, which will be removed : <gen_pushaddr_special_case.next_push_incvalue_2> 

Optimizing unit <ddr2_sdram_wrapper> ...

Optimizing unit <mpmc_addr_path> ...

Optimizing unit <s3_phy_write> ...

Optimizing unit <s3_phy_init> ...

Optimizing unit <s3_cal_ctl> ...
WARNING:Xst:1710 - FF/Latch <tapForDqs_rl_0> (without init value) has a constant value of 1 in block <s3_cal_ctl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fifo_pipeline_1> ...

Optimizing unit <fifo_pipeline_2> ...

Optimizing unit <write_module> ...
WARNING:Xst:2677 - Node <single_s_h> of sequential type is unconnected in block <write_module>.

Optimizing unit <sample_cycle> ...

Optimizing unit <high_priority_select> ...

Optimizing unit <s3_tap_dly> ...

Optimizing unit <s3_controller_iobs> ...

Optimizing unit <rd_support_single> ...

Optimizing unit <arb_acknowledge> ...

Optimizing unit <address_decoder_single> ...

Optimizing unit <ctrl_path> ...

Optimizing unit <arb_which_port> ...

Optimizing unit <mpmc_bram_fifo_1> ...

Optimizing unit <mpmc_bram_fifo_2> ...

Optimizing unit <mpmc_bram_fifo_3> ...

Optimizing unit <mpmc_bram_fifo_4> ...

Optimizing unit <s3_data_read> ...

Optimizing unit <s3_data_read_controller> ...

Optimizing unit <s3_data_path_iobs> ...

Optimizing unit <mpmc_xcl_if_1> ...

Optimizing unit <mpmc_xcl_if_2> ...

Optimizing unit <mpmc_write_fifo_1> ...

Optimizing unit <mpmc_read_fifo_1> ...

Optimizing unit <mpmc_read_fifo_2> ...

Optimizing unit <arb_pattern_type> ...

Optimizing unit <mpmc_data_path> ...

Optimizing unit <s3_phy_top> ...

Optimizing unit <mpmc_ctrl_path> ...

Optimizing unit <mpmc_core> ...

Optimizing unit <mpmc> ...
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_0_wr_en<3> and data_path/fifo_0_wr_en<3> have a KEEP attribute, signal fifo_0_wr_en<3> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_0_wr_en<2> and data_path/fifo_0_wr_en<2> have a KEEP attribute, signal fifo_0_wr_en<2> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_0_wr_en<1> and data_path/fifo_0_wr_en<1> have a KEEP attribute, signal fifo_0_wr_en<1> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_0_wr_en<0> and data_path/fifo_0_wr_en<0> have a KEEP attribute, signal fifo_0_wr_en<0> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_1_wr_en<3> and data_path/fifo_1_wr_en<3> have a KEEP attribute, signal fifo_1_wr_en<3> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_1_wr_en<2> and data_path/fifo_1_wr_en<2> have a KEEP attribute, signal fifo_1_wr_en<2> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_1_wr_en<1> and data_path/fifo_1_wr_en<1> have a KEEP attribute, signal fifo_1_wr_en<1> will be lost.
WARNING:Xst:1303 - From in and out of unit data_path/data_read_controller, both signals fifo_1_wr_en<0> and data_path/fifo_1_wr_en<0> have a KEEP attribute, signal fifo_1_wr_en<0> will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3a_2 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3b_2 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c_2 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d_2 hinder the constant cleaning in the block ddr2_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/PI_RdFIFO_Flush_tmp_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_lsbs_i2_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_incvalue_i3_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_incvalue_i3_2> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/instantiate_Arb_WhichPort_i_2to8ports.high_priority_select_0/pi_q_i_2> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/instantiate_Arb_WhichPort_i_2to8ports.high_priority_select_0/pi_q_i_5> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/instantiate_Arb_WhichPort_i_2to8ports.high_priority_select_0/pi_q_i_8> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_7> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_7> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_7> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/delay_sel_val1_4> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/delay_sel_val1_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/PI_RdFIFO_Flush_tmp_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/PI_RdFIFO_Flush_tmp_1> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_66> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_65> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_64> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_lsbs_i2d_0> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_lsbs_i2c_0> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3b_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3a_3> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_lsbs_i2a_0> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/next_pop_lsbs_i2b_0> has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_0> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_1> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_3> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_4> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_5> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_0> (without init value) has a constant value of 1 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/RdWdAddr_FIFOFull_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/rdwdaddr_i_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/rdwdaddr_i_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_rdwdaddr_pipeline.rdwdaddr_i2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_rdwdaddr_pipeline.rdwdaddr_i2_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_7> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/RdWdAddr_FIFOFull_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/RdWdAddr_FIFOFull_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_7> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_8> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_9> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/pushaddr_r_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_pushaddr_special_case.pushaddr_tmp_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_pushaddr_special_case.pushaddr_tmp_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_pushaddr_special_case.pushaddr_tmp_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_7> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_8> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_9> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/start_rd_reg> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/Assert_All_CS_i0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/mpmc_srl_delay_ctrl_bram_out/data_d1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[11].mpmc_srl_delay_ctrl_bram_out/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[9].mpmc_srl_delay_ctrl_bram_out/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[7].mpmc_srl_delay_ctrl_bram_out/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[5].mpmc_srl_delay_ctrl_bram_out/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[0].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[1].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[2].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[3].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[4].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[5].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[6].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[7].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[8].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[9].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[10].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srls[11].mpmc_srl_delay_Ctrl_DP_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_DP_RdFIFO_RNW/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_Size_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_Size_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_Size_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_Size_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[4].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[5].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[6].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[7].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[8].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[9].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[10].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[11].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[12].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[13].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[14].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[15].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[16].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[17].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[18].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[19].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[20].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[21].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[22].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[23].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[24].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[25].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[26].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[27].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[28].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[29].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[30].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_addr_srls[31].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/data_d2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_W/data_d1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_DW/data_d1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_CL4/data_d1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_7> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/gen_access_pipeline.access_fifo_pipe/PIPE_Data_32> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rdmodwr_tb0_q> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/xfer_wdcnt_9> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/xfer_wdcnt_8> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2rd_xfer_width_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_xfer_width_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_31> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_30> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_28> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_27> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_26> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_25> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_24> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_23> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_22> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_21> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_20> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_19> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_18> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_17> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_16> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_15> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_14> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_13> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_12> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_11> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_9> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_8> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_7> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sync_rst_i> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_busy_reg> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/Rst_tocore_10> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/Rst_tocore_6> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/Rst_tocore_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/xfer_fifo_pushaddr_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/xfer_fifo_pushaddr_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/xfer_fifo_popaddr_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/xfer_fifo_popaddr_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/wr_addr_rst_d1> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/ctrl_complete_d1> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/ctrl_complete_d1> <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_complete_i1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_4> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_2> <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <ddr2_sdram_wrapper> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r2_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r2_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <ddr2_sdram_wrapper> is equivalent to the following 11 FFs/Latches : <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init_done_reg> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_18> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r2_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r2_3> 
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0 has been replicated 15 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1 has been replicated 15 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2 has been replicated 14 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3 has been replicated 13 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1 has been replicated 5 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r2 has been replicated 5 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1 has been replicated 3 time(s)
FlipFlop DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <ddr2_sdram_wrapper> :
	Found 2-bit shift register for signal <DDR2_SDRAM/mpmc_core_0/rst_phy>.
	Found 2-bit shift register for signal <DDR2_SDRAM/mpmc_core_0/InitDone_i>.
	Found 2-bit shift register for signal <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1>.
	Found 2-bit shift register for signal <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push>.
	Found 2-bit shift register for signal <DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_0>.
Unit <ddr2_sdram_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2596
 Flip-Flops                                            : 2596
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr2_sdram_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 11013

Cell Usage :
# BELS                             : 1623
#      BUF                         : 14
#      GND                         : 1
#      INV                         : 103
#      LUT1                        : 41
#      LUT2                        : 209
#      LUT2_D                      : 1
#      LUT2_L                      : 4
#      LUT3                        : 423
#      LUT3_D                      : 7
#      LUT3_L                      : 11
#      LUT4                        : 538
#      LUT4_D                      : 15
#      LUT4_L                      : 19
#      MULT_AND                    : 1
#      MUXCY                       : 79
#      MUXF5                       : 75
#      MUXF6                       : 4
#      MUXF7                       : 2
#      MUXF8                       : 1
#      OR3                         : 3
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 2643
#      FD                          : 624
#      FD_1                        : 14
#      FDCE                        : 72
#      FDDRRSE                     : 42
#      FDE                         : 204
#      FDR                         : 752
#      FDR_1                       : 17
#      FDRE                        : 753
#      FDRS                        : 12
#      FDRS_1                      : 2
#      FDRSE                       : 12
#      FDS                         : 104
#      FDS_1                       : 8
#      FDSE                        : 27
# RAMS                             : 141
#      RAM16X1D                    : 130
#      RAMB16BWE                   : 11
# Shift Registers                  : 144
#      SRL16                       : 78
#      SRL16E                      : 66
# IO Buffers                       : 97
#      IBUF                        : 33
#      IOBUFDS                     : 4
#      OBUF                        : 26
#      OBUFDS                      : 2
#      OBUFT                       : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1400afg676-4 

 Number of Slices:                     1690  out of  11264    15%  
 Number of Slice Flip Flops:           2586  out of  22528    11%  
 Number of 4 input LUTs:               1775  out of  22528     7%  
    Number used as logic:              1371
    Number used as Shift registers:     144
    Number used as RAMs:                260
 Number of IOs:                       11013
 Number of bonded IOBs:                  71  out of    502    14%  
    IOB Flip Flops:                      57
 Number of BRAMs:                        11  out of     32    34%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                                           | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                                                                                                                                                                                                           | NONE(DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1)                                                                           | 1854  |
MPMC_Clk90                                                                                                                                                                                                          | NONE(DDR2_SDRAM/mpmc_core_0/Ctrl_Is_Write_i)                                                                                    | 437   |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1)| 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1)| 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1)| 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1)| 13    |
FSL1_M_Clk                                                                                                                                                                                                          | NONE(DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/raddr_4)                                                              | 122   |
FSL0_M_Clk                                                                                                                                                                                                          | NONE(DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_addr_0/Read_Start)                                                                  | 115   |
SPLB2_Clk                                                                                                                                                                                                           | NONE(DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_pavalid_pipe)       | 338   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                      | Buffer(FF name)                                                                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg:Q)| NONE(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_rd_addr[0].fifo1_rd_addr_inst/gen_addr[3].u_addr_bit)| 32    |
DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/wr_addr_rst_d1(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/wr_addr_rst_d1:Q)  | NONE(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit)  | 32    |
DDR2_SDRAM/mpmc_core_0/rst_phy(DDR2_SDRAM/mpmc_core_0/rst_phy:Q)                                                                                                                    | NONE(DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)            | 8     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.814ns (Maximum Frequency: 127.972MHz)
   Minimum input arrival time before clock: 36.153ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 4.520ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 6.525ns (frequency: 153.257MHz)
  Total number of paths / destination ports: 9811 / 3955
-------------------------------------------------------------------------
Delay:               6.525ns (Levels of Logic = 7)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/cnt_0 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_oneDtct (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/cnt_0 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_oneDtct
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.591   1.234  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/cnt_0 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/cnt_0)
     LUT3:I2->O            1   0.648   0.000  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_10 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.276   0.000  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_8_f5 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.291   0.000  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_6_f6 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.291   0.000  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_4_f7 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_4_f7)
     MUXF8:I0->O           1   0.291   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/Mmux__varindex0000_2_f8 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/_varindex0000)
     LUT3_D:I2->O          1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_twoDtct_not000121 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/N15)
     LUT4:I3->O            1   0.648   0.420  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_oneDtct_not00011 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_oneDtct_not0001)
     FDRE:CE                   0.312          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl/trans_oneDtct
    ----------------------------------------
    Total                      6.525ns (3.996ns logic, 2.529ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk90'
  Clock period: 5.160ns (frequency: 193.798MHz)
  Total number of paths / destination ports: 831 / 551
-------------------------------------------------------------------------
Delay:               2.580ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_270 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1 (FF)
  Source Clock:      MPMC_Clk90 falling
  Destination Clock: MPMC_Clk90 rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_270 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.591   0.420  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_270 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_270)
     INV:I->O              6   0.648   0.669  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_not00011_INV_0 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_not0001)
     FDS:D                     0.252          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1
    ----------------------------------------
    Total                      2.580ns (1.491ns logic, 1.089ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> rising
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> falling

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> falling
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> rising
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> falling

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> falling
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> falling

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> falling
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> falling

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> falling
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL1_M_Clk'
  Clock period: 7.500ns (frequency: 133.339MHz)
  Total number of paths / destination ports: 800 / 300
-------------------------------------------------------------------------
Delay:               7.500ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Destination:       DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Source Clock:      FSL1_M_Clk rising
  Destination Clock: FSL1_M_Clk rising

  Data Path: DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 to DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             35   0.591   1.263  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0)
     RAM16X1D:DPRA0->DPO    1   0.648   0.423  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.RAM16X1D_inst[32] (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_data_valid_out)
     LUT4:I3->O            3   0.648   0.534  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i)
     LUT4:I3->O           33   0.648   1.343  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/gen_read_pipeline.read_fifo_pipe/FIFO_Read1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_read_i)
     LUT2:I1->O            2   0.643   0.447  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not00011 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not0001)
     FDE:CE                    0.312          DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_1
    ----------------------------------------
    Total                      7.500ns (3.490ns logic, 4.010ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL0_M_Clk'
  Clock period: 7.500ns (frequency: 133.339MHz)
  Total number of paths / destination ports: 666 / 288
-------------------------------------------------------------------------
Delay:               7.500ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Destination:       DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Source Clock:      FSL0_M_Clk rising
  Destination Clock: FSL0_M_Clk rising

  Data Path: DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 to DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             35   0.591   1.263  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0)
     RAM16X1D:DPRA0->DPO    1   0.648   0.423  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.RAM16X1D_inst[32] (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD_data_valid_out)
     LUT4:I3->O            3   0.648   0.534  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_exists_i1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_exists_i)
     LUT4:I3->O           33   0.648   1.343  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/gen_read_pipeline.read_fifo_pipe/FIFO_Read1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_read_i)
     LUT2:I1->O            2   0.643   0.447  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not00011 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not0001)
     FDE:CE                    0.312          DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_1
    ----------------------------------------
    Total                      7.500ns (3.490ns logic, 4.010ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB2_Clk'
  Clock period: 7.814ns (frequency: 127.972MHz)
  Total number of paths / destination ports: 4744 / 641
-------------------------------------------------------------------------
Delay:               7.814ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0 (FF)
  Destination:       DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg (FF)
  Source Clock:      SPLB2_Clk rising
  Destination Clock: SPLB2_Clk rising

  Data Path: DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0 to DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.563  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0)
     LUT4:I0->O            4   0.648   0.590  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_set312 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single)
     LUT4:I3->O            4   0.648   0.619  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_set31 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/N18)
     LUT4:I2->O            3   0.648   0.534  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_clr_and00011 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_clr_and0001)
     LUT4_D:I3->LO         1   0.648   0.103  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2rd_xfer_width_i_and0000214 (N542)
     LUT4:I3->O           32   0.648   1.262  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2rd_xfer_width_i_and0000236 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en)
     FDRE:CE                   0.312          DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
    ----------------------------------------
    Total                      7.814ns (4.143ns logic, 3.671ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 1123 / 973
-------------------------------------------------------------------------
Offset:              36.153ns (Levels of Logic = 32)
  Source:            MPMC_Clk0 (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: MPMC_Clk0 to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<0>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<1>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<2>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<3>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<4>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<5>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<6>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<7>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<8>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<9>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<10>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<11>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<12>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<13>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<14>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<15>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<16>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<17>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<18>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<19>)
     LUT4:I3->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<20>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<21>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<22>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<23>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<24>)
     LUT4:I3->O            2   0.648   0.479  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<25>)
     LUT4:I2->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<26>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<27>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<28>)
     LUT4:I3->O            2   0.648   0.590  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<29>)
     LUT4:I0->O            2   0.648   0.450  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<30>)
     LUT4:I3->O            1   0.648   0.000  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap<31>)
     FDR:D                     0.252          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r
    ----------------------------------------
    Total                     36.153ns (20.991ns logic, 15.162ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk90'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.869ns (Levels of Logic = 0)
  Source:            DDR_DQ<0> (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/dm_iobs/gen_dm[3].u_ddr_dm (FF)
  Destination Clock: MPMC_Clk90 falling

  Data Path: DDR_DQ<0> to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/dm_iobs/gen_dm[3].u_ddr_dm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:R                 0.869          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/dm_iobs/gen_dm[3].u_ddr_dm
    ----------------------------------------
    Total                      0.869ns (0.869ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>'
  Total number of paths / destination ports: 62 / 17
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>'
  Total number of paths / destination ports: 38 / 13
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 8)
  Source:            DDR2_DQS_Div_I (PAD)
  Destination:       DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> rising

  Data Path: DDR2_DQS_Div_I to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL1_M_Clk'
  Total number of paths / destination ports: 289 / 149
-------------------------------------------------------------------------
Offset:              6.040ns (Levels of Logic = 4)
  Source:            FSL1_S_Read (PAD)
  Destination:       DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Destination Clock: FSL1_M_Clk rising

  Data Path: FSL1_S_Read to DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.648   0.674  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/Read_Done1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/read_done)
     LUT4:I0->O            3   0.648   0.534  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i)
     LUT4:I3->O           33   0.648   1.343  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/gen_read_pipeline.read_fifo_pipe/FIFO_Read1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_read_i)
     LUT2:I1->O            2   0.643   0.447  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not00011 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not0001)
     FDE:CE                    0.312          DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_1
    ----------------------------------------
    Total                      6.040ns (3.042ns logic, 2.998ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 289 / 149
-------------------------------------------------------------------------
Offset:              5.956ns (Levels of Logic = 4)
  Source:            FSL0_S_Read (PAD)
  Destination:       DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Destination Clock: FSL0_M_Clk rising

  Data Path: FSL0_S_Read to DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            2   0.648   0.590  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/Read_Done1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/read_done)
     LUT4:I0->O            3   0.648   0.534  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_exists_i1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_exists_i)
     LUT4:I3->O           33   0.648   1.343  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/gen_read_pipeline.read_fifo_pipe/FIFO_Read1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/read_data_read_i)
     LUT2:I1->O            2   0.643   0.447  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not00011 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not0001)
     FDE:CE                    0.312          DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_1
    ----------------------------------------
    Total                      5.956ns (3.042ns logic, 2.914ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB2_Clk'
  Total number of paths / destination ports: 174 / 164
-------------------------------------------------------------------------
Offset:              5.420ns (Levels of Logic = 5)
  Source:            SPLB2_PLB_PAValid (PAD)
  Destination:       DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (FF)
  Destination Clock: SPLB2_Clk rising

  Data Path: SPLB2_PLB_PAValid to DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4_L:I0->LO         1   0.648   0.103  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000047_SW0_SW0 (N444)
     LUT4:I3->O            2   0.648   0.527  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000047_SW0 (N386)
     LUT4:I1->O            1   0.643   0.000  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000118_SW0_SW0_SW1_F (N454)
     MUXF5:I0->O           1   0.276   0.500  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000118_SW0_SW0_SW1 (N442)
     LUT4:I1->O            1   0.643   0.420  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000129 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000)
     FDR:R                     0.869          DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg
    ----------------------------------------
    Total                      5.420ns (3.870ns logic, 1.550ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL1_M_Clk'
  Total number of paths / destination ports: 38 / 34
-------------------------------------------------------------------------
Offset:              2.922ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/raddr_0 (FF)
  Destination:       FSL1_M_Full (PAD)
  Source Clock:      FSL1_M_Clk rising

  Data Path: DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/raddr_0 to FSL1_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            38   0.591   1.407  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/raddr_0 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/raddr_0)
     LUT4:I0->O            1   0.648   0.000  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/full1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/full)
     MUXF5:I0->O           0   0.276   0.000  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/access_raddr_cntr/full_f5 (FSL1_M_Full)
    ----------------------------------------
    Total                      2.922ns (1.515ns logic, 1.407ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 38 / 34
-------------------------------------------------------------------------
Offset:              2.922ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/raddr_0 (FF)
  Destination:       FSL0_M_Full (PAD)
  Source Clock:      FSL0_M_Clk rising

  Data Path: DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/raddr_0 to FSL0_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            38   0.591   1.407  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/raddr_0 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/raddr_0)
     LUT4:I0->O            1   0.648   0.000  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/full1 (DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/full)
     MUXF5:I0->O           0   0.276   0.000  DDR2_SDRAM/XCL0_INST.mpmc_xcl_if_0/access_raddr_cntr/full_f5 (FSL0_M_Full)
    ----------------------------------------
    Total                      2.922ns (1.515ns logic, 1.407ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB2_Clk'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (FF)
  Destination:       SPLB2_Sl_rearbitrate (PAD)
  Source Clock:      SPLB2_Clk rising

  Data Path: DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg to SPLB2_Sl_rearbitrate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.000  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (SPLB2_Sl_rearbitrate)
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 42 / 34
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (FF)
  Destination:       DDR2_DQS_Div_O (PAD)
  Source Clock:      MPMC_Clk0 rising

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob to DDR2_DQS_Div_O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/rst_dqs_div_int)
     OBUF:I->O                 4.520          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_obuf (DDR2_DQS_Div_O)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk90'
  Total number of paths / destination ports: 68 / 36
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/DDR_OUT (FF)
  Destination:       DDR2_DQ<31> (PAD)
  Source Clock:      MPMC_Clk90 falling

  Data Path: DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/DDR_OUT to DDR2_DQ<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         1   0.591   0.420  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/DDR_OUT (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/ddr_dq_q)
     OBUFT:I->O                4.520          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/DQ_OBUFT (DDR2_DQ<31>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4068 / 4002
-------------------------------------------------------------------------
Delay:               4.520ns (Levels of Logic = 1)
  Source:            DDR_DQ<0> (PAD)
  Destination:       DDR2_ODT<0> (PAD)

  Data Path: DDR_DQ<0> to DDR2_ODT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     OBUF:I->O                 4.520          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_odt[0].odt_obuf (DDR2_ODT<0>)
    ----------------------------------------
    Total                      4.520ns (4.520ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[31].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[30].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[29].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[28].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[27].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[26].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[25].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[24].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[23].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[22].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[21].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[20].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[19].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[18].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[17].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[16].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[15].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[14].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[13].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[12].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[11].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[10].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[9].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[8].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[7].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[6].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[5].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[4].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[3].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[2].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[1].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[0].dq_iob/DQ_T.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.six.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.five.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.four.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.three.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.two.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.one.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/we_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/ras_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/cas_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[0].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[1].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[2].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[3].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[4].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[5].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[6].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[7].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[8].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[9].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[10].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[11].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[12].addr_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[0].ba_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[1].ba_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_cs[0].csb_iob.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[0].cke_iob.


Total REAL time to Xst completion: 84.00 secs
Total CPU time to Xst completion: 84.22 secs
 
--> 

Total memory usage is 353900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2339 (   0 filtered)
Number of infos    :  126 (   0 filtered)

