{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704916708534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704916708544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 20:58:28 2024 " "Processing started: Wed Jan 10 20:58:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704916708544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916708544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916708544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704916709374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719471 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-behavior " "Found design unit 1: SPI-behavior" {  } { { "SLAVE_CRC/SPI.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719471 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SLAVE_CRC/SPI.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/shift_register_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/shift_register_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_load-Behavior " "Found design unit 1: reg_load-Behavior" {  } { { "SLAVE_CRC/shift_register_load.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719481 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_load " "Found entity 1: reg_load" {  } { { "SLAVE_CRC/shift_register_load.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "SLAVE_CRC/shift_register.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719491 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "SLAVE_CRC/shift_register.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/selettore_uscita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/selettore_uscita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selettore_uscita-behavior " "Found design unit 1: selettore_uscita-behavior" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719491 ""} { "Info" "ISGN_ENTITY_NAME" "1 selettore_uscita " "Found entity 1: selettore_uscita" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/reg_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/reg_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_crc-behavior " "Found design unit 1: reg_crc-behavior" {  } { { "SLAVE_CRC/reg_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/reg_crc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719501 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_crc " "Found entity 1: reg_crc" {  } { { "SLAVE_CRC/reg_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/reg_crc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/decodifica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/decodifica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifica-behavior " "Found design unit 1: decodifica-behavior" {  } { { "SLAVE_CRC/decodifica.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/decodifica.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719511 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifica " "Found entity 1: decodifica" {  } { { "SLAVE_CRC/decodifica.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/decodifica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/datapath_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/datapath_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_crc-behavior " "Found design unit 1: datapath_crc-behavior" {  } { { "SLAVE_CRC/datapath_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719511 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_crc " "Found entity 1: datapath_crc" {  } { { "SLAVE_CRC/datapath_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "SLAVE_CRC/datapath.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719521 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "SLAVE_CRC/datapath.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/cu_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/cu_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_crc-behavior " "Found design unit 1: cu_crc-behavior" {  } { { "SLAVE_CRC/cu_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu_crc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719531 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu_crc " "Found entity 1: cu_crc" {  } { { "SLAVE_CRC/cu_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu_crc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-Behavioral " "Found design unit 1: cu-Behavioral" {  } { { "SLAVE_CRC/cu.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719541 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "SLAVE_CRC/cu.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/crc_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/crc_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_hardware-behavior " "Found design unit 1: crc_hardware-behavior" {  } { { "SLAVE_CRC/crc_hardware.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/crc_hardware.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719541 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_hardware " "Found entity 1: crc_hardware" {  } { { "SLAVE_CRC/crc_hardware.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/crc_hardware.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-behavior " "Found design unit 1: CRC-behavior" {  } { { "SLAVE_CRC/CRC.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719551 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "SLAVE_CRC/CRC.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "SLAVE_CRC/counter.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719561 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "SLAVE_CRC/counter.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704916719651 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-user.vhd(19) " "VHDL Signal Declaration warning at fpga-user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk fpga-user.vhd(33) " "Verilog HDL or VHDL warning at fpga-user.vhd(33): object \"clk\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock fpga-user.vhd(34) " "Verilog HDL or VHDL warning at fpga-user.vhd(34): object \"pllLock\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsasBusIn fpga-user.vhd(36) " "Verilog HDL or VHDL warning at fpga-user.vhd(36): object \"lsasBusIn\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lsasBusOut fpga-user.vhd(37) " "VHDL Signal Declaration warning at fpga-user.vhd(37): used implicit default value for signal \"lsasBusOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lsasBusEn fpga-user.vhd(38) " "VHDL Signal Declaration warning at fpga-user.vhd(38): used explicit default value for signal \"lsasBusEn\" because signal was never assigned a value" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704916719651 "|user"}
{ "Warning" "WSGN_SEARCH_FILE" "myaltpll.vhd 2 1 " "Using design file myaltpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myaltpll.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719681 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myaltpll.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704916719681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "fpga-user.vhd" "myAltPll_inst" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myaltpll.vhd" "altpll_component" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myaltpll.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916719751 ""}  } { { "myaltpll.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704916719751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myaltpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myaltpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/db/myaltpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916719821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916719821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:blocco_SPI " "Elaborating entity \"SPI\" for hierarchy \"SPI:blocco_SPI\"" {  } { { "fpga-user.vhd" "blocco_SPI" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath SPI:blocco_SPI\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"SPI:blocco_SPI\|datapath:DP\"" {  } { { "SLAVE_CRC/SPI.vhd" "DP" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:blocco_SPI\|datapath:DP\|reg:shift_register_state " "Elaborating entity \"reg\" for hierarchy \"SPI:blocco_SPI\|datapath:DP\|reg:shift_register_state\"" {  } { { "SLAVE_CRC/datapath.vhd" "shift_register_state" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:blocco_SPI\|datapath:DP\|reg:shift_register_din " "Elaborating entity \"reg\" for hierarchy \"SPI:blocco_SPI\|datapath:DP\|reg:shift_register_din\"" {  } { { "SLAVE_CRC/datapath.vhd" "shift_register_din" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_load SPI:blocco_SPI\|datapath:DP\|reg_load:shift_register_load_dout " "Elaborating entity \"reg_load\" for hierarchy \"SPI:blocco_SPI\|datapath:DP\|reg_load:shift_register_load_dout\"" {  } { { "SLAVE_CRC/datapath.vhd" "shift_register_load_dout" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter SPI:blocco_SPI\|datapath:DP\|counter:contatore " "Elaborating entity \"counter\" for hierarchy \"SPI:blocco_SPI\|datapath:DP\|counter:contatore\"" {  } { { "SLAVE_CRC/datapath.vhd" "contatore" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu SPI:blocco_SPI\|cu:control_unit " "Elaborating entity \"cu\" for hierarchy \"SPI:blocco_SPI\|cu:control_unit\"" {  } { { "SLAVE_CRC/SPI.vhd" "control_unit" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC CRC:blocco_CRC " "Elaborating entity \"CRC\" for hierarchy \"CRC:blocco_CRC\"" {  } { { "fpga-user.vhd" "blocco_CRC" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_crc CRC:blocco_CRC\|datapath_crc:dp " "Elaborating entity \"datapath_crc\" for hierarchy \"CRC:blocco_CRC\|datapath_crc:dp\"" {  } { { "SLAVE_CRC/CRC.vhd" "dp" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodifica CRC:blocco_CRC\|datapath_crc:dp\|decodifica:decod " "Elaborating entity \"decodifica\" for hierarchy \"CRC:blocco_CRC\|datapath_crc:dp\|decodifica:decod\"" {  } { { "SLAVE_CRC/datapath_crc.vhd" "decod" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_crc CRC:blocco_CRC\|datapath_crc:dp\|reg_crc:reg0 " "Elaborating entity \"reg_crc\" for hierarchy \"CRC:blocco_CRC\|datapath_crc:dp\|reg_crc:reg0\"" {  } { { "SLAVE_CRC/datapath_crc.vhd" "reg0" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_hardware CRC:blocco_CRC\|datapath_crc:dp\|crc_hardware:crc " "Elaborating entity \"crc_hardware\" for hierarchy \"CRC:blocco_CRC\|datapath_crc:dp\|crc_hardware:crc\"" {  } { { "SLAVE_CRC/datapath_crc.vhd" "crc" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719921 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "initial_value crc_hardware.vhd(15) " "VHDL Signal Declaration warning at crc_hardware.vhd(15): used explicit default value for signal \"initial_value\" because signal was never assigned a value" {  } { { "SLAVE_CRC/crc_hardware.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/crc_hardware.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704916719921 "|user|CRC:blocco_CRC|datapath_crc:dp|crc_hardware:crc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selettore_uscita CRC:blocco_CRC\|datapath_crc:dp\|selettore_uscita:mux_uscita " "Elaborating entity \"selettore_uscita\" for hierarchy \"CRC:blocco_CRC\|datapath_crc:dp\|selettore_uscita:mux_uscita\"" {  } { { "SLAVE_CRC/datapath_crc.vhd" "mux_uscita" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN0 selettore_uscita.vhd(32) " "VHDL Process Statement warning at selettore_uscita.vhd(32): signal \"IN0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN1 selettore_uscita.vhd(33) " "VHDL Process Statement warning at selettore_uscita.vhd(33): signal \"IN1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN2 selettore_uscita.vhd(34) " "VHDL Process Statement warning at selettore_uscita.vhd(34): signal \"IN2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN3 selettore_uscita.vhd(35) " "VHDL Process Statement warning at selettore_uscita.vhd(35): signal \"IN3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN4 selettore_uscita.vhd(36) " "VHDL Process Statement warning at selettore_uscita.vhd(36): signal \"IN4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN5 selettore_uscita.vhd(37) " "VHDL Process Statement warning at selettore_uscita.vhd(37): signal \"IN5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 "|user|CRC:blocco_CRC|datapath_crc:dp|selettore_uscita:mux_uscita"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu_crc CRC:blocco_CRC\|cu_crc:control_unit " "Elaborating entity \"cu_crc\" for hierarchy \"CRC:blocco_CRC\|cu_crc:control_unit\"" {  } { { "SLAVE_CRC/CRC.vhd" "control_unit" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916719931 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/db/myaltpll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "myaltpll.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/myaltpll.vhd" 141 0 0 } } { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916720071 "|user|myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704916720071 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704916720071 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1704916720651 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1704916720651 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lsasBus\[14\] lsasBus\[14\] " "Removed fan-out from the always-disabled I/O buffer \"lsasBus\[14\]\" to the node \"lsasBus\[14\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704916720651 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1704916720651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704916720721 "|user|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704916720721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704916720811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704916721511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704916721511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704916721581 "|user|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704916721581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704916721591 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704916721591 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1704916721591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704916721591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704916721591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704916721621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 20:58:41 2024 " "Processing ended: Wed Jan 10 20:58:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704916721621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704916721621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704916721621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916721621 ""}
