#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x29548cd0 .scope module, "dual_port_sram_tb" "dual_port_sram_tb" 2 3;
 .timescale -9 -12;
P_0x29548e60 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000001010>;
P_0x29548ea0 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x29548ee0 .param/l "MEM_DEPTH" 0 2 6, +C4<000000000000000000000000000000010000000000>;
v0x29566200_0 .var "addr_a", 9 0;
v0x295662e0_0 .var "addr_b", 9 0;
v0x295663b0_0 .var "clk_a", 0 0;
v0x295664b0_0 .var "clk_b", 0 0;
v0x29566580_0 .var "din_a", 31 0;
v0x29566620_0 .var "din_b", 31 0;
v0x295666f0_0 .net "dout_a", 31 0, v0x29565c60_0;  1 drivers
v0x295667c0_0 .net "dout_b", 31 0, v0x29565d40_0;  1 drivers
v0x29566890_0 .var "we_a", 0 0;
v0x29566960_0 .var "we_b", 0 0;
S_0x29537000 .scope module, "uut" "dual_port_sram" 2 18, 3 1 0, S_0x29548cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_a";
    .port_info 1 /INPUT 1 "we_a";
    .port_info 2 /INPUT 10 "addr_a";
    .port_info 3 /INPUT 32 "din_a";
    .port_info 4 /OUTPUT 32 "dout_a";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /INPUT 1 "we_b";
    .port_info 7 /INPUT 10 "addr_b";
    .port_info 8 /INPUT 32 "din_b";
    .port_info 9 /OUTPUT 32 "dout_b";
P_0x295371e0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x29537220 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x29537260 .param/l "MEM_DEPTH" 0 3 4, +C4<000000000000000000000000000000010000000000>;
v0x2951c4d0_0 .net "addr_a", 9 0, v0x29566200_0;  1 drivers
v0x295657e0_0 .net "addr_b", 9 0, v0x295662e0_0;  1 drivers
v0x295658c0_0 .net "clk_a", 0 0, v0x295663b0_0;  1 drivers
v0x29565990_0 .net "clk_b", 0 0, v0x295664b0_0;  1 drivers
v0x29565a50_0 .net "din_a", 31 0, v0x29566580_0;  1 drivers
v0x29565b80_0 .net "din_b", 31 0, v0x29566620_0;  1 drivers
v0x29565c60_0 .var "dout_a", 31 0;
v0x29565d40_0 .var "dout_b", 31 0;
v0x29565e20 .array "mem", 1023 0, 31 0;
v0x29565ee0_0 .net "we_a", 0 0, v0x29566890_0;  1 drivers
v0x29565fa0_0 .net "we_b", 0 0, v0x29566960_0;  1 drivers
E_0x29549ad0 .event posedge, v0x29565990_0;
E_0x2954af90 .event posedge, v0x295658c0_0;
    .scope S_0x29537000;
T_0 ;
    %wait E_0x2954af90;
    %load/vec4 v0x29565ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x29565a50_0;
    %load/vec4 v0x2951c4d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29565e20, 0, 4;
T_0.0 ;
    %load/vec4 v0x29565fa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0x295657e0_0;
    %load/vec4 v0x2951c4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x29565ee0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x29565b80_0;
    %assign/vec4 v0x29565c60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2951c4d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x29565e20, 4;
    %assign/vec4 v0x29565c60_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x29537000;
T_1 ;
    %wait E_0x29549ad0;
    %load/vec4 v0x29565fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x29565b80_0;
    %load/vec4 v0x295657e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29565e20, 0, 4;
T_1.0 ;
    %load/vec4 v0x29565ee0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v0x2951c4d0_0;
    %load/vec4 v0x295657e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x29565fa0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x29565a50_0;
    %assign/vec4 v0x29565d40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x295657e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x29565e20, 4;
    %assign/vec4 v0x29565d40_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x29548cd0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x295663b0_0;
    %inv;
    %store/vec4 v0x295663b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x29548cd0;
T_3 ;
    %delay 7000, 0;
    %load/vec4 v0x295664b0_0;
    %inv;
    %store/vec4 v0x295664b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x29548cd0;
T_4 ;
    %vpi_call 2 36 "$dumpfile", "output/dual_port_sram_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x29548cd0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x29548cd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x295663b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x295664b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566960_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x29566200_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x295662e0_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29566580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29566620_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29566890_0, 0, 1;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x29566200_0, 0, 10;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x29566580_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x29566200_0, 0, 10;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "Read from Port A: %h", v0x295666f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29566960_0, 0, 1;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x295662e0_0, 0, 10;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x29566620_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566960_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x295662e0_0, 0, 10;
    %delay 20000, 0;
    %vpi_call 2 68 "$display", "Read from Port B: %h", v0x295667c0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29566890_0, 0, 1;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x29566200_0, 0, 10;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x29566580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29566960_0, 0, 1;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x295662e0_0, 0, 10;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x29566620_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29566960_0, 0, 1;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x29566200_0, 0, 10;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x295662e0_0, 0, 10;
    %delay 10000, 0;
    %vpi_call 2 80 "$display", "Read from Port A after write conflict: %h", v0x295666f0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Read from Port B after write conflict: %h", v0x295667c0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/src/testbench.v";
    "/src/your_design.v";
