{ "signal" : [
  { "name": "PC",        "wave": "x3453x", "data": ["IF", "ID", "EX","IF",] },
  { "name": "clk",         "wave": "P....." },
  { "name": "reset",     "wave": "01...." },
  { "name": "PC",        "wave": "=.=.=", "data": ["0x400000", "0x400004", "0x40000c"] },
  { "name": "PCWrite",     "wave": "0101." },
  { "name": "BNE",     "wave": "0...." },
  { "name": "PCSource",		"wave": "0..10"},
  { "name": "PCWriteCond",     "wave": "0...."},
  { "name": "ALUA",        "wave": "===.=", "data": ["0", "0x400000","0x400004", "0x40000c"] },
  { "name": "ALUB",        "wave": "===.=", "data": ["0", "0x04", "0x08", "0x04"] },
  { "name": "ALUResult",        "wave": "===.=", "data": ["0", "0x400004", "0x40000c", "0x400010"] },
  { "name": "Imm",        "wave": "=.=..", "data": ["0","0x8"] },
  { "name": "IR",        "wave": "=.=..", "data": ["0","0x008000ef"] },
    { "name": "ALUROut",        "wave": "=.==.", "data": ["0", "0x400004", "0x40000c", "0"] },
    { "name": "IRWrite",     "wave": "010.1" },
  { "name": "IorD",     "wave": "0...." },
  { "name": "MemRead",     "wave": "010.1" },
  { "name": "MemWrite",    "wave": "0...." },
  { "name": "MemtoReg",     "wave": "=..==", data:["0x0","0x2", "0x0"] },

{ "name": "RegWrite",     "wave": "0..10" },
  { "name": "WriteRegister",     "wave": "=.=..", data:["0x0","0x1"] },
  { "name": "ALUOp",        "wave": "=....", "data": ["0"] },
  { "name": "ALUzero", 		"wave": "0...."},  
  { "name": "ALUSrcA",     "wave": "0...." },
    { "name": "ALUSrcB",        "wave": "===.=", "data": ["0", "1", "2","1"] },
  
],
  
 
   head:{
  text:['tspan', {class:'h3', fill:'black','font-weight':'bold'}, 'Jal x1, 8'],
   tick:0,
   every:1
 },
   
  
    
  "config" : { "hscale" : 2 }
}
