Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 19 09:48:40 2021
| Host         : vlad-putin running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.975        0.000                      0                  231        0.164        0.000                      0                  231        9.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.975        0.000                      0                  231        0.164        0.000                      0                  231        9.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 7.417ns (41.113%)  route 10.624ns (58.887%))
  Logic Levels:           28  (CARRY4=14 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.839    21.244    int_tx/div1__458_carry__6_n_1
    SLICE_X9Y38          LUT4 (Prop_lut4_I2_O)        0.313    21.557 r  int_tx/div[7]_i_7/O
                         net (fo=2, routed)           0.826    22.382    int_tx/div[7]_i_7_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    22.506 r  int_tx/div[5]_i_2/O
                         net (fo=1, routed)           0.496    23.003    int_tx/div[5]_i_2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    23.127 r  int_tx/div[5]_i_1/O
                         net (fo=1, routed)           0.000    23.127    int_tx/div[5]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_tx/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[5]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.077    25.102    int_tx/div_reg[5]
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                         -23.127    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 7.417ns (41.210%)  route 10.581ns (58.790%))
  Logic Levels:           28  (CARRY4=14 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.842    21.247    int_tx/div1__458_carry__6_n_1
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.313    21.560 r  int_tx/div[2]_i_2/O
                         net (fo=4, routed)           0.822    22.381    int_tx/div[2]_i_2_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.124    22.505 r  int_tx/div[7]_i_5/O
                         net (fo=2, routed)           0.455    22.960    int_tx/div[7]_i_5_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    23.084 r  int_tx/div[6]_i_1/O
                         net (fo=1, routed)           0.000    23.084    int_tx/div[6]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_tx/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[6]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.081    25.106    int_tx/div_reg[6]
  -------------------------------------------------------------------
                         required time                         25.106    
                         arrival time                         -23.084    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.844ns  (logic 7.417ns (41.566%)  route 10.427ns (58.434%))
  Logic Levels:           28  (CARRY4=14 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.842    21.247    int_tx/div1__458_carry__6_n_1
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.313    21.560 r  int_tx/div[2]_i_2/O
                         net (fo=4, routed)           0.822    22.381    int_tx/div[2]_i_2_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.124    22.505 r  int_tx/div[7]_i_5/O
                         net (fo=2, routed)           0.301    22.806    int_tx/div[7]_i_5_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124    22.930 r  int_tx/div[7]_i_2/O
                         net (fo=1, routed)           0.000    22.930    int_tx/div[7]_i_2_n_0
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.446    24.787    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[7]/C
                         clock pessimism              0.299    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.031    25.082    int_tx/div_reg[7]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.865ns  (logic 7.417ns (41.517%)  route 10.448ns (58.483%))
  Logic Levels:           28  (CARRY4=14 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.894    21.299    int_tx/div1__458_carry__6_n_1
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.313    21.612 r  int_tx/div[4]_i_2/O
                         net (fo=6, routed)           0.524    22.136    int_tx/div[4]_i_2_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.124    22.260 r  int_tx/div[3]_i_2/O
                         net (fo=1, routed)           0.567    22.827    int_tx/div[3]_i_2_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124    22.951 r  int_tx/div[3]_i_1/O
                         net (fo=1, routed)           0.000    22.951    int_tx/div[3]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  int_tx/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.446    24.787    int_tx/clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  int_tx/div_reg[3]/C
                         clock pessimism              0.277    25.064    
                         clock uncertainty           -0.035    25.029    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.081    25.110    int_tx/div_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -22.951    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.730ns  (logic 7.417ns (41.833%)  route 10.313ns (58.167%))
  Logic Levels:           28  (CARRY4=14 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.894    21.299    int_tx/div1__458_carry__6_n_1
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.313    21.612 r  int_tx/div[4]_i_2/O
                         net (fo=6, routed)           0.486    22.098    int_tx/div[4]_i_2_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.222 r  int_tx/div[4]_i_3/O
                         net (fo=1, routed)           0.470    22.692    int_tx/div[4]_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.124    22.816 r  int_tx/div[4]_i_1/O
                         net (fo=1, routed)           0.000    22.816    int_tx/div[4]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.446    24.787    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
                         clock pessimism              0.299    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.029    25.080    int_tx/div_reg[4]
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                         -22.816    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.422ns  (logic 7.293ns (41.860%)  route 10.129ns (58.140%))
  Logic Levels:           27  (CARRY4=14 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.894    21.299    int_tx/div1__458_carry__6_n_1
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.313    21.612 r  int_tx/div[4]_i_2/O
                         net (fo=6, routed)           0.773    22.385    int_tx/div[4]_i_2_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.124    22.509 r  int_tx/div[1]_i_1/O
                         net (fo=1, routed)           0.000    22.509    int_tx/div[1]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.446    24.787    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[1]/C
                         clock pessimism              0.299    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.031    25.082    int_tx/div_reg[1]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                         -22.509    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 7.161ns (42.161%)  route 9.824ns (57.839%))
  Logic Levels:           26  (CARRY4=14 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.766    21.171    int_tx/div1__458_carry__6_n_1
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.305    21.476 r  int_tx/div[0]_i_1/O
                         net (fo=1, routed)           0.595    22.071    int_tx/div[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  int_tx/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_tx/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  int_tx/div_reg[0]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.275    24.750    int_tx/div_reg[0]
  -------------------------------------------------------------------
                         required time                         24.750    
                         arrival time                         -22.071    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_tx/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.222ns  (logic 7.293ns (42.346%)  route 9.929ns (57.654%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.565     5.086    int_tx/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  int_tx/div_reg[4]/Q
                         net (fo=7, routed)           1.150     6.692    int_tx/div_reg_n_0_[4]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  int_tx/div1_carry_i_11/O
                         net (fo=1, routed)           0.466     7.282    int_tx/div1_carry_i_11_n_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124     7.406 r  int_tx/div1_carry_i_8/O
                         net (fo=34, routed)          0.772     8.178    int_tx/div1__111_carry__1_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.302 r  int_tx/div1_carry_i_1/O
                         net (fo=6, routed)           0.592     8.894    int_tx/div1_carry_i_1_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  int_tx/div1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.018    int_tx/div1_carry_i_4_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.394 r  int_tx/div1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.394    int_tx/div1_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.511 r  int_tx/div1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.511    int_tx/div1_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.628 f  int_tx/div1_carry__1/CO[3]
                         net (fo=60, routed)          1.581    11.209    int_tx/div1_carry__1_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.149    11.358 r  int_tx/div1__134_carry__4_i_1/O
                         net (fo=67, routed)          0.899    12.258    int_tx/div1__134_carry__4_i_1_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.332    12.590 r  int_tx/div1__134_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.590    int_tx/div1__134_carry__4_i_5_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.137 r  int_tx/div1__134_carry__4/O[2]
                         net (fo=2, routed)           0.707    13.844    int_tx/div1__134_carry__4_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.331    14.175 r  int_tx/div1__261_carry__1_i_1/O
                         net (fo=2, routed)           0.422    14.597    int_tx/div1__261_carry__1_i_1_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.327    14.924 r  int_tx/div1__261_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.924    int_tx/div1__261_carry__1_i_5_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.325 r  int_tx/div1__261_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.325    int_tx/div1__261_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.659 r  int_tx/div1__261_carry__2/O[1]
                         net (fo=8, routed)           0.475    16.134    int_tx/div1__261_carry__2_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.303    16.437 r  int_tx/div1__371_carry_i_3/O
                         net (fo=1, routed)           0.000    16.437    int_tx/div1__371_carry_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.017 r  int_tx/div1__371_carry/O[2]
                         net (fo=2, routed)           0.804    17.821    int_tx/div1__371_carry_n_5
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.328    18.149 r  int_tx/div1__458_carry__0_i_4/O
                         net (fo=2, routed)           0.594    18.743    int_tx/div1__458_carry__0_i_4_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.332    19.075 r  int_tx/div1__458_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.075    int_tx/div1__458_carry__0_i_8_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.607 r  int_tx/div1__458_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.607    int_tx/div1__458_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  int_tx/div1__458_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.721    int_tx/div1__458_carry__1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  int_tx/div1__458_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.835    int_tx/div1__458_carry__2_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  int_tx/div1__458_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.949    int_tx/div1__458_carry__3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  int_tx/div1__458_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.063    int_tx/div1__458_carry__4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  int_tx/div1__458_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.177    int_tx/div1__458_carry__5_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.405 r  int_tx/div1__458_carry__6/CO[2]
                         net (fo=10, routed)          0.842    21.247    int_tx/div1__458_carry__6_n_1
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.313    21.560 r  int_tx/div[2]_i_2/O
                         net (fo=4, routed)           0.625    22.185    int_tx/div[2]_i_2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    22.309 r  int_tx/div[2]_i_1/O
                         net (fo=1, routed)           0.000    22.309    int_tx/div[2]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_tx/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  int_tx/div_reg[2]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.079    25.104    int_tx/div_reg[2]
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                         -22.309    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             12.525ns  (required time - arrival time)
  Source:                 int_rx/aux1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/second_op_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.384ns (47.128%)  route 3.797ns (52.872%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.566     5.087    int_rx/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  int_rx/aux1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  int_rx/aux1_reg[2]/Q
                         net (fo=5, routed)           0.661     6.267    int_rx/aux1[2]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.391 r  int_rx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.391    int_rx/i__carry_i_3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.031 r  int_rx/first_op3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.897     7.928    int_rx/first_op3[5]
    SLICE_X14Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.234 r  int_rx/first_op0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.234    int_rx/first_op0_carry_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.610 r  int_rx/first_op0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.610    int_rx/first_op0_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.829 r  int_rx/first_op0_carry__0/O[0]
                         net (fo=3, routed)           0.801     9.629    int_rx/first_op0_carry__0_n_7
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.295     9.924 r  int_rx/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.924    int_rx/i__carry__0_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.504 r  int_rx/first_op0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.666    11.170    int_rx/first_op0[7]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.326    11.496 r  int_rx/first_op[7]_i_2/O
                         net (fo=2, routed)           0.772    12.268    int_rx/second_op0_in[7]
    SLICE_X14Y35         FDCE                                         r  int_rx/second_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_rx/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  int_rx/second_op_reg[7]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X14Y35         FDCE (Setup_fdce_C_D)       -0.232    24.793    int_rx/second_op_reg[7]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                 12.525    

Slack (MET) :             12.536ns  (required time - arrival time)
  Source:                 int_rx/aux1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/second_op_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 3.220ns (45.369%)  route 3.877ns (54.631%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.566     5.087    int_rx/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  int_rx/aux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  int_rx/aux1_reg[1]/Q
                         net (fo=3, routed)           0.653     6.196    int_rx/aux1[1]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.744 r  int_rx/first_op3_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.808     7.552    int_rx/first_op3[3]
    SLICE_X14Y39         LUT2 (Prop_lut2_I0_O)        0.303     7.855 r  int_rx/first_op0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.855    int_rx/first_op0_carry_i_3_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.433 r  int_rx/first_op0_carry/O[2]
                         net (fo=1, routed)           0.809     9.241    int_rx/first_op0_carry_n_5
    SLICE_X13Y39         LUT2 (Prop_lut2_I1_O)        0.301     9.542 r  int_rx/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     9.542    int_rx/i__carry_i_2__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.943 r  int_rx/first_op0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.943    int_rx/first_op0_inferred__0/i__carry_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.277 r  int_rx/first_op0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.408    10.686    int_rx/first_op0[6]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.985 r  int_rx/first_op[6]_i_1/O
                         net (fo=2, routed)           1.200    12.185    int_rx/second_op0_in[6]
    SLICE_X13Y35         FDCE                                         r  int_rx/second_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.445    24.786    int_rx/clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  int_rx/second_op_reg[6]/C
                         clock pessimism              0.274    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)       -0.304    24.721    int_rx/second_op_reg[6]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                 12.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/aux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  rx_mod/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  rx_mod/b_reg_reg[3]/Q
                         net (fo=10, routed)          0.111     1.701    rx_mod/dout[3]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  rx_mod/aux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    int_rx/D[1]
    SLICE_X12Y41         FDCE                                         r  int_rx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    int_rx/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  int_rx/aux_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.120     1.581    int_rx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 int_rx/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.449    int_rx/clk_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  int_rx/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  int_rx/state_reg_reg[0]/Q
                         net (fo=32, routed)          0.114     1.705    rx_mod/state_reg_reg[0]_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  rx_mod/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    int_rx/rd_aux_reg
    SLICE_X12Y43         FDCE                                         r  int_rx/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.836     1.963    int_rx/clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  int_rx/state_reg_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     1.583    int_rx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tx_mod/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_mod/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.593     1.476    tx_mod/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  tx_mod/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tx_mod/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.132     1.749    tx_mod/b_reg[0]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  tx_mod/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.794    tx_mod/tx_next
    SLICE_X6Y43          FDPE                                         r  tx_mod/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     1.991    tx_mod/clk_IBUF_BUFG
    SLICE_X6Y43          FDPE                                         r  tx_mod/tx_reg_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y43          FDPE (Hold_fdpe_C_D)         0.120     1.612    tx_mod/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_mod/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.449    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  rx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  rx_mod/s_reg_reg[0]/Q
                         net (fo=7, routed)           0.137     1.727    rx_mod/s_reg[0]
    SLICE_X12Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.772 r  rx_mod/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    rx_mod/s_reg[1]_i_1_n_0
    SLICE_X12Y45         FDCE                                         r  rx_mod/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.836     1.963    rx_mod/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  rx_mod/s_reg_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.121     1.583    rx_mod/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_mod/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.833%)  route 0.142ns (50.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  rx_mod/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  rx_mod/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.142     1.731    rx_mod/Q[2]
    SLICE_X13Y41         FDCE                                         r  rx_mod/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  rx_mod/b_reg_reg[4]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.066     1.530    rx_mod/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/aux1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.922%)  route 0.153ns (45.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    int_rx/clk_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  int_rx/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  int_rx/aux_reg[3]/Q
                         net (fo=11, routed)          0.153     1.742    int_rx/aux_reg_n_0_[3]
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  int_rx/aux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    int_rx/aux1[3]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  int_rx/aux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    int_rx/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  int_rx/aux1_reg[3]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.120     1.584    int_rx/aux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 int_rx/aux1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/aux2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.299%)  route 0.163ns (46.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    int_rx/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  int_rx/aux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  int_rx/aux1_reg[1]/Q
                         net (fo=3, routed)           0.163     1.751    int_rx/aux1[1]
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  int_rx/aux2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    int_rx/aux2[1]_i_1_n_0
    SLICE_X14Y38         FDCE                                         r  int_rx/aux2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    int_rx/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  int_rx/aux2_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.121     1.584    int_rx/aux2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/aux1_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.611%)  route 0.161ns (46.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  rx_mod/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  rx_mod/b_reg_reg[0]/Q
                         net (fo=23, routed)          0.161     1.750    int_rx/Q[0]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  int_rx/aux1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    int_rx/aux1[5]_i_1_n_0
    SLICE_X12Y40         FDPE                                         r  int_rx/aux1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    int_rx/clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  int_rx/aux1_reg[5]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y40         FDPE (Hold_fdpe_C_D)         0.121     1.582    int_rx/aux1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            int_rx/aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.813%)  route 0.166ns (47.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    rx_mod/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  rx_mod/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  rx_mod/b_reg_reg[6]/Q
                         net (fo=5, routed)           0.166     1.755    rx_mod/dout[6]
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  rx_mod/aux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    int_rx/D[5]
    SLICE_X12Y40         FDCE                                         r  int_rx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    int_rx/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  int_rx/aux_reg[6]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.121     1.585    int_rx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            br_g/ciclos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.567     1.450    br_g/clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  br_g/ciclos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  br_g/ciclos_reg[6]/Q
                         net (fo=3, routed)           0.123     1.714    br_g/ciclos[6]
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  br_g/ciclos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.759    br_g/data0[6]
    SLICE_X13Y47         FDRE                                         r  br_g/ciclos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.837     1.964    br_g/clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  br_g/ciclos_reg[6]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091     1.541    br_g/ciclos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y48   br_g/ciclos_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y35   int_rx/second_op_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y35   int_rx/second_op_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y35   int_rx/second_op_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y35   int_rx/second_op_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y35   int_rx/second_op_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y43   int_rx/state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y43   int_rx/state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y37    int_tx/dig_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y34   int_rx/first_op_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y34   int_rx/first_op_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y37    int_tx/state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   int_tx/aux_reg[0]_P/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   int_tx/aux_reg[1]_P/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   int_tx/aux_reg[3]_P/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y37    int_tx/dig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y48   br_g/ciclos_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y35   int_rx/second_op_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y35   int_rx/second_op_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y37    int_tx/dig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y37    int_tx/dig_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y37    int_tx/dig_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y37    int_tx/dig_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y37    int_tx/dig_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y42    tx_mod/b_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y42    tx_mod/b_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y42    tx_mod/b_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y39    int_tx/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y42    tx_mod/b_reg_reg[5]/C



