Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Oct 12 15:53:20 2025
| Host         : PooravKumar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                     1           
TIMING-16  Warning           Large setup violation                     33          
XDCH-2     Warning           Same min and max delay values on IO port  104         
LATCH-1    Advisory          Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.268      -49.585                     34                  162       -0.052       -0.066                      3                  162        4.500        0.000                       0                    67  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.268      -49.585                     34                   98       -0.052       -0.066                      3                   98        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.182        0.000                      0                   64        0.342        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           34  Failing Endpoints,  Worst Slack       -3.268ns,  Total Violation      -49.585ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.052ns,  Total Violation       -0.066ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 alu_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 3.399ns (52.094%)  route 3.126ns (47.906%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.708    clk_gate_BUFG
    SLICE_X2Y37          FDCE                                         r  alu_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     6.226 f  alu_out_reg[5]/Q
                         net (fo=1, routed)           0.655     6.881    alu_out_OBUF[5]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.005 r  zero_flag_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.808     7.813    zero_flag_OBUF_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  zero_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     9.599    zero_flag_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.633    12.233 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    12.233    zero_flag
    R13                                                               r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 alu_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 3.147ns (65.467%)  route 1.660ns (34.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.712    clk_gate_BUFG
    SLICE_X64Y5          FDCE                                         r  alu_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     6.230 r  alu_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.660     7.890    alu_out_reg[5]_lopt_replica_1
    U6                   OBUF (Prop_obuf_I_O)         2.629    10.519 r  alu_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.519    alu_out[5]
    U6                                                                r  alu_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 -1.554    

Slack (VIOLATED) :        -1.551ns  (required time - arrival time)
  Source:                 alu_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 3.144ns (65.448%)  route 1.660ns (34.552%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.712    clk_gate_BUFG
    SLICE_X64Y3          FDCE                                         r  alu_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDCE (Prop_fdce_C_Q)         0.518     6.230 r  alu_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.660     7.890    alu_out_reg[3]_lopt_replica_1
    T6                   OBUF (Prop_obuf_I_O)         2.626    10.516 r  alu_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.516    alu_out[3]
    T6                                                                r  alu_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 -1.551    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 alu_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[11]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 3.135ns (65.377%)  route 1.660ns (34.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X64Y11         FDCE                                         r  alu_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.518     6.227 r  alu_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.660     7.887    alu_out_reg[11]_lopt_replica_1
    R5                   OBUF (Prop_obuf_I_O)         2.617    10.503 r  alu_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.503    alu_out[11]
    R5                                                                r  alu_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 alu_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 3.093ns (64.896%)  route 1.673ns (35.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.710    clk_gate_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.456     6.166 r  alu_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.839    alu_out_reg[10]_lopt_replica_1
    V7                   OBUF (Prop_obuf_I_O)         2.637    10.476 r  alu_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.476    alu_out[10]
    V7                                                                r  alu_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 alu_out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[30]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 3.108ns (65.145%)  route 1.663ns (34.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.699    clk_gate_BUFG
    SLICE_X65Y29         FDCE                                         r  alu_out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.456     6.155 r  alu_out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.817    alu_out_reg[30]_lopt_replica_1
    V5                   OBUF (Prop_obuf_I_O)         2.652    10.469 r  alu_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.469    alu_out[30]
    V5                                                                r  alu_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 alu_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 3.086ns (64.923%)  route 1.667ns (35.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.712    clk_gate_BUFG
    SLICE_X65Y5          FDCE                                         r  alu_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.456     6.168 r  alu_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.667     7.835    alu_out_reg[6]_lopt_replica_1
    U7                   OBUF (Prop_obuf_I_O)         2.630    10.465 r  alu_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.465    alu_out[6]
    U7                                                                r  alu_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (VIOLATED) :        -1.499ns  (required time - arrival time)
  Source:                 alu_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[8]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 3.091ns (65.019%)  route 1.663ns (34.981%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.711    clk_gate_BUFG
    SLICE_X65Y7          FDCE                                         r  alu_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     6.167 r  alu_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.829    alu_out_reg[8]_lopt_replica_1
    U9                   OBUF (Prop_obuf_I_O)         2.635    10.464 r  alu_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.464    alu_out[8]
    U9                                                                r  alu_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                 -1.499    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 alu_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 3.083ns (64.900%)  route 1.667ns (35.100%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.712    clk_gate_BUFG
    SLICE_X65Y3          FDCE                                         r  alu_out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.456     6.168 r  alu_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.667     7.835    alu_out_reg[4]_lopt_replica_1
    R7                   OBUF (Prop_obuf_I_O)         2.627    10.462 r  alu_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.462    alu_out[4]
    R7                                                                r  alu_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 alu_out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[12]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 3.077ns (64.852%)  route 1.667ns (35.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X65Y11         FDCE                                         r  alu_out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.456     6.165 r  alu_out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.667     7.832    alu_out_reg[12]_lopt_replica_1
    R6                   OBUF (Prop_obuf_I_O)         2.621    10.453 r  alu_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.453    alu_out[12]
    R6                                                                r  alu_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                 -1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 alu_in1[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.002ns (20.307%)  route 3.934ns (79.693%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    K16                                               0.000     1.000 r  alu_in1[0] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.802     1.802 r  alu_in1_IBUF[0]_inst/O
                         net (fo=69, routed)          2.728     4.531    alu_in1_IBUF[0]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.100     4.631 f  alu_out[5]_i_2/O
                         net (fo=1, routed)           0.217     4.848    alu_out[5]_i_2_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.100     4.948 r  alu_out[5]_i_1/O
                         net (fo=2, routed)           0.989     5.937    alu_out[5]_i_1_n_0
    SLICE_X2Y37          FDCE                                         r  alu_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.708    clk_gate_BUFG
    SLICE_X2Y37          FDCE                                         r  alu_out_reg[5]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty            0.035     5.743    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.246     5.989    alu_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 alu_in1[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.324ns (26.602%)  route 3.654ns (73.398%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J15                                               0.000     1.000 r  alu_in1[1] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.842     1.842 r  alu_in1_IBUF[1]_inst/O
                         net (fo=70, routed)          2.484     4.326    alu_in1_IBUF[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.118     4.444 f  alu_out[24]_i_5/O
                         net (fo=2, routed)           0.336     4.780    alu_out[24]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.264     5.044 r  alu_out[24]_i_2/O
                         net (fo=1, routed)           0.315     5.359    alu_out[24]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.100     5.459 r  alu_out[24]_i_1/O
                         net (fo=2, routed)           0.519     5.978    alu_out[24]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  alu_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.710    clk_gate_BUFG
    SLICE_X2Y39          FDCE                                         r  alu_out_reg[24]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty            0.035     5.745    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.246     5.991    alu_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.991    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 control_signal[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.132ns (22.675%)  route 3.859ns (77.325%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Input Delay:            1.000ns
  Clock Path Skew:        5.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P14                                               0.000     1.000 r  control_signal[0] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.832     1.832 r  control_signal_IBUF[0]_inst/O
                         net (fo=50, routed)          2.344     4.175    control_signal_IBUF[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.100     4.275 f  alu_out[22]_i_5/O
                         net (fo=1, routed)           0.457     4.732    alu_out[22]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.100     4.832 f  alu_out[22]_i_2/O
                         net (fo=1, routed)           0.412     5.244    alu_out[22]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.100     5.344 r  alu_out[22]_i_1/O
                         net (fo=2, routed)           0.646     5.990    alu_out[22]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  alu_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.710    clk_gate_BUFG
    SLICE_X2Y39          FDCE                                         r  alu_out_reg[22]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty            0.035     5.745    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.246     5.991    alu_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.991    
                         arrival time                           5.990    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 control_signal[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.023ns (20.678%)  route 3.924ns (79.322%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N14                                               0.000     1.000 r  control_signal[1] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[1]
    N14                  IBUF (Prop_ibuf_I_O)         0.823     1.823 r  control_signal_IBUF[1]_inst/O
                         net (fo=65, routed)          2.656     4.479    control_signal_IBUF[1]
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.100     4.579 r  alu_out[31]_i_2/O
                         net (fo=1, routed)           0.477     5.056    alu_out[31]_i_2_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.100     5.156 r  alu_out[31]_i_1/O
                         net (fo=2, routed)           0.792     5.947    alu_out[31]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.708    clk_gate_BUFG
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[31]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty            0.035     5.743    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.192     5.935    alu_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           5.947    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 control_signal[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.232ns (24.729%)  route 3.749ns (75.271%))
  Logic Levels:           5  (IBUF=1 LUT5=4)
  Input Delay:            1.000ns
  Clock Path Skew:        5.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P14                                               0.000     1.000 r  control_signal[0] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.832     1.832 r  control_signal_IBUF[0]_inst/O
                         net (fo=50, routed)          1.678     3.510    control_signal_IBUF[0]
    SLICE_X2Y40          LUT5 (Prop_lut5_I1_O)        0.100     3.610 r  alu_out[18]_i_8/O
                         net (fo=1, routed)           0.424     4.034    alu_out[18]_i_8_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.100     4.134 f  alu_out[18]_i_5/O
                         net (fo=1, routed)           0.583     4.717    alu_out[18]_i_5_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.100     4.817 f  alu_out[18]_i_2/O
                         net (fo=1, routed)           0.254     5.072    alu_out[18]_i_2_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I1_O)        0.100     5.172 r  alu_out[18]_i_1/O
                         net (fo=2, routed)           0.809     5.980    alu_out[18]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.708    clk_gate_BUFG
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[18]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty            0.035     5.743    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.196     5.939    alu_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.939    
                         arrival time                           5.980    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 alu_in1[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.102ns (22.123%)  route 3.881ns (77.877%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            1.000ns
  Clock Path Skew:        5.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    K16                                               0.000     1.000 r  alu_in1[0] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.802     1.802 r  alu_in1_IBUF[0]_inst/O
                         net (fo=69, routed)          2.089     3.892    alu_in1_IBUF[0]
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.100     3.992 f  alu_out[0]_i_4/O
                         net (fo=1, routed)           0.424     4.416    alu_out[0]_i_4_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I5_O)        0.100     4.516 f  alu_out[0]_i_3/O
                         net (fo=1, routed)           0.553     5.069    alu_out[0]_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.100     5.169 r  alu_out[0]_i_1/O
                         net (fo=2, routed)           0.815     5.983    alu_out[0]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.708    clk_gate_BUFG
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[0]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty            0.035     5.743    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.199     5.942    alu_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.942    
                         arrival time                           5.983    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 alu_in1[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.142ns (22.911%)  route 3.843ns (77.089%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J15                                               0.000     1.000 r  alu_in1[1] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.842     1.842 r  alu_in1_IBUF[1]_inst/O
                         net (fo=70, routed)          2.684     4.526    alu_in1_IBUF[1]
    SLICE_X5Y37          LUT3 (Prop_lut3_I1_O)        0.100     4.626 f  alu_out[13]_i_6/O
                         net (fo=2, routed)           0.304     4.930    alu_out[13]_i_6_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.100     5.030 f  alu_out[13]_i_3/O
                         net (fo=1, routed)           0.134     5.164    alu_out[13]_i_3_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.100     5.264 r  alu_out[13]_i_1/O
                         net (fo=2, routed)           0.721     5.985    alu_out[13]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[13]/C
                         clock pessimism              0.000     5.709    
                         clock uncertainty            0.035     5.744    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.192     5.936    alu_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.936    
                         arrival time                           5.985    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 alu_in1[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.002ns (20.145%)  route 3.974ns (79.855%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    K16                                               0.000     1.000 r  alu_in1[0] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.802     1.802 r  alu_in1_IBUF[0]_inst/O
                         net (fo=69, routed)          2.680     4.482    alu_in1_IBUF[0]
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.100     4.582 f  alu_out[9]_i_3/O
                         net (fo=1, routed)           0.508     5.090    alu_out[9]_i_3_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.100     5.190 r  alu_out[9]_i_1/O
                         net (fo=2, routed)           0.786     5.976    alu_out[9]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  alu_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X3Y38          FDCE                                         r  alu_out_reg[9]/C
                         clock pessimism              0.000     5.709    
                         clock uncertainty            0.035     5.744    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.180     5.924    alu_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           5.976    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 alu_in1[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.142ns (22.928%)  route 3.839ns (77.072%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J15                                               0.000     1.000 r  alu_in1[1] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.842     1.842 r  alu_in1_IBUF[1]_inst/O
                         net (fo=70, routed)          2.298     4.140    alu_in1_IBUF[1]
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.100     4.240 f  alu_out[11]_i_6/O
                         net (fo=2, routed)           0.593     4.833    alu_out[11]_i_6_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.100     4.933 f  alu_out[11]_i_3/O
                         net (fo=1, routed)           0.247     5.181    alu_out[11]_i_3_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.100     5.281 r  alu_out[11]_i_1/O
                         net (fo=2, routed)           0.701     5.982    alu_out[11]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[11]/C
                         clock pessimism              0.000     5.709    
                         clock uncertainty            0.035     5.744    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.180     5.924    alu_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 control_signal[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.123ns (22.435%)  route 3.883ns (77.565%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N14                                               0.000     1.000 r  control_signal[1] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[1]
    N14                  IBUF (Prop_ibuf_I_O)         0.823     1.823 r  control_signal_IBUF[1]_inst/O
                         net (fo=65, routed)          2.298     4.121    control_signal_IBUF[1]
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.100     4.221 f  alu_out[14]_i_5/O
                         net (fo=1, routed)           0.369     4.590    alu_out[14]_i_5_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.100     4.690 f  alu_out[14]_i_2/O
                         net (fo=1, routed)           0.315     5.005    alu_out[14]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I1_O)        0.100     5.105 r  alu_out[14]_i_1/O
                         net (fo=2, routed)           0.900     6.006    alu_out[14]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  alu_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.709    clk_gate_BUFG
    SLICE_X3Y38          FDCE                                         r  alu_out_reg[14]/C
                         clock pessimism              0.000     5.709    
                         clock uncertainty            0.035     5.744    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.196     5.940    alu_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.940    
                         arrival time                           6.006    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_gate_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    alu_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y0    alu_out_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    alu_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    alu_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   alu_out_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    alu_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   alu_out_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    alu_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    alu_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    alu_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    alu_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    alu_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    alu_out_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 0.956ns (12.888%)  route 6.460ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.460     8.415    clear_IBUF
    SLICE_X65Y0          FDCE                                         f  alu_out_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.520    15.038    clk_gate_BUFG
    SLICE_X65Y0          FDCE                                         r  alu_out_reg[0]_lopt_replica/C
                         clock pessimism              0.000    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X65Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.598    alu_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.956ns (12.960%)  route 6.418ns (87.040%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.418     8.374    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.520    15.038    clk_gate_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[2]_lopt_replica/C
                         clock pessimism              0.000    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.598    alu_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.956ns (12.960%)  route 6.418ns (87.040%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.418     8.374    clear_IBUF
    SLICE_X64Y1          FDCE                                         f  alu_out_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.520    15.038    clk_gate_BUFG
    SLICE_X64Y1          FDCE                                         r  alu_out_reg[1]_lopt_replica/C
                         clock pessimism              0.000    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X64Y1          FDCE (Recov_fdce_C_CLR)     -0.319    14.684    alu_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.956ns (13.178%)  route 6.296ns (86.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.296     8.252    clear_IBUF
    SLICE_X0Y38          FDCE                                         f  alu_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.516    15.034    clk_gate_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[11]/C
                         clock pessimism              0.000    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    alu_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.956ns (13.178%)  route 6.296ns (86.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.296     8.252    clear_IBUF
    SLICE_X0Y38          FDCE                                         f  alu_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.516    15.034    clk_gate_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[15]/C
                         clock pessimism              0.000    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    alu_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.956ns (13.178%)  route 6.296ns (86.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.296     8.252    clear_IBUF
    SLICE_X0Y38          FDCE                                         f  alu_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.516    15.034    clk_gate_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[19]/C
                         clock pessimism              0.000    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    alu_out_reg[19]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.956ns (13.178%)  route 6.296ns (86.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.296     8.252    clear_IBUF
    SLICE_X0Y38          FDCE                                         f  alu_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.516    15.034    clk_gate_BUFG
    SLICE_X0Y38          FDCE                                         r  alu_out_reg[8]/C
                         clock pessimism              0.000    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    alu_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.956ns (13.180%)  route 6.295ns (86.820%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.295     8.251    clear_IBUF
    SLICE_X1Y39          FDCE                                         f  alu_out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.517    15.035    clk_gate_BUFG
    SLICE_X1Y39          FDCE                                         r  alu_out_reg[26]/C
                         clock pessimism              0.000    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X1Y39          FDCE (Recov_fdce_C_CLR)     -0.405    14.595    alu_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.956ns (13.230%)  route 6.268ns (86.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.268     8.224    clear_IBUF
    SLICE_X65Y3          FDCE                                         f  alu_out_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.519    15.037    clk_gate_BUFG
    SLICE_X65Y3          FDCE                                         r  alu_out_reg[4]_lopt_replica/C
                         clock pessimism              0.000    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    alu_out_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.956ns (13.296%)  route 6.232ns (86.704%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.956     1.956 f  clear_IBUF_inst/O
                         net (fo=64, routed)          6.232     8.188    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.449    12.277    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.100    12.377 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.050    13.427    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.518 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.515    15.033    clk_gate_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[3]/C
                         clock pessimism              0.000    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X3Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    alu_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[25]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.822ns (16.915%)  route 4.039ns (83.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.039     5.861    clear_IBUF
    SLICE_X65Y25         FDCE                                         f  alu_out_reg[25]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.692    clk_gate_BUFG
    SLICE_X65Y25         FDCE                                         r  alu_out_reg[25]_lopt_replica/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.035     5.727    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.208     5.519    alu_out_reg[25]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.519    
                         arrival time                           5.861    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[26]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.822ns (16.915%)  route 4.039ns (83.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.039     5.861    clear_IBUF
    SLICE_X65Y25         FDCE                                         f  alu_out_reg[26]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.692    clk_gate_BUFG
    SLICE_X65Y25         FDCE                                         r  alu_out_reg[26]_lopt_replica/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.035     5.727    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.208     5.519    alu_out_reg[26]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.519    
                         arrival time                           5.861    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[23]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.822ns (16.570%)  route 4.140ns (83.430%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.140     5.962    clear_IBUF
    SLICE_X65Y23         FDCE                                         f  alu_out_reg[23]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.694    clk_gate_BUFG
    SLICE_X65Y23         FDCE                                         r  alu_out_reg[23]_lopt_replica/C
                         clock pessimism              0.000     5.694    
                         clock uncertainty            0.035     5.729    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.208     5.521    alu_out_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[24]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.822ns (16.570%)  route 4.140ns (83.430%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.140     5.962    clear_IBUF
    SLICE_X65Y23         FDCE                                         f  alu_out_reg[24]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.694    clk_gate_BUFG
    SLICE_X65Y23         FDCE                                         r  alu_out_reg[24]_lopt_replica/C
                         clock pessimism              0.000     5.694    
                         clock uncertainty            0.035     5.729    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.208     5.521    alu_out_reg[24]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[21]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.822ns (16.130%)  route 4.275ns (83.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.275     6.098    clear_IBUF
    SLICE_X64Y21         FDCE                                         f  alu_out_reg[21]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.698    clk_gate_BUFG
    SLICE_X64Y21         FDCE                                         r  alu_out_reg[21]_lopt_replica/C
                         clock pessimism              0.000     5.698    
                         clock uncertainty            0.035     5.733    
    SLICE_X64Y21         FDCE (Remov_fdce_C_CLR)     -0.155     5.578    alu_out_reg[21]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           6.098    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.185ns (8.228%)  route 2.059ns (91.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.185     1.185 f  clear_IBUF_inst/O
                         net (fo=64, routed)          2.059     3.244    clear_IBUF
    SLICE_X1Y37          FDCE                                         f  alu_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.814     1.193    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.056     1.249 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.600     1.849    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.878 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.739    clk_gate_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[16]/C
                         clock pessimism              0.000     2.739    
                         clock uncertainty            0.035     2.775    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.683    alu_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.185ns (8.228%)  route 2.059ns (91.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.185     1.185 f  clear_IBUF_inst/O
                         net (fo=64, routed)          2.059     3.244    clear_IBUF
    SLICE_X1Y37          FDCE                                         f  alu_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.814     1.193    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.056     1.249 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.600     1.849    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.878 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.739    clk_gate_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[17]/C
                         clock pessimism              0.000     2.739    
                         clock uncertainty            0.035     2.775    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.683    alu_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.185ns (8.228%)  route 2.059ns (91.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.185     1.185 f  clear_IBUF_inst/O
                         net (fo=64, routed)          2.059     3.244    clear_IBUF
    SLICE_X1Y37          FDCE                                         f  alu_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.814     1.193    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.056     1.249 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.600     1.849    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.878 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.739    clk_gate_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[27]/C
                         clock pessimism              0.000     2.739    
                         clock uncertainty            0.035     2.775    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.683    alu_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[22]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.822ns (16.130%)  route 4.275ns (83.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.275     6.098    clear_IBUF
    SLICE_X65Y21         FDCE                                         f  alu_out_reg[22]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.698    clk_gate_BUFG
    SLICE_X65Y21         FDCE                                         r  alu_out_reg[22]_lopt_replica/C
                         clock pessimism              0.000     5.698    
                         clock uncertainty            0.035     5.733    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.208     5.525    alu_out_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.525    
                         arrival time                           6.098    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[19]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.822ns (15.734%)  route 4.404ns (84.266%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    L13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          4.404     6.226    clear_IBUF
    SLICE_X64Y19         FDCE                                         f  alu_out_reg[19]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.702     2.663    clk_IBUF
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     2.787 r  clk_gate_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.190     3.977    clk_gate
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.073 r  clk_gate_BUFG_inst/O
                         net (fo=64, routed)          1.626     5.700    clk_gate_BUFG
    SLICE_X64Y19         FDCE                                         r  alu_out_reg[19]_lopt_replica/C
                         clock pessimism              0.000     5.700    
                         clock uncertainty            0.035     5.735    
    SLICE_X64Y19         FDCE (Remov_fdce_C_CLR)     -0.155     5.580    alu_out_reg[19]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           6.226    
  -------------------------------------------------------------------
                         slack                                  0.646    





