static void __init at91sam9x5_register_clocks(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(periph_clocks); i++)\r\nclk_register(periph_clocks[i]);\r\nclkdev_add_table(periph_clocks_lookups,\r\nARRAY_SIZE(periph_clocks_lookups));\r\nif (cpu_is_at91sam9g25()\r\n|| cpu_is_at91sam9x25())\r\nclk_register(&usart3_clk);\r\nif (cpu_is_at91sam9g25()\r\n|| cpu_is_at91sam9x25()\r\n|| cpu_is_at91sam9g35()\r\n|| cpu_is_at91sam9x35())\r\nclk_register(&macb0_clk);\r\nif (cpu_is_at91sam9g15()\r\n|| cpu_is_at91sam9g35()\r\n|| cpu_is_at91sam9x35())\r\nclk_register(&lcdc_clk);\r\nif (cpu_is_at91sam9g25())\r\nclk_register(&isi_clk);\r\nif (cpu_is_at91sam9x25())\r\nclk_register(&macb1_clk);\r\nif (cpu_is_at91sam9x25()\r\n|| cpu_is_at91sam9x35()) {\r\nclk_register(&can0_clk);\r\nclk_register(&can1_clk);\r\n}\r\nclk_register(&pck0);\r\nclk_register(&pck1);\r\n}\r\nstatic void __init at91sam9x5_map_io(void)\r\n{\r\nat91_init_sram(0, AT91SAM9X5_SRAM_BASE, AT91SAM9X5_SRAM_SIZE);\r\n}\r\nstatic void __init at91sam9x5_initialize(void)\r\n{\r\nat91_sysirq_mask_rtc(AT91SAM9X5_BASE_RTC);\r\n}
