===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.2946 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8051 ( 13.3%)    3.8051 ( 15.7%)  FIR Parser
    8.0832 ( 28.3%)    5.7232 ( 23.6%)  'firrtl.circuit' Pipeline
    1.3313 (  4.7%)    0.6661 (  2.7%)    'firrtl.module' Pipeline
    1.1382 (  4.0%)    0.5737 (  2.4%)      CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1893 (  0.7%)    0.0982 (  0.4%)      LowerCHIRRTLPass
    0.1208 (  0.4%)    0.1208 (  0.5%)    InferWidths
    0.4630 (  1.6%)    0.4630 (  1.9%)    InferResets
    0.0419 (  0.1%)    0.0419 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1115 (  0.4%)    0.1115 (  0.5%)    WireDFT
    0.0394 (  0.1%)    0.0394 (  0.2%)    PrefixModules
    0.4126 (  1.4%)    0.4126 (  1.7%)    LowerFIRRTLTypes
    2.5498 (  8.9%)    1.2749 (  5.2%)    'firrtl.module' Pipeline
    0.5945 (  2.1%)    0.3039 (  1.3%)      ExpandWhens
    0.0148 (  0.1%)    0.0087 (  0.0%)      RemoveResets
    1.6874 (  5.9%)    0.8600 (  3.5%)      Canonicalizer
    0.2455 (  0.9%)    0.1328 (  0.5%)      InferReadWrite
    0.2789 (  1.0%)    0.2789 (  1.1%)    Inliner
    1.4607 (  5.1%)    1.4607 (  6.0%)    IMConstProp
    0.0388 (  0.1%)    0.0388 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.8400 (  2.9%)    0.4201 (  1.7%)    'firrtl.module' Pipeline
    0.8377 (  2.9%)    0.4191 (  1.7%)      Canonicalizer
    0.2632 (  0.9%)    0.2632 (  1.1%)    RemoveUnusedPorts
    0.0392 (  0.1%)    0.0392 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2059 (  0.7%)    0.2059 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.5285 (  5.3%)    1.5285 (  6.3%)  LowerFIRRTLToHW
    0.0408 (  0.1%)    0.0408 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.2730 (  1.0%)    0.2730 (  1.1%)  HWMemSimImpl
    3.8750 ( 13.6%)    1.9382 (  8.0%)  'hw.module' Pipeline
    0.8135 (  2.8%)    0.4112 (  1.7%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    2.3167 (  8.1%)    1.1699 (  4.8%)    Canonicalizer
    0.2621 (  0.9%)    0.1343 (  0.6%)    HWCleanup
    0.0159 (  0.1%)    0.0080 (  0.0%)    HWLegalizeModules
    0.4559 (  1.6%)    0.2311 (  1.0%)    PrettifyVerilog
   11.0201 ( 38.5%)   11.0201 ( 45.4%)  ExportVerilog
    0.0031 (  0.0%)    0.0031 (  0.0%)  Rest
   28.5928 (100.0%)   24.2946 (100.0%)  Total

{
  totalTime: 24.331,
  maxMemory: 789757952
}
