==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:68:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.73 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:14) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:11) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/sort_top.c:42) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/sort_top.c:25) in function 'sort_seperate_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.103 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/sort_top.c:33:12) in function 'sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:19:10) in function 'sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:28:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:29:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:68:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.83 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:57) in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:64) in function 'sort_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:64) in function 'sort_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/sort_top.c:70) in function 'sort_top' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/sort_top.c:79) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/sort_top.c:90) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'sort_top': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:75:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:82:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:83:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:86:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:69:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:14) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:11) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/sort_top.c:43) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/sort_top.c:25) in function 'sort_seperate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:35:9) in function 'sort_seperate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/sort_top.c:33:12) in function 'sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:19:10) in function 'sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:28:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:29:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:44:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.138 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:69:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:58) in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:65) in function 'sort_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:65) in function 'sort_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/sort_top.c:71) in function 'sort_top' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/sort_top.c:80) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/sort_top.c:91) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'sort_top': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 1.92 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge_sort' into 'sort_top' (sort_seperate_bucket/sort_top.c:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.37 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_1' to 'radix_sort_unified_bucket_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1' to 'radix_sort_unified_bucket_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 97.22 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 1.88 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8:1), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.103 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 98.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 98.59 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 100.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 100.13 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 1.92 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:53:33) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:53:33) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 99.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 99.84 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 100.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 100.25 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sort_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_top'.
INFO: [HLS 200-740] Implementing PIPO sort_top_half_sorted0_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'sort_top_half_sorted0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.282 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sort_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sort_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 267.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 216.77 seconds. CPU system time: 3.08 seconds. Elapsed time: 219.94 seconds; current allocated memory: 213.082 MB.
INFO: [HLS 200-112] Total CPU user time: 220.67 seconds. Total CPU system time: 3.78 seconds. Total elapsed time: 234.36 seconds; peak allocated memory: 1.283 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 1.95 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.5 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65:11) in function 'radix_sort_unified_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 1.7 seconds. Elapsed time: 2.99 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket' completely with a factor of 50.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_49', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_49', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_49', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 1.96 seconds. Elapsed time: 3.66 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.77 seconds. Elapsed time: 5.89 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65:11) in function 'radix_sort_unified_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 1.78 seconds. Elapsed time: 3.05 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65:11) in function 'radix_sort_unified_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:113:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.33 seconds. CPU system time: 1.87 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:116) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:124) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (sort_seperate_bucket/radix_sort.c:134) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:147) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_134_1' (sort_seperate_bucket/radix_sort.c:135:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:133:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_1st_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:119:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:120:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:127:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:128:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:148:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:149:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_1st_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_1st_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_1st_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_2nd_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_2nd_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_2nd_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:113:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.34 seconds. CPU system time: 2.2 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:116) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:124) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (sort_seperate_bucket/radix_sort.c:134) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:148) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_134_1' (sort_seperate_bucket/radix_sort.c:135:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_139_2' (sort_seperate_bucket/radix_sort.c:140:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:133:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_1st_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:119:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:120:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:127:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:128:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:149:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_1st_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_1st_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_1st_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_2nd_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_2nd_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_2nd_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:113:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/radix_sort.c:114:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/radix_sort.c:114:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/radix_sort.c:114:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sort_seperate_bucket/radix_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.36 seconds. CPU system time: 2.23 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.95 seconds. Elapsed time: 5.31 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:117) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:125) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:149) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:134:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_1st_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:120:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:121:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:128:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:129:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:151:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_1st_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_1st_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_1st_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_2nd_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_2nd_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_2nd_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name radix_sort_seperate_bucket_parallel radix_sort_seperate_bucket_parallel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.34 seconds. CPU system time: 1.76 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:149) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:117) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:125) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:134:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:120:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:121:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:128:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:129:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:151:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_1st_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_1st_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_1st_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_2nd_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_2nd_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_2nd_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.3 seconds. CPU system time: 1.74 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:61) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:90) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:72) in function 'radix_sort_seperate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_81_1' (sort_seperate_bucket/radix_sort.c:82:9) in function 'radix_sort_seperate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:80:12) in function 'radix_sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:66:10) in function 'radix_sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:75:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:76:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:91:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 1.78 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.23 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:149) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:117) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:125) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:134:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:120:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:121:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:128:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:129:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:151:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_1st_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_1st_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_1st_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_input_2nd_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_2nd_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_2nd_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.169 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/radix_sort.c:114:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/radix_sort.c:114:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sort_seperate_bucket/radix_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.33 seconds. CPU system time: 1.91 seconds. Elapsed time: 3.37 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:118)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:126)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:135)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:150)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Extract dataflow region from loop sort_procedure (sort_seperate_bucket/radix_sort.c:117)  of function 'radix_sort_seperate_bucket_parallel'.
ERROR: [HLS 200-976] Argument 'sorted_data' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_1st_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_2nd_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
ERROR: [HLS 200-971] Array 'sorted_data' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_1st_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_2nd_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'sorted_data' has write operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:102:22).
ERROR: [HLS 200-979] Argument 'bucket_pointer1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_1st_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:149:3).
ERROR: [HLS 200-976] Argument 'bucket_pointer1' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_1st_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:102:22).
ERROR: [HLS 200-971] Array 'bucket_pointer1' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_1st_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:102:22).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:149:3).
ERROR: [HLS 200-979] Argument 'bucket_pointer2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read and write operations in process function 'input_2nd_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer2' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:149:3).
ERROR: [HLS 200-976] Argument 'bucket_pointer2' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read and write operations in process function 'input_2nd_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:102:22).
ERROR: [HLS 200-971] Array 'bucket_pointer2' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read and write operations in process function 'input_2nd_bucket_proc' (sort_seperate_bucket/radix_sort.c:110:3).
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:102:22).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:27:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.31 seconds. CPU system time: 1.88 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'input_1st_bucket' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:117:3)
INFO: [HLS 214-291] Loop 'input_2nd_bucket' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:125:3)
INFO: [HLS 214-291] Loop 'output_bucket' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:134:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:135:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_2' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:140:22)
INFO: [HLS 214-291] Loop 'clear_bucket_pointer' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/radix_sort.c:149:3)
INFO: [HLS 214-186] Unrolling loop 'input_1st_bucket' (sort_seperate_bucket/radix_sort.c:117:3) in function 'radix_sort_seperate_bucket_parallel' completely with a factor of 25 (sort_seperate_bucket/radix_sort.c:97:0)
INFO: [HLS 214-186] Unrolling loop 'input_2nd_bucket' (sort_seperate_bucket/radix_sort.c:125:3) in function 'radix_sort_seperate_bucket_parallel' completely with a factor of 25 (sort_seperate_bucket/radix_sort.c:97:0)
INFO: [HLS 214-186] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:134:3) in function 'radix_sort_seperate_bucket_parallel' completely with a factor of 16 (sort_seperate_bucket/radix_sort.c:97:0)
INFO: [HLS 214-186] Unrolling loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:149:3) in function 'radix_sort_seperate_bucket_parallel' completely with a factor of 16 (sort_seperate_bucket/radix_sort.c:97:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.75 seconds. Elapsed time: 5.39 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.081 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:105) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110) in function 'radix_sort_seperate_bucket_parallel' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:102) in function 'radix_sort_seperate_bucket_parallel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.110 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:110:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket1' (sort_seperate_bucket/radix_sort.c:120:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:121:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket2' (sort_seperate_bucket/radix_sort.c:128:51)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:129:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:151:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:43:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:85:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 1.93 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:121) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (sort_seperate_bucket/radix_sort.c:155) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_2' (sort_seperate_bucket/radix_sort.c:118) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:169) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_155_1' (sort_seperate_bucket/radix_sort.c:156:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_160_2' (sort_seperate_bucket/radix_sort.c:161:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel.1' (sort_seperate_bucket/radix_sort.c:18:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_160_2' in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:154:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:126:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:13:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:14:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel.1' to 'input_bucket_parallel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_initialization'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/radix_sort.c:136:30)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/radix_sort.c:136:39)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/radix_sort.c:137:30)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/radix_sort.c:137:39)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/radix_sort.c:133:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/radix_sort.c:135:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/radix_sort.c:135:9)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file sort_seperate_bucket/radix_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.3 seconds. CPU system time: 2.07 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:124) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_161_1' (sort_seperate_bucket/radix_sort.c:162:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (sort_seperate_bucket/radix_sort.c:167:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:161)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Changing loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:176)  to a process function for dataflow in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-721] Extract dataflow region from loop sort_procedure (sort_seperate_bucket/radix_sort.c:136)  of function 'radix_sort_seperate_bucket_parallel'.
ERROR: [HLS 200-976] Argument 'sorted_data' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_bucket.1.1' (sort_seperate_bucket/radix_sort.c:101:20) (around sort_seperate_bucket/radix_sort.c:136).
ERROR: [HLS 200-971] Array 'sorted_data' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'sorted_data' has read operations in process function 'input_bucket.1.1' (sort_seperate_bucket/radix_sort.c:101:20) (around sort_seperate_bucket/radix_sort.c:136).
INFO: [HLS 200-992] Argument 'sorted_data' has write operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:118:22).
ERROR: [HLS 200-979] Argument 'bucket_pointer1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_bucket.1.1' (sort_seperate_bucket/radix_sort.c:101:20) (around sort_seperate_bucket/radix_sort.c:136).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:175:3).
ERROR: [HLS 200-976] Argument 'bucket_pointer1' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_bucket.1.1' (sort_seperate_bucket/radix_sort.c:101:20) (around sort_seperate_bucket/radix_sort.c:136).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:118:22).
ERROR: [HLS 200-971] Array 'bucket_pointer1' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read and write operations in process function 'input_bucket.1.1' (sort_seperate_bucket/radix_sort.c:101:20) (around sort_seperate_bucket/radix_sort.c:136).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:118:22).
INFO: [HLS 200-992] Argument 'bucket_pointer1' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:175:3).
ERROR: [HLS 200-976] Argument 'bucket_pointer2' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:118:22).
ERROR: [HLS 200-971] Array 'bucket_pointer2' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'bucket_pointer2' has read operations in process function 'output_bucket_proc' (sort_seperate_bucket/radix_sort.c:118:22).
INFO: [HLS 200-992] Argument 'bucket_pointer2' has write operations in process function 'clear_bucket_pointer_proc' (sort_seperate_bucket/radix_sort.c:175:3).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.32 seconds. CPU system time: 1.8 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:124) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_1' (sort_seperate_bucket/radix_sort.c:137) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_2' (sort_seperate_bucket/radix_sort.c:121) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:151) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_137_1' (sort_seperate_bucket/radix_sort.c:138:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_142_2' (sort_seperate_bucket/radix_sort.c:143:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel.1' (sort_seperate_bucket/radix_sort.c:109:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_142_2' in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:136:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:129:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:152:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:153:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:104:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:105:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel.1' to 'input_bucket_parallel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_142_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_initialization'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 1.92 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.25 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:62) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:59) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:73) in function 'radix_sort_seperate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:83:9) in function 'radix_sort_seperate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:81:12) in function 'radix_sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:67:10) in function 'radix_sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:76:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:77:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:92:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 2 seconds. Elapsed time: 3.28 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.61 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:124) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:135) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:121) in function 'radix_sort_seperate_bucket_parallel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:149) in function 'radix_sort_seperate_bucket_parallel' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_135_1' (sort_seperate_bucket/radix_sort.c:136:9) in function 'radix_sort_seperate_bucket_parallel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_140_2' (sort_seperate_bucket/radix_sort.c:141:9) in function 'radix_sort_seperate_bucket_parallel'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel.1' (sort_seperate_bucket/radix_sort.c:109:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_140_2' in function 'radix_sort_seperate_bucket_parallel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:134:12) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:129:10) in function 'radix_sort_seperate_bucket_parallel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort.c:150:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort.c:151:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:104:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:105:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_seperate_bucket_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel.1' to 'input_bucket_parallel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_seperate_bucket_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_seperate_bucket_parallel_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_seperate_bucket_parallel_Pipeline_initialization'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 2.64 seconds. Elapsed time: 4.24 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.35 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:34) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:31) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:59) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_45_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_50_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:51:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_50_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 2.5 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.57 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:34) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:31) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:59) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_45_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_50_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:51:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_50_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 2.53 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.39 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:47) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:33) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_47_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:48:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_52_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:53:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_52_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:62:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:63:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.1' to 'input_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 2.47 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.35 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:35) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:32) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_46_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:47:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_51_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:52:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_51_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:40:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:62:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.15' to 'input_bucket_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 2.56 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.38 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:47) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:33) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11) in function 'input_bucket.1.3' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_47_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:48:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_52_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:53:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.26'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:62:25)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.26' to 'input_bucket_1_26'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_1_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_1_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 2.92 seconds. Elapsed time: 4.54 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:35) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:46) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:32) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_46_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:47:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_51_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:52:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_51_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:40:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:61:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:62:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.15' to 'input_bucket_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
WARNING: [HLS 207-4053] incompatible pointer types passing 'int [16][10]' to parameter of type 'int (*)[25]' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:29:31)
INFO: [HLS 207-4414] passing argument to parameter 'bucket' here (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:10:51)
WARNING: [HLS 207-4053] incompatible pointer types passing 'int [16][10]' to parameter of type 'int (*)[25]' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:30:34)
WARNING: [HLS 207-4053] incompatible pointer types passing 'int [16][10]' to parameter of type 'int (*)[25]' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:31:34)
WARNING: [HLS 207-4053] incompatible pointer types passing 'int [16][10]' to parameter of type 'int (*)[25]' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:32:34)
WARNING: [HLS 207-4053] incompatible pointer types passing 'int [16][10]' to parameter of type 'int (*)[25]' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:33:34)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 2.76 seconds. Elapsed time: 4.5 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:55) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:69) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20:1), detected/extracted 1 process function(s): 
	 'input_bucket.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_60_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:54:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:49:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:70:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket.1.15' to 'input_bucket_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name radix_sort_separate_bucket_parallel_5 radix_sort_separate_bucket_parallel_5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:26)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:45)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:65)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:84)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 2.7 seconds. Elapsed time: 4.37 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name radix_sort_separate_bucket_parallel_5 radix_sort_separate_bucket_parallel_5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 2.87 seconds. Elapsed time: 4.69 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.94 seconds. Elapsed time: 4.52 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 2.66 seconds. Elapsed time: 4.34 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:55) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:66) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:52) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:80) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:67:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:72:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28:1), detected/extracted 1 process function(s): 
	 'input_bucket_2.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_71_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:65:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:82:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_2.1.15' to 'input_bucket_2_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_2_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 2.56 seconds. Elapsed time: 4.28 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' pipeline 'VITIS_LOOP_138_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 2.46 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.3 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:55) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:66) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:52) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:80) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:67:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:72:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28:1), detected/extracted 1 process function(s): 
	 'input_bucket_2.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 24 to 1 for loop 'VITIS_LOOP_71_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:65:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:82:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_2.1.15' to 'input_bucket_2_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_2_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 2.47 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' pipeline 'VITIS_LOOP_138_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 2.46 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.42 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' pipeline 'VITIS_LOOP_138_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 2.53 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.2 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:62) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:59) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:73) in function 'radix_sort_separate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:83:9) in function 'radix_sort_separate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:81:12) in function 'radix_sort_separate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:67:10) in function 'radix_sort_separate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:76:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:77:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:92:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_separate_bucket' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.155 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_separate_bucket.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_separate_bucket.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 287.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.12 seconds. CPU system time: 3.35 seconds. Elapsed time: 10.5 seconds; current allocated memory: 82.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 2.41 seconds. Elapsed time: 4.12 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:62) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:73) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:59) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_separate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:83:9) in function 'radix_sort_separate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:81:12) in function 'radix_sort_separate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:67:10) in function 'radix_sort_separate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:76:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:77:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:92:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_20ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_separate_bucket' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.155 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_separate_bucket.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_separate_bucket.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.15 seconds. CPU system time: 3.22 seconds. Elapsed time: 10.42 seconds; current allocated memory: 82.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 2.43 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.2 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:62) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:73) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:59) in function 'radix_sort_separate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_separate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_82_1' (sort_seperate_bucket/radix_sort.c:83:9) in function 'radix_sort_separate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:81:12) in function 'radix_sort_separate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:67:10) in function 'radix_sort_separate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:76:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:77:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:92:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_24ns_28ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_Pipeline_clear_bucket_pointer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_separate_bucket' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.155 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_separate_bucket.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_separate_bucket.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.06 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.23 seconds. CPU system time: 3.28 seconds. Elapsed time: 10.56 seconds; current allocated memory: 82.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 2.44 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.3 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11) in function 'input_bucket_2.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:55) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:66) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:52) in function 'radix_sort_separate_bucket_parallel_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:80) in function 'radix_sort_separate_bucket_parallel_2' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_66_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:67:9) in function 'radix_sort_separate_bucket_parallel_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_71_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:72:9) in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_2.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28:1), detected/extracted 1 process function(s): 
	 'input_bucket_2.1.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 499999 to 1 for loop 'VITIS_LOOP_71_2' in function 'radix_sort_separate_bucket_parallel_2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:65:12) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:60:10) in function 'radix_sort_separate_bucket_parallel_2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:82:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_2' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_2.1.15' to 'input_bucket_2_1_15'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_parallel_2.1' to 'input_bucket_parallel_2_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_2_1_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.169 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 2.39 seconds. Elapsed time: 4.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) in function 'input_bucket_5.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) in function 'input_bucket_5.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) in function 'input_bucket_5.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 199999 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_bucket_5_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_18ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_bucket_5_2' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_18ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_bucket_5_3' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_18ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' pipeline 'VITIS_LOOP_138_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' pipeline 'VITIS_LOOP_148_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' pipeline 'VITIS_LOOP_153_4' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_AUTO_1R1W' to 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4'.
INFO: [RTMG 210-279] Implementing memory 'radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' pipeline 'VITIS_LOOP_158_5' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_bucket4_RAM_AUTO_1R1W' to 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_bucket4_RAM_Acud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket_parallel_5/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket_parallel_5/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_separate_bucket_parallel_5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.280 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 2.45 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_unified_bucket/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_unified_bucket/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_unified_bucket' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.154 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_unified_bucket.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_unified_bucket.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 2.51 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'output_r' in function 'merge_sort.1' (sort_seperate_bucket/merge_sort.c:28:19).
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 2.78 seconds. Elapsed time: 4.42 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.2 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_unified_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_unified_bucket/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_unified_bucket/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_unified_bucket' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_unified_bucket_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.154 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_unified_bucket.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_unified_bucket.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 2.46 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.34 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'output_r' in function 'merge_sort.1' (sort_seperate_bucket/merge_sort.c:28:19).
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 2.54 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.28 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'input_r' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:40:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:51:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'output_r' in function 'merge_sort.1' (sort_seperate_bucket/merge_sort.c:28:19).
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 2.28 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 2.29 seconds. Elapsed time: 4.01 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.19 seconds. CPU system time: 3.84 seconds. Elapsed time: 6.02 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'swap' into 'maxHeapify' (sort_seperate_bucket/heapsort.c:17:0)
INFO: [HLS 214-178] Inlining function 'maxHeapify' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 214-178] Inlining function 'swap' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.39 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_1' (sort_seperate_bucket/heapsort.c:45:31) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (sort_seperate_bucket/heapsort.c:49:31) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heap_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('arr_addr_write_ln12', sort_seperate_bucket/heapsort.c:12) of variable 'arr_load_7', sort_seperate_bucket/heapsort.c:12 on array 'arr' and 'load' operation ('arr_load', sort_seperate_bucket/heapsort.c:24) on array 'arr'.
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('arr_addr_6_write_ln13', sort_seperate_bucket/heapsort.c:13) of variable 'temp', sort_seperate_bucket/heapsort.c:11 on array 'arr' and 'load' operation ('arr_load', sort_seperate_bucket/heapsort.c:24) on array 'arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_11' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('arr_addr_4_write_ln12', sort_seperate_bucket/heapsort.c:12) of variable 'arr_load_5', sort_seperate_bucket/heapsort.c:12 on array 'arr' and 'load' operation ('arr_load', sort_seperate_bucket/heapsort.c:24) on array 'arr'.
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_11' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('arr_addr_5_write_ln13', sort_seperate_bucket/heapsort.c:13) of variable 'temp', sort_seperate_bucket/heapsort.c:11 on array 'arr' and 'load' operation ('arr_load', sort_seperate_bucket/heapsort.c:24) on array 'arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.13 seconds. CPU system time: 3.48 seconds. Elapsed time: 5.68 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'swap' into 'maxHeapify' (sort_seperate_bucket/heapsort.c:17:0)
INFO: [HLS 214-178] Inlining function 'maxHeapify' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 214-178] Inlining function 'swap' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.4 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.105 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/heapsort.c:45:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_1' (sort_seperate_bucket/heapsort.c:46:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:50:10)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:13:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heap_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('data_addr_6_write_ln12', sort_seperate_bucket/heapsort.c:12) of variable 'data_load_7', sort_seperate_bucket/heapsort.c:12 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('data_addr_7_write_ln13', sort_seperate_bucket/heapsort.c:13) of variable 'temp', sort_seperate_bucket/heapsort.c:11 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 3.65 seconds. Elapsed time: 5.64 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'swap' into 'maxHeapify' (sort_seperate_bucket/heapsort.c:17:0)
INFO: [HLS 214-178] Inlining function 'maxHeapify' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 214-178] Inlining function 'swap' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/heapsort.c:45:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_1' (sort_seperate_bucket/heapsort.c:46:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:50:10)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:13:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heap_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('data_addr_6_write_ln12', sort_seperate_bucket/heapsort.c:12) of variable 'data_load_7', sort_seperate_bucket/heapsort.c:12 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('data_addr_7_write_ln13', sort_seperate_bucket/heapsort.c:13) of variable 'temp', sort_seperate_bucket/heapsort.c:11 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 3.66 seconds. Elapsed time: 5.66 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'swap' into 'maxHeapify' (sort_seperate_bucket/heapsort.c:17:0)
INFO: [HLS 214-178] Inlining function 'maxHeapify' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 214-178] Inlining function 'swap' into 'heap_sort' (sort_seperate_bucket/heapsort.c:43:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.69 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (sort_seperate_bucket/heapsort.c:17) in function 'heap_sort' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/heapsort.c:45:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_1' (sort_seperate_bucket/heapsort.c:46:6) in function 'heap_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:50:10)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (sort_seperate_bucket/heapsort.c:13:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heap_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln32', sort_seperate_bucket/heapsort.c:32)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('data_addr_6_write_ln12', sort_seperate_bucket/heapsort.c:12) of variable 'data_load_7', sort_seperate_bucket/heapsort.c:12 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
WARNING: [HLS 200-880] The II Violation in module 'heap_sort_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('data_addr_7_write_ln13', sort_seperate_bucket/heapsort.c:13) of variable 'temp', sort_seperate_bucket/heapsort.c:11 on array 'data' and 'load' operation ('data_load', sort_seperate_bucket/heapsort.c:24) on array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heap_sort_Pipeline_VITIS_LOOP_18_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.29 seconds. CPU system time: 4.01 seconds. Elapsed time: 6.31 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.9 seconds. Elapsed time: 4.63 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_3' (sort_seperate_bucket/merge_sort.c:103) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_4' (sort_seperate_bucket/merge_sort.c:109) in function 'merge_sort_iterative' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_2' (sort_seperate_bucket/merge_sort.c:91:27) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (sort_seperate_bucket/merge_sort.c:90:35) in function 'merge_sort_iterative' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_103_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.5 seconds. CPU system time: 3.78 seconds. Elapsed time: 6.27 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.64 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (sort_seperate_bucket/merge_sort.c:104) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sort_seperate_bucket/merge_sort.c:110) in function 'merge_sort_iterative' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:92:27) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_506_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_506_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_506_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_506_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_44' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 3.62 seconds. Elapsed time: 6.28 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.71 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.089 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (sort_seperate_bucket/merge_sort.c:104) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_4' (sort_seperate_bucket/merge_sort.c:110) in function 'merge_sort_iterative' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.120 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:92:27) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 38, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_110_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_39' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.8 seconds. CPU system time: 3.5 seconds. Elapsed time: 6.3 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_3' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/merge_sort.c:81:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_2' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/merge_sort.c:77:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_1' is marked as complete unroll implied by the pipeline pragma (sort_seperate_bucket/merge_sort.c:69:22)
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.1 seconds. CPU system time: 0.79 seconds. Elapsed time: 6.89 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (sort_seperate_bucket/merge_sort.c:105) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_4' (sort_seperate_bucket/merge_sort.c:111) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:93) in function 'merge_sort_iterative' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.111 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:93:16) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_111_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_111_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_91_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_105_3' pipeline 'VITIS_LOOP_105_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_105_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_111_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_111_4' pipeline 'VITIS_LOOP_111_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_111_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort_iterative' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_sort_iterative' is 6300 from HDL expression: (1'b1 == ap_CS_fsm_state180)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative'.
INFO: [RTMG 210-278] Implementing memory 'merge_sort_iterative_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.5 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 30.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 30.55 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort_iterative.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort_iterative.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59.66 seconds. CPU system time: 4.73 seconds. Elapsed time: 64.45 seconds; current allocated memory: 197.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/merge_sort.c:93:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 3.63 seconds. Elapsed time: 6.26 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.68 seconds. CPU system time: 0.72 seconds. Elapsed time: 6.4 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.089 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_3' (sort_seperate_bucket/merge_sort.c:106) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (sort_seperate_bucket/merge_sort.c:112) in function 'merge_sort_iterative' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.120 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:91:26) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-941] Cannot merge loops in region 'xlx_merge_loop.for.body4.0': loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) has an unknown trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 38, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' pipeline 'VITIS_LOOP_112_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_memory'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:93:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:91:66)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:102:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:93:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sort_seperate_bucket/merge_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 3.59 seconds. Elapsed time: 6.22 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.93 seconds. CPU system time: 0.99 seconds. Elapsed time: 6.93 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_3' (sort_seperate_bucket/merge_sort.c:106) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (sort_seperate_bucket/merge_sort.c:112) in function 'merge_sort_iterative' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.114 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:91:26) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-941] Cannot merge loops in region 'xlx_merge_loop.for.body4.0': loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) has an unknown trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 38, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' pipeline 'VITIS_LOOP_112_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort_iterative' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_sort_iterative' is 6300 from HDL expression: (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative'.
INFO: [RTMG 210-278] Implementing memory 'merge_sort_iterative_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 31.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 31.08 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort_iterative.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort_iterative.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.51 seconds. CPU system time: 4.99 seconds. Elapsed time: 66.61 seconds; current allocated memory: 265.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:75:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:119:62)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:130:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file sort_seperate_bucket/merge_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 3.94 seconds. Elapsed time: 6.54 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (sort_seperate_bucket/merge_sort.c:83:19) in function 'merge_sort_parallel' completely with a factor of 4 (sort_seperate_bucket/merge_sort.c:74:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:77:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.44 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort_parallel' (sort_seperate_bucket/merge_sort.c:74:1), detected/extracted 6 process function(s): 
	 'merge_arrays.1.1'
	 'merge_arrays.2'
	 'merge_arrays.3'
	 'merge_arrays.4'
	 'merge_arrays.5'
	 'merge_arrays.1.2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.1' to 'merge_arrays_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.2' to 'merge_arrays_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.3' to 'merge_arrays_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.4' to 'merge_arrays_4'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.5' to 'merge_arrays_5'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.2' to 'merge_arrays_1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_1' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_3' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:75:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:119:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:130:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file sort_seperate_bucket/merge_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 3.89 seconds. Elapsed time: 6.39 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (sort_seperate_bucket/merge_sort.c:83:19) in function 'merge_sort_parallel' completely with a factor of 18 (sort_seperate_bucket/merge_sort.c:74:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:77:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 1.05 seconds. Elapsed time: 4.87 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.086 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort_parallel' (sort_seperate_bucket/merge_sort.c:74:1), detected/extracted 20 process function(s): 
	 'merge_arrays.1.1'
	 'merge_arrays.2'
	 'merge_arrays.3'
	 'merge_arrays.4'
	 'merge_arrays.5'
	 'merge_arrays.6'
	 'merge_arrays.7'
	 'merge_arrays.8'
	 'merge_arrays.9'
	 'merge_arrays.10'
	 'merge_arrays.11'
	 'merge_arrays.12'
	 'merge_arrays.13'
	 'merge_arrays.14'
	 'merge_arrays.15'
	 'merge_arrays.16'
	 'merge_arrays.17'
	 'merge_arrays.18'
	 'merge_arrays.19'
	 'merge_arrays.1.2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.19'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.18'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.15'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.14'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.13'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.12'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.1' to 'merge_arrays_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.2' to 'merge_arrays_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.3' to 'merge_arrays_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.4' to 'merge_arrays_4'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.5' to 'merge_arrays_5'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.6' to 'merge_arrays_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.7' to 'merge_arrays_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.8' to 'merge_arrays_8'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.9' to 'merge_arrays_9'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.10' to 'merge_arrays_10'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.11' to 'merge_arrays_11'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.12' to 'merge_arrays_12'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.13' to 'merge_arrays_13'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.14' to 'merge_arrays_14'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.15' to 'merge_arrays_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.16' to 'merge_arrays_16'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.17' to 'merge_arrays_17'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.18' to 'merge_arrays_18'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.19' to 'merge_arrays_19'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.2' to 'merge_arrays_1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_1' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_3' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_4' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_5' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_6' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_7' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_8' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_9' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_10' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_11' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_12' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_13' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_14' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_15' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_16' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_17' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_18' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_19' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:75:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:119:68)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:130:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:121:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file sort_seperate_bucket/merge_sort.c
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.7 seconds. CPU system time: 3.34 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (sort_seperate_bucket/merge_sort.c:83:19) in function 'merge_sort_parallel' completely with a factor of 22 (sort_seperate_bucket/merge_sort.c:74:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (sort_seperate_bucket/merge_sort.c:77:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.97 seconds. CPU system time: 1.1 seconds. Elapsed time: 5.08 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.081 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort_parallel' (sort_seperate_bucket/merge_sort.c:74:1), detected/extracted 24 process function(s): 
	 'merge_arrays.1.1'
	 'merge_arrays.2'
	 'merge_arrays.3'
	 'merge_arrays.4'
	 'merge_arrays.5'
	 'merge_arrays.6'
	 'merge_arrays.7'
	 'merge_arrays.8'
	 'merge_arrays.9'
	 'merge_arrays.10'
	 'merge_arrays.11'
	 'merge_arrays.12'
	 'merge_arrays.13'
	 'merge_arrays.14'
	 'merge_arrays.15'
	 'merge_arrays.16'
	 'merge_arrays.17'
	 'merge_arrays.18'
	 'merge_arrays.19'
	 'merge_arrays.20'
	 'merge_arrays.21'
	 'merge_arrays.22'
	 'merge_arrays.23'
	 'merge_arrays.1.2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.23'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.22'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.21'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.20'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.19'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.18'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.15'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.14'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.13'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.12'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/merge_sort.c:38:6) to (sort_seperate_bucket/merge_sort.c:47:2) in function 'merge_arrays.1.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (sort_seperate_bucket/merge_sort.c:57:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.1' to 'merge_arrays_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.2' to 'merge_arrays_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.3' to 'merge_arrays_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.4' to 'merge_arrays_4'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.5' to 'merge_arrays_5'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.6' to 'merge_arrays_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.7' to 'merge_arrays_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.8' to 'merge_arrays_8'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.9' to 'merge_arrays_9'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.10' to 'merge_arrays_10'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.11' to 'merge_arrays_11'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.12' to 'merge_arrays_12'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.13' to 'merge_arrays_13'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.14' to 'merge_arrays_14'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.15' to 'merge_arrays_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.16' to 'merge_arrays_16'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.17' to 'merge_arrays_17'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.18' to 'merge_arrays_18'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.19' to 'merge_arrays_19'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.20' to 'merge_arrays_20'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.21' to 'merge_arrays_21'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.22' to 'merge_arrays_22'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.23' to 'merge_arrays_23'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1.2' to 'merge_arrays_1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1_1' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_3' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_4' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_5' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_6' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_7' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_8' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_9' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_10' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_11' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_12' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_13' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_14' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_15' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_16' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_17' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_18' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_19' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_20' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_21' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_22' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_23' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.382 GB.
