###############################################
[36m[INFO]: 
	 ___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|   | |  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	| O | |   _/    _]|  |  || |___ |     ||  |  ||    _]
	|   | |  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[39m
[36m[INFO]: Version: 2021.09.19_20.25.16[39m
[36m[INFO]: Running non-interactively[39m
[36m[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl[39m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[39m
[36m[INFO]: PDKs root directory: /home/cmaier/EDA/OpenLane/pdks[39m
[36m[INFO]: PDK: sky130A[39m
[36m[INFO]: Setting PDKPATH to /home/cmaier/EDA/OpenLane/pdks/sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd[39m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[39m
[36m[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example[39m
[36m[INFO]: Preparing LEF Files[39m
[36m[INFO]: Extracting the number of available metal layers from /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef[39m
[36m[INFO]: The number of available metal layers is 6[39m
[36m[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5[39m
[36m[INFO]: Merging LEF Files...[39m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__decap_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__decap_12.lef: MACROs matched found: 1
sky130_ef_sc_hd__fill_8.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_8.lef: MACROs matched found: 1
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
sky130_ef_sc_hd__fill_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_12.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[39m
[36m[INFO]: Generating Exclude List...[39m
[36m[INFO]: Storing configs into config.tcl ...[39m
[36m[INFO]: Preparation complete[39m
[36m[INFO]: Running Synthesis...[39m
[36m[INFO]: current step index: 1[39m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 d061b0e, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/cmaier/EDA/caravel_user_project/caravel/verilog/rtl/defines.v
Parsing SystemVerilog input from `/home/cmaier/EDA/caravel_user_project/caravel/verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \counter
Parameter \BITS = 32

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\counter\BITS=s32'00000000000000000000000000100000'.

4.3. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=s32'00000000000000000000000000100000

4.4. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=s32'00000000000000000000000000100000
Removing unused module `\counter'.
Removed 1 unused modules.

5. Executing TRIBUF pass.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=s32'00000000000000000000000000100000

6.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=s32'00000000000000000000000000100000
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18 in module $paramod\counter\BITS=s32'00000000000000000000000000100000.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
     1/6: $0\count[31:0] [31:24]
     2/6: $0\count[31:0] [15:8]
     3/6: $0\count[31:0] [7:0]
     4/6: $0\count[31:0] [23:16]
     5/6: $0\ready[0:0]
     6/6: $0\rdata[31:0]

6.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

6.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\counter\BITS=s32'00000000000000000000000000100000.\rdata' using process `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
  created $dff cell `$procdff$86' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=s32'00000000000000000000000000100000.\count' using process `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
  created $dff cell `$procdff$87' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=s32'00000000000000000000000000100000.\ready' using process `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
  created $dff cell `$procdff$88' with positive edge clock.

6.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
Removing empty process `$paramod\counter\BITS=s32'00000000000000000000000000100000.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$18'.
Cleaned up 8 empty switches.

6.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\counter\BITS=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~6 debug messages>

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 3 unused cells and 38 unused wires.
<suppressed ~4 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.9. Rerunning OPT passes. (Maybe there is more to do..)

6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.7.13. Executing OPT_DFF pass (perform DFF optimizations).

6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.16. Finished OPT passes. (There is nothing left to do.)

6.8. Executing FSM pass (extract and optimize FSM).

6.8.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.9. Executing OPT pass (performing simple optimizations).

6.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\counter.$procdff$88 ($dff) from module user_proj_example (D = $flatten\counter.$procmux$75_Y, Q = \counter.ready, rval = 1'0).
Adding SRST signal on $flatten\counter.$procdff$87 ($dff) from module user_proj_example (D = { $flatten\counter.$procmux$33_Y $flatten\counter.$procmux$69_Y $flatten\counter.$procmux$45_Y $flatten\counter.$procmux$57_Y }, Q = \counter.count, rval = 0).
Adding EN signal on $flatten\counter.$procdff$86 ($dff) from module user_proj_example (D = \counter.count, Q = \counter.rdata).

6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 7 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

6.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.13. Executing OPT_DFF pass (perform DFF optimizations).

6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.16. Finished OPT passes. (There is nothing left to do.)

6.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:149$21 ($add).

6.11. Executing PEEPOPT pass (run peephole optimizers).

6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:149$21 ($add).
  creating $alu model for $macc $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:149$21.
  creating $alu cell for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:149$21: $auto$alumacc.cc:485:replace_alu$96
  created 1 $alu and 0 $macc cells.

6.14. Executing SHARE pass (SAT-based resource sharing).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.6. Executing OPT_DFF pass (perform DFF optimizations).

6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.9. Finished OPT passes. (There is nothing left to do.)

6.16. Executing MEMORY pass.

6.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~4 debug messages>

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.18.3. Executing OPT_DFF pass (perform DFF optimizations).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.6. Executing OPT_SHARE pass.

6.20.7. Executing OPT_DFF pass (perform DFF optimizations).

6.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.10. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~396 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~183 debug messages>

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.22.3. Executing OPT_DFF pass (perform DFF optimizations).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 36 unused cells and 116 unused wires.
<suppressed ~37 debug messages>

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 351 gates and 493 wires to a netlist network with 142 inputs and 36 outputs.

6.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       37
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:               MUX cells:      129
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:       31
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       46
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      315
ABC RESULTS:           input signals:      142
ABC RESULTS:          output signals:       36
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~37 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.24.3. Executing OPT_DFF pass (perform DFF optimizations).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 2 unused cells and 205 unused wires.
<suppressed ~9 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

6.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

6.26. Printing statistics.

=== user_proj_example ===

   Number of wires:                342
   Number of wire bits:           1149
   Number of public wires:          29
   Number of public wire bits:     836
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                380
     $_ANDNOT_                      25
     $_AND_                         37
     $_DFFE_PP_                     32
     $_MUX_                        129
     $_NAND_                        14
     $_NOR_                         31
     $_ORNOT_                        1
     $_OR_                          46
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

6.27. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

7. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/post_techmap.dot'.
Dumping module user_proj_example to page 1.

8. Executing SHARE pass (SAT-based resource sharing).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 10 unused wires.
<suppressed ~10 debug messages>

11. Printing statistics.

=== user_proj_example ===

   Number of wires:                332
   Number of wire bits:            922
   Number of public wires:          19
   Number of public wire bits:     609
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                380
     $_ANDNOT_                      25
     $_AND_                         37
     $_DFFE_PP_                     32
     $_MUX_                        129
     $_NAND_                        14
     $_NOR_                         31
     $_ORNOT_                        1
     $_OR_                          46
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

mapping tbuf

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13. Executing SIMPLEMAP pass (map simple cells to gate primitives).

14. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module user_proj_example..
  Treeifying 129 MUXes:
    Found tree with 1 MUXes at root $abc$996$new_n445_.
    Found tree with 1 MUXes at root $abc$996$new_n437_.
    Found tree with 1 MUXes at root $abc$996$new_n460_.
    Found tree with 1 MUXes at root $abc$996$new_n453_.
    Found tree with 1 MUXes at root $abc$996$new_n469_.
    Found tree with 1 MUXes at root $abc$996$new_n420_.
    Found tree with 1 MUXes at root $abc$996$new_n484_.
    Found tree with 1 MUXes at root $abc$996$new_n427_.
    Found tree with 1 MUXes at root $abc$996$new_n406_.
    Found tree with 1 MUXes at root $abc$996$new_n413_.
    Found tree with 1 MUXes at root $abc$996$new_n491_.
    Found tree with 1 MUXes at root $abc$996$new_n476_.
    Found tree with 1 MUXes at root $abc$996$new_n385_.
    Found tree with 1 MUXes at root $abc$996$new_n392_.
    Found tree with 1 MUXes at root \counter.reset.
    Found tree with 1 MUXes at root \counter.clk.
    Found tree with 1 MUXes at root $abc$996$new_n399_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[2].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[1].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[0].
    Found tree with 1 MUXes at root $abc$996$new_n377_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[7].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[6].
    Found tree with 1 MUXes at root $abc$996$new_n280_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[5].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[4].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[3].
    Found tree with 1 MUXes at root $abc$996$new_n337_.
    Found tree with 1 MUXes at root $abc$996$new_n371_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[2].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[1].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$57_Y[0].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[7].
    Found tree with 1 MUXes at root $abc$996$new_n272_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[6].
    Found tree with 1 MUXes at root $abc$996$new_n331_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[5].
    Found tree with 1 MUXes at root $abc$996$new_n364_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[4].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[3].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[2].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[1].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$69_Y[0].
    Found tree with 1 MUXes at root $abc$996$new_n264_.
    Found tree with 1 MUXes at root $abc$996$new_n357_.
    Found tree with 1 MUXes at root $abc$996$new_n319_.
    Found tree with 1 MUXes at root $abc$996$new_n350_.
    Found tree with 1 MUXes at root $abc$996$new_n344_.
    Found tree with 1 MUXes at root $abc$996$new_n311_.
    Found tree with 1 MUXes at root $abc$996$new_n303_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[7].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[6].
    Found tree with 1 MUXes at root $abc$996$new_n296_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[5].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[4].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[3].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[2].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[1].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$33_Y[0].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[7].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[6].
    Found tree with 1 MUXes at root $abc$996$new_n287_.
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[5].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[4].
    Found tree with 3 MUXes at root $abc$996$flatten\counter.$procmux$45_Y[3].
    Finished treeification: Found 65 trees.
  Covering trees:
    Replaced tree at $abc$996$new_n445_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n437_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n460_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n453_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n469_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n420_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n484_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n427_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n406_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n413_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n491_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n476_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n385_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n392_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \counter.reset: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \counter.clk: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n399_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n377_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[7]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n280_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n337_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n371_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$57_Y[0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[7]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n272_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n331_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n364_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$69_Y[0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n264_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n357_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n319_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n350_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n344_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n311_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n303_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[7]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n296_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$33_Y[0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[7]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[6]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$new_n287_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$996$flatten\counter.$procmux$45_Y[3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
  Added a total of 4 decoder MUXes.
<suppressed ~2194 debug messages>

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
Using template \$_MUX4_ for cells of type $_MUX4_.
No more expansions possible.
<suppressed ~35 debug messages>

16. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17. Executing TECHMAP pass (map to technology primitives).

17.1. Executing Verilog-2005 frontend: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

17.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~40 debug messages>

18. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19. Executing TECHMAP pass (map to technology primitives).

19.1. Executing Verilog-2005 frontend: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

21. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

21.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 65 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

22. Printing statistics.

=== user_proj_example ===

   Number of wires:                773
   Number of wire bits:           1363
   Number of public wires:          19
   Number of public wire bits:     609
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                385
     $_ANDNOT_                      25
     $_AND_                         37
     $_MUX_                         65
     $_NAND_                        14
     $_NOR_                         31
     $_ORNOT_                        1
     $_OR_                          46
     $_XNOR_                        15
     $_XOR_                         17
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__mux2_1        37
     sky130_fd_sc_hd__mux4_1        32

[INFO]: ABC: WireLoad : S_4

23. Executing ABC pass (technology mapping using ABC).

23.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-dqZXYz/input.blif'..
Extracted 251 gates and 421 wires to a netlist network with 169 inputs and 135 outputs.

23.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-dqZXYz/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-dqZXYz/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-dqZXYz/input.blif 
ABC: + read_lib -w /project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.14 sec
ABC: Memory =    7.77 MB. Time =     0.14 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 390 has dup fanin 354.
ABC: Node 390 has dup fanin 354.
ABC: Node 391 has dup fanin 354.
ABC: Node 391 has dup fanin 354.
ABC: Node 392 has dup fanin 354.
ABC: Node 392 has dup fanin 354.
ABC: Node 393 has dup fanin 354.
ABC: Node 393 has dup fanin 354.
ABC: Node 394 has dup fanin 354.
ABC: Node 394 has dup fanin 354.
ABC: Node 395 has dup fanin 354.
ABC: Node 395 has dup fanin 354.
ABC: Node 396 has dup fanin 354.
ABC: Node 396 has dup fanin 354.
ABC: Node 397 has dup fanin 354.
ABC: Node 397 has dup fanin 354.
ABC: Node 398 has dup fanin 354.
ABC: Node 398 has dup fanin 354.
ABC: Node 399 has dup fanin 354.
ABC: Node 399 has dup fanin 354.
ABC: Node 400 has dup fanin 354.
ABC: Node 400 has dup fanin 354.
ABC: Node 401 has dup fanin 354.
ABC: Node 401 has dup fanin 354.
ABC: Node 403 has dup fanin 354.
ABC: Node 403 has dup fanin 354.
ABC: Node 404 has dup fanin 354.
ABC: Node 404 has dup fanin 354.
ABC: Node 405 has dup fanin 354.
ABC: Node 405 has dup fanin 354.
ABC: Node 406 has dup fanin 354.
ABC: Node 406 has dup fanin 354.
ABC: Node 452 has dup fanin 96.
ABC: Node 452 has dup fanin 408.
ABC: Node 452 has dup fanin 96.
ABC: Node 452 has dup fanin 408.
ABC: Node 457 has dup fanin 92.
ABC: Node 457 has dup fanin 410.
ABC: Node 457 has dup fanin 92.
ABC: Node 457 has dup fanin 410.
ABC: Node 466 has dup fanin 86.
ABC: Node 466 has dup fanin 463.
ABC: Node 466 has dup fanin 86.
ABC: Node 466 has dup fanin 463.
ABC: + upsize -D 10000 
ABC: Current delay (4730.92 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    253 ( 25.7 %)   Cap =  9.4 ff ( 11.8 %)   Area =     1958.13 ( 60.9 %)   Delay =  4196.51 ps  (  8.7 %)               
ABC: Path  0 --      96 : 0    5 pi                       A =   0.00  Df =  23.1  -15.2 ps  S =  39.3 ps  Cin =  0.0 ff  Cout =  19.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     428 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =  75.6   -8.5 ps  S =  57.2 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 295.7 ff  G =  155  
ABC: Path  2 --     429 : 1    4 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 137.1  -26.7 ps  S =  55.0 ps  Cin =  4.5 ff  Cout =  10.5 ff  Cmax = 331.4 ff  G =  224  
ABC: Path  3 --     430 : 3    4 sky130_fd_sc_hd__and3_2  A =   7.51  Df = 355.4  -16.7 ps  S =  92.0 ps  Cin =  1.5 ff  Cout =  13.4 ff  Cmax = 309.5 ff  G =  860  
ABC: Path  4 --     431 : 4    3 sky130_fd_sc_hd__and4b_2 A =  11.26  Df = 611.9  -16.3 ps  S =  81.5 ps  Cin =  1.6 ff  Cout =   8.6 ff  Cmax = 297.6 ff  G =  527  
ABC: Path  5 --     432 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 675.4   -2.9 ps  S =  57.6 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 295.7 ff  G =  155  
ABC: Path  6 --     433 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 728.1  -18.3 ps  S =  41.0 ps  Cin =  4.5 ff  Cout =   7.2 ff  Cmax = 331.4 ff  G =  152  
ABC: Path  7 --     434 : 2    4 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 789.3   -4.8 ps  S =  73.6 ps  Cin =  4.4 ff  Cout =  10.5 ff  Cmax = 295.7 ff  G =  225  
ABC: Path  8 --     435 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =1250.8 -315.7 ps  S = 114.0 ps  Cin =  1.5 ff  Cout =  14.4 ff  Cmax = 310.4 ff  G =  904  
ABC: Path  9 --     436 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df =1330.0 -354.7 ps  S =  49.8 ps  Cin =  4.5 ff  Cout =   6.3 ff  Cmax = 331.4 ff  G =  133  
ABC: Path 10 --     437 : 3    3 sky130_fd_sc_hd__and3_2  A =   7.51  Df =1525.9 -337.9 ps  S =  70.3 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  552  
ABC: Path 11 --     438 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1586.7 -324.1 ps  S =  57.3 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 295.7 ff  G =  155  
ABC: Path 12 --     439 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df =1638.8 -339.0 ps  S =  40.9 ps  Cin =  4.5 ff  Cout =   7.2 ff  Cmax = 331.4 ff  G =  152  
ABC: Path 13 --     440 : 2    5 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1711.5 -320.6 ps  S =  96.6 ps  Cin =  4.4 ff  Cout =  15.2 ff  Cmax = 295.7 ff  G =  325  
ABC: Path 14 --     456 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2315.7 -764.2 ps  S = 143.1 ps  Cin =  1.5 ff  Cout =  14.2 ff  Cmax = 310.4 ff  G =  896  
ABC: Path 15 --     476 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2944.4-1237.6 ps  S = 143.1 ps  Cin =  1.5 ff  Cout =  14.2 ff  Cmax = 310.4 ff  G =  896  
ABC: Path 16 --     540 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3574.4-1711.5 ps  S = 144.1 ps  Cin =  1.5 ff  Cout =  14.4 ff  Cmax = 310.4 ff  G =  915  
ABC: Path 17 --     541 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df =3662.8-1759.6 ps  S =  55.5 ps  Cin =  4.5 ff  Cout =   6.3 ff  Cmax = 331.4 ff  G =  133  
ABC: Path 18 --     548 : 3    4 sky130_fd_sc_hd__and3_2  A =   7.51  Df =3871.4-1747.6 ps  S =  81.3 ps  Cin =  1.5 ff  Cout =  11.1 ff  Cmax = 309.5 ff  G =  710  
ABC: Path 19 --     555 : 5    1 sky130_fd_sc_hd__a32o_2  A =  11.26  Df =4196.5  -91.9 ps  S = 123.2 ps  Cin =  2.3 ff  Cout =  17.6 ff  Cmax = 264.6 ff  G =  755  
ABC: Start-point = pi95 (\io_out [0]).  End-point = po132 ($abc$996$new_n490_).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  169/  135  lat =    0  nd =   253  edge =    637  area =1958.13  delay =20.00  lev = 20
ABC: + write_blif /tmp/yosys-abc-dqZXYz/output.blif 

23.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:        internal signals:      117
ABC RESULTS:           input signals:      169
ABC RESULTS:          output signals:      135
Removing temp directory.

24. Executing SETUNDEF pass (replace undef values with defined constants).

25. Executing HILOMAP pass (mapping to constant drivers).

26. Executing SPLITNETS pass (splitting up multi-bit signals).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 963 unused wires.
<suppressed ~2 debug messages>

28. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$1984: \io_oeb [36] -> \io_oeb [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$1985: \io_oeb [36] -> \io_oeb [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$1986: \io_oeb [36] -> \io_oeb [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$1987: \io_oeb [36] -> \io_oeb [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$1988: \io_oeb [36] -> \io_oeb [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$1989: \io_oeb [36] -> \io_oeb [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$1990: \io_oeb [36] -> \io_oeb [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$1991: \io_oeb [36] -> \io_oeb [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$1992: \io_oeb [36] -> \io_oeb [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$1993: \io_oeb [36] -> \io_oeb [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$1994: \io_oeb [36] -> \io_oeb [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$1995: \io_oeb [36] -> \io_oeb [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$1996: \io_oeb [36] -> \io_oeb [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$1997: \io_oeb [36] -> \io_oeb [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$1998: \io_oeb [36] -> \io_oeb [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$1999: \io_oeb [36] -> \io_oeb [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2000: \io_oeb [36] -> \io_oeb [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2001: \io_oeb [36] -> \io_oeb [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2002: \io_oeb [36] -> \io_oeb [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2003: \io_oeb [36] -> \io_oeb [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2004: \io_oeb [36] -> \io_oeb [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2005: \io_oeb [36] -> \io_oeb [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2006: \io_oeb [36] -> \io_oeb [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2007: \io_oeb [36] -> \io_oeb [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2008: \io_oeb [36] -> \io_oeb [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2009: \io_oeb [36] -> \io_oeb [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2010: \io_oeb [36] -> \io_oeb [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2011: \io_oeb [36] -> \io_oeb [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2012: \io_oeb [36] -> \io_oeb [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2013: \io_oeb [36] -> \io_oeb [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2014: \io_oeb [36] -> \io_oeb [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2015: \io_oeb [36] -> \io_oeb [31]
Added user_proj_example.$auto$insbuf.cc:79:execute$2016: \io_oeb [36] -> \io_oeb [32]
Added user_proj_example.$auto$insbuf.cc:79:execute$2017: \io_oeb [36] -> \io_oeb [33]
Added user_proj_example.$auto$insbuf.cc:79:execute$2018: \io_oeb [36] -> \io_oeb [34]
Added user_proj_example.$auto$insbuf.cc:79:execute$2019: \io_oeb [36] -> \io_oeb [35]
Added user_proj_example.$auto$insbuf.cc:79:execute$2020: \io_out [0] -> \la_data_out [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$2021: \io_out [1] -> \la_data_out [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$2022: \io_out [2] -> \la_data_out [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$2023: \io_out [3] -> \la_data_out [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$2024: \io_out [4] -> \la_data_out [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$2025: \io_out [5] -> \la_data_out [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$2026: \io_out [6] -> \la_data_out [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$2027: \io_out [7] -> \la_data_out [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$2028: \io_out [8] -> \la_data_out [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$2029: \io_out [9] -> \la_data_out [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$2030: \io_out [10] -> \la_data_out [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$2031: \io_out [11] -> \la_data_out [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$2032: \io_out [12] -> \la_data_out [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$2033: \io_out [13] -> \la_data_out [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$2034: \io_out [14] -> \la_data_out [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$2035: \io_out [15] -> \la_data_out [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2036: \io_out [16] -> \la_data_out [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2037: \io_out [17] -> \la_data_out [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2038: \io_out [18] -> \la_data_out [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2039: \io_out [19] -> \la_data_out [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2040: \io_out [20] -> \la_data_out [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2041: \io_out [21] -> \la_data_out [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2042: \io_out [22] -> \la_data_out [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2043: \io_out [23] -> \la_data_out [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2044: \io_out [24] -> \la_data_out [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2045: \io_out [25] -> \la_data_out [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2046: \io_out [26] -> \la_data_out [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2047: \io_out [27] -> \la_data_out [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2048: \io_out [28] -> \la_data_out [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2049: \io_out [29] -> \la_data_out [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2050: \io_out [30] -> \la_data_out [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2051: \io_out [31] -> \la_data_out [31]

29. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\irq [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

30. Printing statistics.

=== user_proj_example ===

   Number of wires:                338
   Number of wire bits:            928
   Number of public wires:          18
   Number of public wire bits:     608
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                561
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21oi_2        9
     sky130_fd_sc_hd__a22o_2        32
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2         5
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and3b_2       32
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         38
     sky130_fd_sc_hd__buf_2         68
     sky130_fd_sc_hd__conb_1       106
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         27
     sky130_fd_sc_hd__mux2_1        37
     sky130_fd_sc_hd__mux4_1        32
     sky130_fd_sc_hd__nand2_2        9
     sky130_fd_sc_hd__nor2_2         8
     sky130_fd_sc_hd__nor2b_2       34
     sky130_fd_sc_hd__o21a_2        12
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o221a_2        8
     sky130_fd_sc_hd__o22a_2        10
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or4_2          3

   Chip area for module '\user_proj_example': 5336.368000

31. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 240 unique messages, 240 total
End of script. Logfile hash: a231cf3e04, CPU: user 1.54s system 0.03s, MEM: 45.46 MB peak
Yosys 0.9+4052 (git sha1 d061b0e, gcc 8.3.1 -fPIC -Os)
Time spent: 35% 2x abc (0 sec), 23% 4x stat (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 2[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.13    9.78 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.00                           _283_ (net)
                  0.09    0.00    9.78 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.06    0.41   10.19 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _100_ (net)
                  0.06    0.00   10.19 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.65   10.84 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.12    0.00   10.84 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.94 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.94 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.07    0.32   12.27 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.07    0.00   12.27 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.27   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 -2.56   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.13    9.78 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.00                           _283_ (net)
                  0.09    0.00    9.78 v _567_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.21    9.99 v _567_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _098_ (net)
                  0.05    0.00    9.99 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.63 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _314_ (net)
                  0.12    0.00   10.63 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.74 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.13    0.00   11.74 v _322_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   12.06 v _322_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _165_ (net)
                  0.08    0.00   12.06 v _879_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 -2.36   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_2)
                  0.05    0.31    9.96 v _564_/X (sky130_fd_sc_hd__o21ba_2)
     1    0.00                           _096_ (net)
                  0.05    0.00    9.96 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.60 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _313_ (net)
                  0.12    0.00   10.60 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.71 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.13    0.00   11.71 v _323_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   12.03 v _323_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _164_ (net)
                  0.08    0.00   12.03 v _878_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.03   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 -2.33   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.20    1.11    8.64 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.20    0.00    8.64 v _550_/B (sky130_fd_sc_hd__or2_2)
                  0.13    0.70    9.35 v _550_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _275_ (net)
                  0.13    0.00    9.35 v _551_/B1_N (sky130_fd_sc_hd__a21boi_2)
                  0.07    0.33    9.67 v _551_/Y (sky130_fd_sc_hd__a21boi_2)
     1    0.00                           _090_ (net)
                  0.07    0.00    9.67 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.65   10.32 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _310_ (net)
                  0.12    0.00   10.32 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.43 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.13    0.00   11.43 v _326_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.75 v _326_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _161_ (net)
                  0.08    0.00   11.75 v _875_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.75   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.75   data arrival time
-----------------------------------------------------------------------------
                                 -2.05   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _560_/B (sky130_fd_sc_hd__nor2_2)
                  0.19    0.26    9.31 ^ _560_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _281_ (net)
                  0.19    0.00    9.31 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.09    9.40 v _561_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _094_ (net)
                  0.06    0.00    9.40 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.04 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _312_ (net)
                  0.12    0.00   10.04 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.15 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.13    0.00   11.15 v _324_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.47 v _324_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _163_ (net)
                  0.08    0.00   11.47 v _877_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.47   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 -1.77   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.05    0.06    9.28 v _557_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _092_ (net)
                  0.05    0.00    9.28 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    9.92 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _311_ (net)
                  0.12    0.00    9.92 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.03 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.13    0.00   11.03 v _325_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.35 v _325_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _162_ (net)
                  0.08    0.00   11.35 v _876_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.35   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -1.65   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.20    1.11    8.64 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.20    0.00    8.64 v _547_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.26    8.91 v _547_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _088_ (net)
                  0.05    0.00    8.91 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    9.55 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _309_ (net)
                  0.12    0.00    9.55 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.66 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.13    0.00   10.66 v _328_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   10.98 v _328_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _160_ (net)
                  0.08    0.00   10.98 v _874_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.98   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.98   data arrival time
-----------------------------------------------------------------------------
                                 -1.28   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _492_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.40    7.94 v _492_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _049_ (net)
                  0.06    0.00    7.94 v _777_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    8.58 v _777_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _292_ (net)
                  0.12    0.00    8.58 v _795_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.68 v _795_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _032_ (net)
                  0.13    0.00    9.68 v _330_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   10.01 v _330_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _158_ (net)
                  0.08    0.00   10.01 v _872_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.01   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _873_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _540_/B (sky130_fd_sc_hd__nor2_2)
                  0.19    0.26    7.80 ^ _540_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _270_ (net)
                  0.19    0.00    7.80 ^ _541_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.09    7.89 v _541_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _085_ (net)
                  0.06    0.00    7.89 v _752_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    8.53 v _752_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _308_ (net)
                  0.12    0.00    8.53 v _810_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.64 v _810_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _001_ (net)
                  0.13    0.00    9.64 v _329_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32    9.96 v _329_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _159_ (net)
                  0.08    0.00    9.96 v _873_/D (sky130_fd_sc_hd__dfxtp_2)
                                  9.96   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)


check_report_end
timing_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.13    9.78 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.00                           _283_ (net)
                  0.09    0.00    9.78 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.06    0.41   10.19 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _100_ (net)
                  0.06    0.00   10.19 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.65   10.84 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.12    0.00   10.84 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.94 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.94 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.07    0.32   12.27 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.07    0.00   12.27 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.27   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 -2.56   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.13    9.78 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.00                           _283_ (net)
                  0.09    0.00    9.78 v _567_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.21    9.99 v _567_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _098_ (net)
                  0.05    0.00    9.99 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.63 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _314_ (net)
                  0.12    0.00   10.63 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.74 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.13    0.00   11.74 v _322_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   12.06 v _322_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _165_ (net)
                  0.08    0.00   12.06 v _879_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 -2.36   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_2)
                  0.05    0.31    9.96 v _564_/X (sky130_fd_sc_hd__o21ba_2)
     1    0.00                           _096_ (net)
                  0.05    0.00    9.96 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.60 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _313_ (net)
                  0.12    0.00   10.60 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.71 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.13    0.00   11.71 v _323_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   12.03 v _323_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _164_ (net)
                  0.08    0.00   12.03 v _878_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.03   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 -2.33   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.20    1.11    8.64 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.20    0.00    8.64 v _550_/B (sky130_fd_sc_hd__or2_2)
                  0.13    0.70    9.35 v _550_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _275_ (net)
                  0.13    0.00    9.35 v _551_/B1_N (sky130_fd_sc_hd__a21boi_2)
                  0.07    0.33    9.67 v _551_/Y (sky130_fd_sc_hd__a21boi_2)
     1    0.00                           _090_ (net)
                  0.07    0.00    9.67 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.65   10.32 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _310_ (net)
                  0.12    0.00   10.32 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.43 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.13    0.00   11.43 v _326_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.75 v _326_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _161_ (net)
                  0.08    0.00   11.75 v _875_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.75   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.75   data arrival time
-----------------------------------------------------------------------------
                                 -2.05   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _560_/B (sky130_fd_sc_hd__nor2_2)
                  0.19    0.26    9.31 ^ _560_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _281_ (net)
                  0.19    0.00    9.31 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.09    9.40 v _561_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _094_ (net)
                  0.06    0.00    9.40 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64   10.04 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _312_ (net)
                  0.12    0.00   10.04 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.15 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.13    0.00   11.15 v _324_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.47 v _324_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _163_ (net)
                  0.08    0.00   11.47 v _877_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.47   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 -1.77   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.05    0.06    9.28 v _557_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _092_ (net)
                  0.05    0.00    9.28 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    9.92 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _311_ (net)
                  0.12    0.00    9.92 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.03 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.13    0.00   11.03 v _325_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   11.35 v _325_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _162_ (net)
                  0.08    0.00   11.35 v _876_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.35   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -1.65   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.20    1.11    8.64 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.20    0.00    8.64 v _547_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.26    8.91 v _547_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _088_ (net)
                  0.05    0.00    8.91 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    9.55 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _309_ (net)
                  0.12    0.00    9.55 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.66 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.13    0.00   10.66 v _328_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   10.98 v _328_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _160_ (net)
                  0.08    0.00   10.98 v _874_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.98   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.98   data arrival time
-----------------------------------------------------------------------------
                                 -1.28   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _492_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.40    7.94 v _492_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _049_ (net)
                  0.06    0.00    7.94 v _777_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    8.58 v _777_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _292_ (net)
                  0.12    0.00    8.58 v _795_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.68 v _795_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _032_ (net)
                  0.13    0.00    9.68 v _330_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32   10.01 v _330_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _158_ (net)
                  0.08    0.00   10.01 v _872_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.01   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _873_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _540_/B (sky130_fd_sc_hd__nor2_2)
                  0.19    0.26    7.80 ^ _540_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _270_ (net)
                  0.19    0.00    7.80 ^ _541_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.09    7.89 v _541_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _085_ (net)
                  0.06    0.00    7.89 v _752_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.64    8.53 v _752_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _308_ (net)
                  0.12    0.00    8.53 v _810_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.64 v _810_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _001_ (net)
                  0.13    0.00    9.64 v _329_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.08    0.32    9.96 v _329_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _159_ (net)
                  0.08    0.00    9.96 v _873_/D (sky130_fd_sc_hd__dfxtp_2)
                                  9.96   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)


timing_report_end
min_max_report
Startpoint: _844_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _844_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.22    0.22 ^ _844_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.02                           wbs_dat_o[28] (net)
                  0.08    0.00    0.22 ^ _371_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.02    0.08    0.31 ^ _371_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _130_ (net)
                  0.02    0.00    0.31 ^ _844_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.32    0.81    0.81 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.32    0.00    0.81 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.20    1.01 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    1.01 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    1.13 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.09    0.00    1.13 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.45    1.58 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _226_ (net)
                  0.16    0.00    1.58 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.15    0.56    2.14 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.15    0.00    2.14 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.28 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.10    0.00    2.28 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.38 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.07    0.00    2.38 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.12    0.13    2.51 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.12    0.00    2.51 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.10    3.61 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.23    0.00    3.61 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.76 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.09    0.00    3.76 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.13    0.41    4.18 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.13    0.00    4.18 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.13    4.31 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.10    0.00    4.31 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    4.41 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.07    0.00    4.41 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.16    4.57 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.15    0.00    4.57 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.46    6.03 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.30    0.00    6.03 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    7.53 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.30    0.00    7.53 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.30    1.51    9.05 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.30    0.00    9.05 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    9.22 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    9.22 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.14    0.44    9.65 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.14    0.00    9.65 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.13    9.78 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.00                           _283_ (net)
                  0.09    0.00    9.78 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.06    0.41   10.19 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _100_ (net)
                  0.06    0.00   10.19 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.65   10.84 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.12    0.00   10.84 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.94 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.94 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.07    0.32   12.27 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.07    0.00   12.27 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.27   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 -2.56   slack (VIOLATED)


min_max_report_end
check_slew
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_494_/A2_N                              1.50    2.19   -0.69 (VIOLATED)
_494_/B2                                1.50    2.19   -0.69 (VIOLATED)
_747_/A0                                1.50    2.19   -0.69 (VIOLATED)
_748_/A0                                1.50    2.19   -0.69 (VIOLATED)
_749_/A0                                1.50    2.19   -0.69 (VIOLATED)
_750_/A0                                1.50    2.19   -0.69 (VIOLATED)
_751_/S                                 1.50    2.19   -0.69 (VIOLATED)
_752_/S                                 1.50    2.19   -0.69 (VIOLATED)
_753_/S                                 1.50    2.19   -0.69 (VIOLATED)
_754_/S                                 1.50    2.19   -0.69 (VIOLATED)
_755_/S                                 1.50    2.19   -0.69 (VIOLATED)
_756_/S                                 1.50    2.19   -0.69 (VIOLATED)
_757_/S                                 1.50    2.19   -0.69 (VIOLATED)
_758_/S                                 1.50    2.19   -0.69 (VIOLATED)
_759_/S                                 1.50    2.19   -0.69 (VIOLATED)
_760_/S                                 1.50    2.19   -0.69 (VIOLATED)
_761_/S                                 1.50    2.19   -0.69 (VIOLATED)
_762_/S                                 1.50    2.19   -0.69 (VIOLATED)
_763_/S                                 1.50    2.19   -0.69 (VIOLATED)
_764_/S                                 1.50    2.19   -0.69 (VIOLATED)
_767_/S                                 1.50    2.19   -0.69 (VIOLATED)
_768_/S                                 1.50    2.19   -0.69 (VIOLATED)
_769_/S                                 1.50    2.19   -0.69 (VIOLATED)
_770_/S                                 1.50    2.19   -0.69 (VIOLATED)
_771_/S                                 1.50    2.19   -0.69 (VIOLATED)
_772_/S                                 1.50    2.19   -0.69 (VIOLATED)
_773_/S                                 1.50    2.19   -0.69 (VIOLATED)
_774_/S                                 1.50    2.19   -0.69 (VIOLATED)
_775_/S                                 1.50    2.19   -0.69 (VIOLATED)
_776_/S                                 1.50    2.19   -0.69 (VIOLATED)
_777_/S                                 1.50    2.19   -0.69 (VIOLATED)
_778_/S                                 1.50    2.19   -0.69 (VIOLATED)
_779_/S                                 1.50    2.19   -0.69 (VIOLATED)
_780_/S                                 1.50    2.19   -0.69 (VIOLATED)
_781_/S                                 1.50    2.19   -0.69 (VIOLATED)
_782_/S                                 1.50    2.19   -0.69 (VIOLATED)
_783_/S                                 1.50    2.19   -0.69 (VIOLATED)
_438_/X                                 1.51    2.19   -0.68 (VIOLATED)
_361_/Y                                 1.50    1.66   -0.17 (VIOLATED)
_747_/S                                 1.50    1.66   -0.16 (VIOLATED)
_748_/S                                 1.50    1.66   -0.16 (VIOLATED)
_749_/S                                 1.50    1.66   -0.16 (VIOLATED)
_750_/S                                 1.50    1.66   -0.16 (VIOLATED)
_784_/S1                                1.50    1.66   -0.16 (VIOLATED)
_785_/S1                                1.50    1.66   -0.16 (VIOLATED)
_786_/S1                                1.50    1.66   -0.16 (VIOLATED)
_787_/S1                                1.50    1.66   -0.16 (VIOLATED)
_788_/S1                                1.50    1.66   -0.16 (VIOLATED)
_789_/S1                                1.50    1.66   -0.16 (VIOLATED)
_790_/S1                                1.50    1.66   -0.16 (VIOLATED)
_791_/S1                                1.50    1.66   -0.16 (VIOLATED)
_792_/S1                                1.50    1.66   -0.16 (VIOLATED)
_793_/S1                                1.50    1.66   -0.16 (VIOLATED)
_794_/S1                                1.50    1.66   -0.16 (VIOLATED)
_795_/S1                                1.50    1.66   -0.16 (VIOLATED)
_796_/S1                                1.50    1.66   -0.16 (VIOLATED)
_797_/S1                                1.50    1.66   -0.16 (VIOLATED)
_798_/S1                                1.50    1.66   -0.16 (VIOLATED)
_799_/S1                                1.50    1.66   -0.16 (VIOLATED)
_800_/S1                                1.50    1.66   -0.16 (VIOLATED)
_801_/S1                                1.50    1.66   -0.16 (VIOLATED)
_802_/S1                                1.50    1.66   -0.16 (VIOLATED)
_803_/S1                                1.50    1.66   -0.16 (VIOLATED)
_804_/S1                                1.50    1.66   -0.16 (VIOLATED)
_805_/S1                                1.50    1.66   -0.16 (VIOLATED)
_806_/S1                                1.50    1.66   -0.16 (VIOLATED)
_807_/S1                                1.50    1.66   -0.16 (VIOLATED)
_808_/S1                                1.50    1.66   -0.16 (VIOLATED)
_809_/S1                                1.50    1.66   -0.16 (VIOLATED)
_810_/S1                                1.50    1.66   -0.16 (VIOLATED)
_811_/S1                                1.50    1.66   -0.16 (VIOLATED)
_812_/S1                                1.50    1.66   -0.16 (VIOLATED)
_813_/S1                                1.50    1.66   -0.16 (VIOLATED)
_814_/S1                                1.50    1.66   -0.16 (VIOLATED)
_815_/S1                                1.50    1.66   -0.16 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_438_/X                                 0.08    0.12   -0.04 (VIOLATED)
_361_/Y                                 0.09    0.10   -0.01 (VIOLATED)

check_slew_end
wns_report
wns -2.56
wns_report_end
tns_report
tns -14.55
tns_report_end
[36m[INFO]: Synthesis was successful[39m
[36m[INFO]: Running Floorplanning...[39m
[36m[INFO]: Running Initial Floorplanning...[39m
[36m[INFO]: current step index: 3[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO IFP-0001] Added 212 rows of 1932 sites.
[36m[INFO]: Core area width: 888.96[39m
[36m[INFO]: Core area height: 578.24[39m
[36m[INFO]: Final Vertical PDN Offset: 16.32[39m
[36m[INFO]: Final Horizontal PDN Offset: 16.65[39m
[36m[INFO]: Final Vertical PDN Pitch: 153.6[39m
[36m[INFO]: Final Horizontal PDN Pitch: 153.18[39m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def[39m
[36m[INFO]: current step index: 4[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 607 pins.
[INFO ODB-0131]     Created 561 components and 4049 component-terminals.
[INFO ODB-0133]     Created 928 nets and 1699 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def
Top-level design name: user_proj_example
Block boundaries: 0 0 900000 600000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def[39m
[36m[INFO]: Running Tap/Decap Insertion...[39m
[36m[INFO]: current step index: 5[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 607 pins.
[INFO ODB-0131]     Created 561 components and 4049 component-terminals.
[INFO ODB-0133]     Created 928 nets and 1699 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[WARNING TAP-0014] endcap_cpp option is deprecated.
[INFO TAP-0001] Found 0 macro blocks.
[INFO TAP-0002] Original rows: 212
[INFO TAP-0003] Created 0 rows for a total of 212 rows.
[INFO TAP-0004] Inserted 424 endcaps.
[INFO TAP-0005] Inserted 7276 tapcells.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def[39m
[36m[INFO]: Power planning the following nets[39m
[36m[INFO]: Power: vccd1[39m
[36m[INFO]: Ground: vssd1[39m
[36m[INFO]: Generating PDN...[39m
[36m[INFO]: current step index: 6[39m
[36m[INFO]: current step index: 7[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 607 pins.
[INFO ODB-0131]     Created 8261 components and 20297 component-terminals.
[INFO ODB-0133]     Created 928 nets and 1699 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO PDN-0008] Design name is user_proj_example.
[INFO PDN-0009] Reading technology data.
[INFO PDN-0011] ****** INFO ******
Type: stdcell, stdcell_grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 5.440 
    Straps
      Layer: met4  -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, CORE_macro_grid_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - stdcell_grid.
[INFO PDN-0015] Writing to database.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 21954.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vssd1 is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vssd1 = 22155.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vssd1 are connected.
[INFO PSM-0002] Output voltage file is specified as: /project/openlane/user_proj_example/runs/user_proj_example/reports/floorplan/7-pdn.pga.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 21954.
[WARNING PSM-0024] Instance _320_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _321_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _322_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _323_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _324_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _325_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _326_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _327_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _328_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _329_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _330_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _331_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _332_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _333_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _334_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _335_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _336_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _337_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _338_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _339_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _340_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _341_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _342_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _343_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _344_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _345_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _346_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _347_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _348_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _349_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _350_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _351_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _352_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _353_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _354_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _355_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _356_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _357_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _358_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _359_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _360_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _361_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _362_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _363_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _364_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _365_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _366_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _367_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _368_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _369_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _370_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _371_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _372_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _373_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _374_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _375_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _376_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _377_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _378_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _379_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _380_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _381_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _382_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _383_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _384_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _385_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _386_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _387_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _388_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _389_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _390_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _391_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _392_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _393_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _394_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _395_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _396_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _397_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _398_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _399_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _400_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _401_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _402_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _403_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _404_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _405_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _406_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _407_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _408_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _409_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _410_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _411_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _412_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _413_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _414_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _415_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _416_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _417_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _418_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _419_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _420_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _421_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _422_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _423_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _424_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _425_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _426_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _427_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _428_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _429_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _430_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _431_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _432_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _433_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _434_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _435_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _436_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _437_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _438_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _439_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _440_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _441_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _442_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _443_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _444_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _445_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _446_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _447_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _448_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _449_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _450_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _451_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _452_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _453_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _454_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _455_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _456_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _457_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _458_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _459_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _460_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _461_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _462_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _463_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _464_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _465_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _466_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _467_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _468_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _469_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _470_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _471_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _472_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _473_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _474_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _475_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _476_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _477_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _478_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _479_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _480_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _481_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _482_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _483_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _484_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _485_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _486_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _487_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _488_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _489_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _490_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _491_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _492_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _493_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _494_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _495_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _496_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _497_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _498_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _499_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _500_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _501_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _502_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _503_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _504_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _505_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _506_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _507_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _508_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _509_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _510_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _511_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _512_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _513_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _514_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _515_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _516_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _517_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _518_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _519_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _520_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _521_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _522_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _523_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _524_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _525_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _526_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _527_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _528_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _529_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _530_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _531_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _532_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _533_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _534_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _535_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _536_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _537_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _538_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _539_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _540_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _541_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _542_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _543_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _544_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _545_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _546_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _547_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _548_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _549_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _550_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _551_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _552_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _553_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _554_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _555_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _556_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _557_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _558_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _559_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _560_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _561_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _562_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _563_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _564_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _565_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _566_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _567_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _568_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _569_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _570_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _571_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _572_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _573_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _574_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _575_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _576_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _577_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _578_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _579_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _580_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _581_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _582_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _583_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _584_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _585_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _586_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _587_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _588_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _589_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _590_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _591_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _592_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _593_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _594_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _595_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _596_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _597_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _598_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _599_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _600_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _601_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _602_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _603_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _604_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _605_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _606_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _607_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _608_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _609_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _610_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _611_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _612_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _613_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _614_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _615_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _616_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _617_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _618_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _619_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _620_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _621_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _622_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _623_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _624_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _625_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _626_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _627_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _628_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _629_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _630_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _631_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _632_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _633_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _634_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _635_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _636_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _637_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _638_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _639_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _640_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _641_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _642_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _643_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _644_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _645_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _646_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _647_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _648_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _649_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _650_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _651_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _652_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _653_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _654_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _655_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _656_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _657_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _658_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _659_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _660_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _661_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _662_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _663_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _664_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _665_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _666_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _667_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _668_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _669_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _670_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _671_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _672_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _673_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _674_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _675_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _676_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _677_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _678_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _679_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _680_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _681_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _682_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _683_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _684_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _685_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _686_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _687_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _688_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _689_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _690_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _691_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _692_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _693_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _694_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _695_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _696_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _697_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _698_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _699_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _700_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _701_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _702_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _703_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _704_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _705_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _706_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _707_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _708_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _709_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _710_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _711_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _712_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _713_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _714_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _715_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _716_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _717_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _718_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _719_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _720_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _721_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _722_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _723_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _724_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _725_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _726_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _727_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _728_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _729_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _730_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _731_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _732_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _733_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _734_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _735_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _736_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _737_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _738_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _739_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _740_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _741_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _742_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _743_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _744_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _745_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _746_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _747_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _748_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _749_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _750_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _751_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _752_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _753_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _754_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _755_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _756_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _757_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _758_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _759_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _760_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _761_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _762_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _763_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _764_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _765_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _766_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _767_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _768_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _769_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _770_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _771_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _772_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _773_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _774_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _775_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _776_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _777_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _778_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _779_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _780_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _781_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _782_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _783_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _784_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _785_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _786_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _787_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _788_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _789_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _790_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _791_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _792_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _793_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _794_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _795_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _796_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _797_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _798_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _799_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _800_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _801_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _802_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _803_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _804_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _805_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _806_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _807_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _808_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _809_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _810_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _811_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _812_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _813_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _814_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _815_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _816_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _817_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _818_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _819_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _820_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _821_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _822_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _823_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _824_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _825_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _826_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _827_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _828_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _829_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _830_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _831_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _832_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _833_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _834_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _835_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _836_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _837_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _838_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _839_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _840_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _841_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _842_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _843_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _844_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _845_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _846_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _847_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _848_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _849_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _850_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _851_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _852_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _853_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _854_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _855_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _856_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _857_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _858_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _859_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _860_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _861_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _862_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _863_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _864_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _865_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _866_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _867_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _868_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _869_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _870_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _871_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _872_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _873_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _874_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _875_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _876_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _877_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _878_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _879_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _880_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop  : 3.96e-10 V
Worstcase IR drop: 1.51e-08 V
######################################
[36m[INFO]: PDN generation was successful.[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def[39m
[36m[INFO]: Running Placement...[39m
[36m[INFO]: Running Global Placement...[39m
[36m[INFO]: current step index: 8[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8261 components and 20297 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 18492 connections.
[INFO ODB-0133]     Created 928 nets and 1699 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 894240 587520
[INFO GPL-0006] NumInstances: 8261
[INFO GPL-0007] NumPlaceInstances: 561
[INFO GPL-0008] NumFixedInstances: 7700
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 928
[INFO GPL-0011] NumPins: 2306
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 900000 600000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 894240 587520
[INFO GPL-0016] CoreArea: 512471500800
[INFO GPL-0017] NonPlaceInstsArea: 10695257600
[INFO GPL-0018] PlaceInstsArea: 5336368000
[INFO GPL-0019] Util(%): 1.06
[INFO GPL-0020] StdInstsArea: 5336368000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00004533 HPWL: 195858460
[InitialPlace]  Iter: 2 CG Error: 0.00000029 HPWL: 104145028
[InitialPlace]  Iter: 3 CG Error: 0.00000010 HPWL: 68751754
[InitialPlace]  Iter: 4 CG Error: 0.00000010 HPWL: 60195126
[InitialPlace]  Iter: 5 CG Error: 0.00000009 HPWL: 57909620
[INFO GPL-0031] FillerInit: NumGCells: 2788
[INFO GPL-0032] FillerInit: NumGNets: 928
[INFO GPL-0033] FillerInit: NumGPins: 2306
[INFO GPL-0023] TargetDensity: 0.05
[INFO GPL-0024] AveragePlaceInstArea: 9512242
[INFO GPL-0025] IdealBinArea: 190244832
[INFO GPL-0026] IdealBinCnt: 2693
[INFO GPL-0027] TotalBinArea: 512471500800
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 13887 9010
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter: 1 overflow: 0.79943 HPWL: 65965600
[INFO GPL-0100] worst slack 1e+30
[WARNING GPL-0102] No slacks found. Timing-driven mode disabled.
[NesterovSolve] Iter: 10 overflow: 0.675924 HPWL: 63657718
[NesterovSolve] Iter: 20 overflow: 0.697223 HPWL: 62625894
[NesterovSolve] Iter: 30 overflow: 0.689294 HPWL: 62878339
[NesterovSolve] Iter: 40 overflow: 0.693187 HPWL: 62836924
[NesterovSolve] Iter: 50 overflow: 0.691217 HPWL: 62840367
[NesterovSolve] Finished with Overflow: 0.691580
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15   11.67 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _283_ (net)
                  0.21    0.00   11.67 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.08    0.49   12.16 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.01                           _100_ (net)
                  0.08    0.00   12.16 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73   12.89 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _315_ (net)
                  0.17    0.00   12.89 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.18   14.07 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.16    0.00   14.07 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.42 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.10    0.00   14.42 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.42   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.42   data arrival time
-----------------------------------------------------------------------------
                                 -4.44   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15   11.67 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _283_ (net)
                  0.21    0.00   11.67 v _567_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.07    0.29   11.96 v _567_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _098_ (net)
                  0.07    0.00   11.96 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.68 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.16    0.00   12.68 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   13.84 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.15    0.00   13.84 v _322_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.18 v _322_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _165_ (net)
                  0.10    0.00   14.19 v _879_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.19   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.19   data arrival time
-----------------------------------------------------------------------------
                                 -4.20   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_2)
                  0.07    0.34   11.86 v _564_/X (sky130_fd_sc_hd__o21ba_2)
     1    0.00                           _096_ (net)
                  0.07    0.00   11.86 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.58 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.16    0.00   12.58 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.74 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.16    0.00   13.74 v _323_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.09 v _323_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _164_ (net)
                  0.10    0.00   14.09 v _878_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.09   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.09   data arrival time
-----------------------------------------------------------------------------
                                 -4.10   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.21    1.13   10.47 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.21    0.00   10.47 v _550_/B (sky130_fd_sc_hd__or2_2)
                  0.14    0.71   11.18 v _550_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _275_ (net)
                  0.14    0.00   11.18 v _551_/B1_N (sky130_fd_sc_hd__a21boi_2)
                  0.08    0.34   11.52 v _551_/Y (sky130_fd_sc_hd__a21boi_2)
     1    0.00                           _090_ (net)
                  0.08    0.00   11.52 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.24 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.16    0.00   12.24 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.41 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.16    0.00   13.41 v _326_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.76 v _326_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _161_ (net)
                  0.10    0.00   13.76 v _875_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.76   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 -3.77   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _560_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.28   11.15 ^ _560_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _281_ (net)
                  0.21    0.00   11.15 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.11   11.26 v _561_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _094_ (net)
                  0.08    0.00   11.26 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   11.98 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.16    0.00   11.98 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.14 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.16    0.00   13.14 v _324_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.49 v _324_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _163_ (net)
                  0.10    0.00   13.49 v _877_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.49   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                 -3.51   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.08   11.14 v _557_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _092_ (net)
                  0.08    0.00   11.14 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   11.86 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _311_ (net)
                  0.16    0.00   11.86 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.03 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.16    0.00   13.03 v _325_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.38 v _325_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _162_ (net)
                  0.10    0.00   13.38 v _876_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.38   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 -3.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.21    1.13   10.47 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.21    0.00   10.47 v _547_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.06    0.28   10.75 v _547_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _088_ (net)
                  0.06    0.00   10.75 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71   11.46 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _309_ (net)
                  0.16    0.00   11.46 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   12.62 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.15    0.00   12.62 v _328_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   12.97 v _328_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _160_ (net)
                  0.10    0.00   12.97 v _874_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.97   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 -2.98   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _492_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.42    9.76 v _492_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _049_ (net)
                  0.06    0.00    9.76 v _777_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71   10.47 v _777_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _292_ (net)
                  0.16    0.00   10.48 v _795_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.65 v _795_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _032_ (net)
                  0.16    0.00   11.65 v _330_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   12.00 v _330_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _158_ (net)
                  0.10    0.00   12.00 v _872_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.00   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 -2.01   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _873_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _540_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.28    9.62 ^ _540_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _270_ (net)
                  0.21    0.00    9.62 ^ _541_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.10    9.72 v _541_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _085_ (net)
                  0.08    0.00    9.72 v _752_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   10.44 v _752_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _308_ (net)
                  0.16    0.00   10.44 v _810_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   11.60 v _810_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _001_ (net)
                  0.15    0.00   11.60 v _329_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.95 v _329_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _159_ (net)
                  0.10    0.00   11.95 v _873_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.95   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 -1.97   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _871_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _481_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.17    8.95 v _481_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _251_ (net)
                  0.23    0.00    8.95 v _486_/A2 (sky130_fd_sc_hd__o22a_2)
                  0.08    0.47    9.42 v _486_/X (sky130_fd_sc_hd__o22a_2)
     1    0.00                           _047_ (net)
                  0.08    0.00    9.42 v _780_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   10.14 v _780_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _291_ (net)
                  0.16    0.00   10.14 v _796_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.31 v _796_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _031_ (net)
                  0.16    0.00   11.31 v _331_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.66 v _331_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _157_ (net)
                  0.10    0.00   11.66 v _871_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.66   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _871_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.66   data arrival time
-----------------------------------------------------------------------------
                                 -1.67   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _870_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _481_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.17    8.95 v _481_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _251_ (net)
                  0.23    0.00    8.95 v _482_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.06    0.29    9.24 v _482_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _045_ (net)
                  0.06    0.00    9.24 v _781_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    9.95 v _781_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _290_ (net)
                  0.16    0.00    9.95 v _797_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.12 v _797_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _030_ (net)
                  0.16    0.00   11.12 v _332_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.47 v _332_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _156_ (net)
                  0.10    0.00   11.47 v _870_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.47   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 -1.48   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _868_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _472_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.42    8.20 v _472_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _041_ (net)
                  0.06    0.00    8.20 v _783_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    8.91 v _783_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _288_ (net)
                  0.16    0.00    8.91 v _799_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16   10.08 v _799_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _028_ (net)
                  0.16    0.00   10.08 v _335_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   10.42 v _335_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _154_ (net)
                  0.10    0.00   10.42 v _868_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.42   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _868_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _869_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _475_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.29    8.07 ^ _475_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _247_ (net)
                  0.21    0.00    8.07 ^ _476_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.11    8.17 v _476_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _043_ (net)
                  0.08    0.00    8.17 v _782_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    8.89 v _782_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _289_ (net)
                  0.16    0.00    8.89 v _798_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   10.05 v _798_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _029_ (net)
                  0.15    0.00   10.05 v _334_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   10.40 v _334_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _155_ (net)
                  0.10    0.00   10.40 v _869_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.40   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _869_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _867_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _461_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.15    7.38 v _461_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _239_ (net)
                  0.23    0.00    7.38 v _466_/A2 (sky130_fd_sc_hd__o22a_2)
                  0.07    0.47    7.85 v _466_/X (sky130_fd_sc_hd__o22a_2)
     1    0.00                           _039_ (net)
                  0.07    0.00    7.85 v _769_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    8.56 v _769_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _287_ (net)
                  0.16    0.00    8.56 v _800_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16    9.72 v _800_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _027_ (net)
                  0.16    0.00    9.72 v _336_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.09    0.34   10.06 v _336_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _153_ (net)
                  0.09    0.00   10.06 v _867_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _867_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


check_report_end
timing_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15   11.67 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _283_ (net)
                  0.21    0.00   11.67 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.08    0.49   12.16 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.01                           _100_ (net)
                  0.08    0.00   12.16 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73   12.89 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _315_ (net)
                  0.17    0.00   12.89 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.18   14.07 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.16    0.00   14.07 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.42 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.10    0.00   14.42 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.42   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.42   data arrival time
-----------------------------------------------------------------------------
                                 -4.44   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15   11.67 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _283_ (net)
                  0.21    0.00   11.67 v _567_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.07    0.29   11.96 v _567_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _098_ (net)
                  0.07    0.00   11.96 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.68 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.16    0.00   12.68 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   13.84 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.15    0.00   13.84 v _322_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.18 v _322_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _165_ (net)
                  0.10    0.00   14.19 v _879_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.19   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.19   data arrival time
-----------------------------------------------------------------------------
                                 -4.20   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_2)
                  0.07    0.34   11.86 v _564_/X (sky130_fd_sc_hd__o21ba_2)
     1    0.00                           _096_ (net)
                  0.07    0.00   11.86 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.58 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.16    0.00   12.58 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.74 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.16    0.00   13.74 v _323_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.09 v _323_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _164_ (net)
                  0.10    0.00   14.09 v _878_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.09   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.09   data arrival time
-----------------------------------------------------------------------------
                                 -4.10   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.21    1.13   10.47 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.21    0.00   10.47 v _550_/B (sky130_fd_sc_hd__or2_2)
                  0.14    0.71   11.18 v _550_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _275_ (net)
                  0.14    0.00   11.18 v _551_/B1_N (sky130_fd_sc_hd__a21boi_2)
                  0.08    0.34   11.52 v _551_/Y (sky130_fd_sc_hd__a21boi_2)
     1    0.00                           _090_ (net)
                  0.08    0.00   11.52 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   12.24 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.16    0.00   12.24 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.41 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.16    0.00   13.41 v _326_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.76 v _326_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _161_ (net)
                  0.10    0.00   13.76 v _875_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.76   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 -3.77   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _560_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.28   11.15 ^ _560_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _281_ (net)
                  0.21    0.00   11.15 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.11   11.26 v _561_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _094_ (net)
                  0.08    0.00   11.26 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   11.98 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.16    0.00   11.98 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.14 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.16    0.00   13.14 v _324_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.49 v _324_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _163_ (net)
                  0.10    0.00   13.49 v _877_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.49   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                 -3.51   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.08   11.14 v _557_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _092_ (net)
                  0.08    0.00   11.14 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   11.86 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _311_ (net)
                  0.16    0.00   11.86 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   13.03 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.16    0.00   13.03 v _325_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   13.38 v _325_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _162_ (net)
                  0.10    0.00   13.38 v _876_/D (sky130_fd_sc_hd__dfxtp_2)
                                 13.38   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 -3.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _546_/C (sky130_fd_sc_hd__or3_2)
                  0.21    1.13   10.47 v _546_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _273_ (net)
                  0.21    0.00   10.47 v _547_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.06    0.28   10.75 v _547_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _088_ (net)
                  0.06    0.00   10.75 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71   11.46 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _309_ (net)
                  0.16    0.00   11.46 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   12.62 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.15    0.00   12.62 v _328_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   12.97 v _328_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _160_ (net)
                  0.10    0.00   12.97 v _874_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.97   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 -2.98   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _492_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.42    9.76 v _492_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _049_ (net)
                  0.06    0.00    9.76 v _777_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71   10.47 v _777_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _292_ (net)
                  0.16    0.00   10.48 v _795_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.65 v _795_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _032_ (net)
                  0.16    0.00   11.65 v _330_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   12.00 v _330_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _158_ (net)
                  0.10    0.00   12.00 v _872_/D (sky130_fd_sc_hd__dfxtp_2)
                                 12.00   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 -2.01   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _873_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _540_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.28    9.62 ^ _540_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _270_ (net)
                  0.21    0.00    9.62 ^ _541_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.10    9.72 v _541_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _085_ (net)
                  0.08    0.00    9.72 v _752_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   10.44 v _752_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _308_ (net)
                  0.16    0.00   10.44 v _810_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   11.60 v _810_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _001_ (net)
                  0.15    0.00   11.60 v _329_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.95 v _329_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _159_ (net)
                  0.10    0.00   11.95 v _873_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.95   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 -1.97   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _871_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _481_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.17    8.95 v _481_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _251_ (net)
                  0.23    0.00    8.95 v _486_/A2 (sky130_fd_sc_hd__o22a_2)
                  0.08    0.47    9.42 v _486_/X (sky130_fd_sc_hd__o22a_2)
     1    0.00                           _047_ (net)
                  0.08    0.00    9.42 v _780_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72   10.14 v _780_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _291_ (net)
                  0.16    0.00   10.14 v _796_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.31 v _796_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _031_ (net)
                  0.16    0.00   11.31 v _331_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.66 v _331_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _157_ (net)
                  0.10    0.00   11.66 v _871_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.66   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _871_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.66   data arrival time
-----------------------------------------------------------------------------
                                 -1.67   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _870_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _481_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.17    8.95 v _481_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _251_ (net)
                  0.23    0.00    8.95 v _482_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.06    0.29    9.24 v _482_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _045_ (net)
                  0.06    0.00    9.24 v _781_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    9.95 v _781_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _290_ (net)
                  0.16    0.00    9.95 v _797_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   11.12 v _797_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _030_ (net)
                  0.16    0.00   11.12 v _332_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   11.47 v _332_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _156_ (net)
                  0.10    0.00   11.47 v _870_/D (sky130_fd_sc_hd__dfxtp_2)
                                 11.47   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 -1.48   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _868_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _472_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.06    0.42    8.20 v _472_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _041_ (net)
                  0.06    0.00    8.20 v _783_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    8.91 v _783_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _288_ (net)
                  0.16    0.00    8.91 v _799_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16   10.08 v _799_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _028_ (net)
                  0.16    0.00   10.08 v _335_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   10.42 v _335_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _154_ (net)
                  0.10    0.00   10.42 v _868_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.42   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _868_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _869_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _475_/B (sky130_fd_sc_hd__nor2_2)
                  0.21    0.29    8.07 ^ _475_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _247_ (net)
                  0.21    0.00    8.07 ^ _476_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.11    8.17 v _476_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _043_ (net)
                  0.08    0.00    8.17 v _782_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    8.89 v _782_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _289_ (net)
                  0.16    0.00    8.89 v _798_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   10.05 v _798_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _029_ (net)
                  0.15    0.00   10.05 v _334_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   10.40 v _334_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _155_ (net)
                  0.10    0.00   10.40 v _869_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.40   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _869_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _867_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _461_/C (sky130_fd_sc_hd__or3_2)
                  0.23    1.15    7.38 v _461_/X (sky130_fd_sc_hd__or3_2)
     4    0.01                           _239_ (net)
                  0.23    0.00    7.38 v _466_/A2 (sky130_fd_sc_hd__o22a_2)
                  0.07    0.47    7.85 v _466_/X (sky130_fd_sc_hd__o22a_2)
     1    0.00                           _039_ (net)
                  0.07    0.00    7.85 v _769_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.71    8.56 v _769_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _287_ (net)
                  0.16    0.00    8.56 v _800_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16    9.72 v _800_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _027_ (net)
                  0.16    0.00    9.72 v _336_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.09    0.34   10.06 v _336_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _153_ (net)
                  0.09    0.00   10.06 v _867_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _867_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -10.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


timing_report_end
min_max_report
Startpoint: _822_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _822_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _822_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.28    0.28 v _822_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.02                           wbs_dat_o[6] (net)
                  0.05    0.00    0.28 v _403_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.02    0.12    0.40 v _403_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _108_ (net)
                  0.02    0.00    0.40 v _822_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _822_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.86    1.89    1.89 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_2)
     7    0.04                           io_out[0] (net)
                  0.86    0.01    1.89 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.34    2.23 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.19    0.00    2.23 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.17    2.40 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.11    0.00    2.40 ^ _445_/C (sky130_fd_sc_hd__and3_2)
                  0.19    0.49    2.90 ^ _445_/X (sky130_fd_sc_hd__and3_2)
     4    0.02                           _226_ (net)
                  0.19    0.00    2.90 ^ _446_/D (sky130_fd_sc_hd__and4b_2)
                  0.19    0.61    3.51 ^ _446_/X (sky130_fd_sc_hd__and4b_2)
     3    0.01                           _227_ (net)
                  0.19    0.00    3.51 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.18    0.17    3.68 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.18    0.00    3.68 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    3.82 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    3.82 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15    3.98 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.21    0.00    3.98 v _450_/C (sky130_fd_sc_hd__or3_2)
                  0.24    1.14    5.12 v _450_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _231_ (net)
                  0.24    0.00    5.12 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.17    5.29 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.10    0.00    5.29 ^ _452_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.44    5.72 ^ _452_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _233_ (net)
                  0.15    0.00    5.72 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.20    0.15    5.88 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.20    0.00    5.88 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.16    6.04 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.10    0.00    6.04 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.26    0.19    6.23 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.02                           _236_ (net)
                  0.26    0.00    6.23 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.32    1.55    7.78 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _245_ (net)
                  0.32    0.00    7.78 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.56    9.34 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.02                           _257_ (net)
                  0.31    0.00    9.34 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.31    1.54   10.87 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.31    0.00   10.87 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.19   11.07 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.11    0.00   11.07 ^ _563_/C (sky130_fd_sc_hd__and3_2)
                  0.16    0.46   11.52 ^ _563_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _282_ (net)
                  0.16    0.00   11.52 ^ _566_/B (sky130_fd_sc_hd__nand2_2)
                  0.21    0.15   11.67 v _566_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _283_ (net)
                  0.21    0.00   11.67 v _570_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.08    0.49   12.16 v _570_/X (sky130_fd_sc_hd__a32o_2)
     1    0.01                           _100_ (net)
                  0.08    0.00   12.16 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73   12.89 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _315_ (net)
                  0.17    0.00   12.89 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.18   14.07 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.16    0.00   14.07 v _572_/B_N (sky130_fd_sc_hd__nor2b_2)
                  0.10    0.35   14.42 v _572_/Y (sky130_fd_sc_hd__nor2b_2)
     1    0.00                           _166_ (net)
                  0.10    0.00   14.42 v _880_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.42   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                -14.42   data arrival time
-----------------------------------------------------------------------------
                                 -4.44   slack (VIOLATED)


min_max_report_end
wns_report
wns -4.44
wns_report_end
tns_report
tns -34.44
tns_report_end
[36m[INFO]: Global placement was successful[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def[39m
[36m[INFO]: Running Resizer Design Optimizations...[39m
[36m[INFO]: Generating Exclude List...[39m
[36m[INFO]: Creating ::env(DONT_USE_CELLS)...[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8261 components and 20297 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 18492 connections.
[INFO ODB-0133]     Created 928 nets and 1699 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[INFO RSZ-0027] Inserted 108 input buffers.
[INFO RSZ-0028] Inserted 134 output buffers.
[INFO RSZ-0058] Using max wire length 4269um.
[INFO RSZ-0039] Resized 511 instances.
Placement Analysis
---------------------------------
total displacement       2479.4 u
average displacement        0.3 u
max displacement           20.9 u
original HPWL           63033.6 u
legalized HPWL          64436.5 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 493 instances
[INFO DPL-0021] HPWL before           64436.5 u
[INFO DPL-0022] HPWL after            63485.2 u
[INFO DPL-0023] HPWL delta               -1.5 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 9[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8503 components and 21749 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19460 connections.
[INFO ODB-0133]     Created 1170 nets and 2183 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 10[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.16    9.03 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _283_ (net)
                  0.10    0.00    9.03 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.06    0.38    9.40 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _100_ (net)
                  0.06    0.00    9.40 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65   10.05 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.11    0.00   10.05 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.15 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.15 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.28   11.43 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.05    0.00   11.43 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -1.71   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.16    9.03 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _283_ (net)
                  0.10    0.00    9.03 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.06    0.19    9.22 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _098_ (net)
                  0.06    0.00    9.22 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    9.86 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _314_ (net)
                  0.11    0.00    9.86 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.96 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.13    0.00   10.96 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   11.24 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.06    0.00   11.24 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.24   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                 -1.53   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.06    0.29    9.15 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _096_ (net)
                  0.06    0.00    9.15 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    9.80 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _313_ (net)
                  0.11    0.00    9.80 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.90 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.13    0.00   10.90 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   11.18 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.06    0.00   11.18 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.18   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 -1.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.21    0.27    8.60 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.21    0.00    8.60 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.08    0.11    8.72 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _094_ (net)
                  0.08    0.00    8.72 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.37 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _312_ (net)
                  0.11    0.00    9.37 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.47 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.13    0.00   10.47 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.74 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _163_ (net)
                  0.06    0.00   10.74 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.74   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.74   data arrival time
-----------------------------------------------------------------------------
                                 -1.03   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.07    0.07    8.55 v _557_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _092_ (net)
                  0.07    0.00    8.55 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.20 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _311_ (net)
                  0.11    0.00    9.20 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.30 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.13    0.00   10.30 v _325_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.58 v _325_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _162_ (net)
                  0.06    0.00   10.58 v _876_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.58   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.87   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.18    0.84    7.73 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.18    0.00    7.73 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.11    0.51    8.24 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.00                           _275_ (net)
                  0.11    0.00    8.24 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.08    0.26    8.50 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.08    0.00    8.50 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.15 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _310_ (net)
                  0.11    0.00    9.15 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.25 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.13    0.00   10.25 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.53 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _161_ (net)
                  0.06    0.00   10.53 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.53   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.82   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.18    0.84    7.73 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.18    0.00    7.73 v _547_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.06    0.23    7.96 v _547_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _088_ (net)
                  0.06    0.00    7.96 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    8.60 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _309_ (net)
                  0.11    0.00    8.60 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.70 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.13    0.00    9.70 v _328_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28    9.98 v _328_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _160_ (net)
                  0.06    0.00    9.98 v _874_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.98   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -9.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.27   slack (VIOLATED)


check_report_end
timing_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.16    9.03 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _283_ (net)
                  0.10    0.00    9.03 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.06    0.38    9.40 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _100_ (net)
                  0.06    0.00    9.40 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65   10.05 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.11    0.00   10.05 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.15 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.15 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.28   11.43 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.05    0.00   11.43 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -1.71   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.16    9.03 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _283_ (net)
                  0.10    0.00    9.03 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.06    0.19    9.22 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _098_ (net)
                  0.06    0.00    9.22 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    9.86 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _314_ (net)
                  0.11    0.00    9.86 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.96 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.13    0.00   10.96 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   11.24 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.06    0.00   11.24 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.24   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                 -1.53   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.06    0.29    9.15 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _096_ (net)
                  0.06    0.00    9.15 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    9.80 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _313_ (net)
                  0.11    0.00    9.80 v _805_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.90 v _805_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _006_ (net)
                  0.13    0.00   10.90 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   11.18 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.06    0.00   11.18 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.18   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 -1.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.21    0.27    8.60 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.21    0.00    8.60 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.08    0.11    8.72 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _094_ (net)
                  0.08    0.00    8.72 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.37 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _312_ (net)
                  0.11    0.00    9.37 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.47 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.13    0.00   10.47 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.74 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _163_ (net)
                  0.06    0.00   10.74 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.74   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.74   data arrival time
-----------------------------------------------------------------------------
                                 -1.03   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _557_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.07    0.07    8.55 v _557_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _092_ (net)
                  0.07    0.00    8.55 v _753_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.20 v _753_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _311_ (net)
                  0.11    0.00    9.20 v _807_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.30 v _807_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _004_ (net)
                  0.13    0.00   10.30 v _325_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.58 v _325_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _162_ (net)
                  0.06    0.00   10.58 v _876_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.58   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _876_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.87   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.18    0.84    7.73 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.18    0.00    7.73 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.11    0.51    8.24 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.00                           _275_ (net)
                  0.11    0.00    8.24 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.08    0.26    8.50 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.08    0.00    8.50 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65    9.15 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _310_ (net)
                  0.11    0.00    9.15 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   10.25 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.13    0.00   10.25 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28   10.53 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _161_ (net)
                  0.06    0.00   10.53 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.53   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                -10.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.82   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _874_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.18    0.84    7.73 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.18    0.00    7.73 v _547_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.06    0.23    7.96 v _547_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _088_ (net)
                  0.06    0.00    7.96 v _751_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    8.60 v _751_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _309_ (net)
                  0.11    0.00    8.60 v _809_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.70 v _809_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _002_ (net)
                  0.13    0.00    9.70 v _328_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28    9.98 v _328_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _160_ (net)
                  0.06    0.00    9.98 v _874_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.98   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _874_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -9.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.27   slack (VIOLATED)


timing_report_end
min_max_report
Startpoint: _844_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _844_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _844_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.19    0.19 ^ _844_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           net231 (net)
                  0.04    0.00    0.19 ^ _371_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.02    0.07    0.25 ^ _371_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _130_ (net)
                  0.02    0.00    0.25 ^ _844_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _844_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    0.70 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.02                           net146 (net)
                  0.11    0.00    0.70 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.17    0.86 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.13    0.00    0.86 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    0.98 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.07    0.00    0.98 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    1.36 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.17    0.00    1.36 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.48    1.84 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.15    0.00    1.84 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    2.03 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.13    0.00    2.03 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    2.13 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _229_ (net)
                  0.06    0.00    2.13 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.14    0.15    2.28 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.14    0.00    2.28 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.20    0.83    3.11 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.20    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _232_ (net)
                  0.07    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.14    0.35    3.58 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.14    0.00    3.58 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.18    3.76 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.13    0.00    3.76 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    3.86 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _235_ (net)
                  0.06    0.00    3.86 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    4.04 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.17    0.00    4.04 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.41    5.45 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.27    0.00    5.45 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.44    6.89 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.27    0.00    6.89 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.27    1.45    8.34 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.27    0.00    8.34 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.14    8.48 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _279_ (net)
                  0.08    0.00    8.48 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.17    0.38    8.86 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.17    0.00    8.86 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.16    9.03 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _283_ (net)
                  0.10    0.00    9.03 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.06    0.38    9.40 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _100_ (net)
                  0.06    0.00    9.40 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.65   10.05 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _315_ (net)
                  0.11    0.00   10.05 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10   11.15 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.13    0.00   11.15 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.28   11.43 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.05    0.00   11.43 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -1.71   slack (VIOLATED)


min_max_report_end
check_slew
check_slew_end
wns_report
wns -1.71
wns_report_end
tns_report
tns -7.69
tns_report_end
[36m[INFO]: Running Detailed Placement...[39m
[36m[INFO]: current step index: 11[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8503 components and 21749 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19460 connections.
[INFO ODB-0133]     Created 1170 nets and 2183 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           63485.2 u
legalized HPWL          64436.5 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 493 instances
[INFO DPL-0021] HPWL before           64436.5 u
[INFO DPL-0022] HPWL after            63485.2 u
[INFO DPL-0023] HPWL delta               -1.5 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Running TritonCTS...[39m
[36m[INFO]: current step index: 12[39m
[36m[INFO]: Trimming Liberty...[39m
[36m[INFO]: Generating Exclude List...[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8503 components and 21749 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19460 connections.
[INFO ODB-0133]     Created 1170 nets and 2183 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): counter.clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           198         
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 218640.
[INFO CTS-0047]     Number of keys in characterization LUT: 1877.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0001] Running TritonCTS with user-specified clock roots: counter.clk.
[INFO CTS-0095] Net "counter.clk" found.
[INFO CTS-0010]  Clock net "counter.clk" has 65 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net counter.clk.
[INFO CTS-0028]  Total number of sinks: 65.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(88975, 20460), (341125, 69420)].
[INFO CTS-0024]  Normalized sink region: [(6.84423, 1.57385), (26.2404, 5.34)].
[INFO CTS-0025]     Width:  19.3962.
[INFO CTS-0026]     Height: 3.7662.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 33
    Sub-region size: 9.6981 X 3.7662
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 218640 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 9.6981 X 1.8831
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 218640 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 35 sinks, 2 sinks closer to other cluster.
 Out of 30 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 4.8490 X 1.8831
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 218644 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 12 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 65.
[INFO CTS-0036]  Average source sink dist: 50020.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 7:1, 8:2, 9:1, 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "counter.clk"
[INFO CTS-0099]  Sinks 65
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 369.0 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        190.8 u
average displacement        0.0 u
max displacement            7.7 u
original HPWL           64122.6 u
legalized HPWL          65220.9 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 493 instances
[INFO DPL-0021] HPWL before           65220.9 u
[INFO DPL-0022] HPWL after            64247.6 u
[INFO DPL-0023] HPWL delta               -1.5 %
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: _822_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _822_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _822_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.11    0.34    0.34 ^ _822_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net239 (net)
                  0.11    0.00    0.34 ^ _403_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.14    0.48 ^ _403_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _108_ (net)
                  0.04    0.00    0.48 ^ _822_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _822_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.25    0.47    0.47 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     7    0.09                           net146 (net)
                  0.25    0.01    0.48 ^ _443_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.13    0.61 v _443_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.61 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.08    0.69 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.69 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.23    0.92 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _226_ (net)
                  0.15    0.00    0.92 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.13    0.27    1.19 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     3    0.01                           _227_ (net)
                  0.13    0.00    1.20 ^ _447_/B (sky130_fd_sc_hd__nand2_1)
                  0.09    0.10    1.30 v _447_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _228_ (net)
                  0.09    0.00    1.30 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    1.37 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.04    0.00    1.37 ^ _449_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.08    1.45 v _449_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _230_ (net)
                  0.10    0.00    1.45 v _450_/C (sky130_fd_sc_hd__or3_1)
                  0.11    0.37    1.83 v _450_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _231_ (net)
                  0.11    0.00    1.83 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.08    1.90 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.05    0.00    1.90 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.20    2.10 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.11    0.00    2.10 ^ _453_/B (sky130_fd_sc_hd__nand2_1)
                  0.10    0.10    2.20 v _453_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _234_ (net)
                  0.10    0.00    2.20 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.08    2.27 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.05    0.00    2.27 ^ _455_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.10    2.38 v _455_/Y (sky130_fd_sc_hd__nand2_1)
     5    0.01                           _236_ (net)
                  0.13    0.00    2.38 v _471_/D (sky130_fd_sc_hd__or4_2)
                  0.14    0.62    3.00 v _471_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _245_ (net)
                  0.14    0.00    3.00 v _491_/D (sky130_fd_sc_hd__or4_2)
                  0.13    0.62    3.62 v _491_/X (sky130_fd_sc_hd__or4_2)
     5    0.01                           _257_ (net)
                  0.13    0.00    3.62 v _555_/D (sky130_fd_sc_hd__or4_2)
                  0.13    0.61    4.23 v _555_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _278_ (net)
                  0.13    0.00    4.23 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    4.32 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.05    0.00    4.32 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.12    0.21    4.53 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _282_ (net)
                  0.12    0.00    4.53 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.09    0.09    4.62 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.09    0.00    4.62 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.05    0.24    4.86 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.01                           _100_ (net)
                  0.05    0.00    4.86 v _761_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    5.19 v _761_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _315_ (net)
                  0.08    0.00    5.19 v _803_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.09    0.51    5.69 v _803_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _008_ (net)
                  0.09    0.00    5.69 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.15    5.84 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.05    0.00    5.84 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                  5.84   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -5.84   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)


min_max_report_end
clock_skew_report
Clock wb_clk_i
Latency      CRPR       Skew
_848_/CLK ^
   2.66
_836_/CLK ^
   0.45      0.00       2.21

clock_skew_report_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Clock Tree Synthesis was successful[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 13[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8512 components and 21803 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19496 connections.
[INFO ODB-0133]     Created 1179 nets and 2201 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v[39m
[36m[INFO]: Running Resizer Timing Optimizations...[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8512 components and 21803 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19496 connections.
[INFO ODB-0133]     Created 1179 nets and 2201 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
###############################################################################
# Created by write_sdc
# Tue Sep 28 15:52:22 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0177 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0177 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0177 [get_ports {io_out[37]}]
set_load -pin_load 0.0177 [get_ports {io_out[36]}]
set_load -pin_load 0.0177 [get_ports {io_out[35]}]
set_load -pin_load 0.0177 [get_ports {io_out[34]}]
set_load -pin_load 0.0177 [get_ports {io_out[33]}]
set_load -pin_load 0.0177 [get_ports {io_out[32]}]
set_load -pin_load 0.0177 [get_ports {io_out[31]}]
set_load -pin_load 0.0177 [get_ports {io_out[30]}]
set_load -pin_load 0.0177 [get_ports {io_out[29]}]
set_load -pin_load 0.0177 [get_ports {io_out[28]}]
set_load -pin_load 0.0177 [get_ports {io_out[27]}]
set_load -pin_load 0.0177 [get_ports {io_out[26]}]
set_load -pin_load 0.0177 [get_ports {io_out[25]}]
set_load -pin_load 0.0177 [get_ports {io_out[24]}]
set_load -pin_load 0.0177 [get_ports {io_out[23]}]
set_load -pin_load 0.0177 [get_ports {io_out[22]}]
set_load -pin_load 0.0177 [get_ports {io_out[21]}]
set_load -pin_load 0.0177 [get_ports {io_out[20]}]
set_load -pin_load 0.0177 [get_ports {io_out[19]}]
set_load -pin_load 0.0177 [get_ports {io_out[18]}]
set_load -pin_load 0.0177 [get_ports {io_out[17]}]
set_load -pin_load 0.0177 [get_ports {io_out[16]}]
set_load -pin_load 0.0177 [get_ports {io_out[15]}]
set_load -pin_load 0.0177 [get_ports {io_out[14]}]
set_load -pin_load 0.0177 [get_ports {io_out[13]}]
set_load -pin_load 0.0177 [get_ports {io_out[12]}]
set_load -pin_load 0.0177 [get_ports {io_out[11]}]
set_load -pin_load 0.0177 [get_ports {io_out[10]}]
set_load -pin_load 0.0177 [get_ports {io_out[9]}]
set_load -pin_load 0.0177 [get_ports {io_out[8]}]
set_load -pin_load 0.0177 [get_ports {io_out[7]}]
set_load -pin_load 0.0177 [get_ports {io_out[6]}]
set_load -pin_load 0.0177 [get_ports {io_out[5]}]
set_load -pin_load 0.0177 [get_ports {io_out[4]}]
set_load -pin_load 0.0177 [get_ports {io_out[3]}]
set_load -pin_load 0.0177 [get_ports {io_out[2]}]
set_load -pin_load 0.0177 [get_ports {io_out[1]}]
set_load -pin_load 0.0177 [get_ports {io_out[0]}]
set_load -pin_load 0.0177 [get_ports {irq[2]}]
set_load -pin_load 0.0177 [get_ports {irq[1]}]
set_load -pin_load 0.0177 [get_ports {irq[0]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO RSZ-0040] Inserted 77 buffers.
[INFO RSZ-0041] Resized 15 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        512.0 u
average displacement        0.1 u
max displacement           12.5 u
original HPWL           64883.8 u
legalized HPWL          66267.8 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 540 instances
[INFO DPL-0021] HPWL before           66267.8 u
[INFO DPL-0022] HPWL after            65199.4 u
[INFO DPL-0023] HPWL delta               -1.6 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 14[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8589 components and 22265 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19804 connections.
[INFO ODB-0133]     Created 1256 nets and 2355 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 15[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: _816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _816_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.19    0.19 ^ _816_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           net211 (net)
                  0.04    0.00    0.19 ^ _410_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.02    0.07    0.25 ^ _410_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _102_ (net)
                  0.02    0.00    0.25 ^ _816_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _816_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _861_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.68    0.68 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     6    0.01                           net146 (net)
                  0.10    0.00    0.68 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.07    0.12    0.80 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.07    0.00    0.80 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.89 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.89 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.10    0.31    1.20 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.00                           _226_ (net)
                  0.10    0.00    1.20 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.15    0.46    1.65 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.15    0.00    1.65 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.08    0.14    1.79 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.08    0.00    1.79 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    1.88 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.06    0.00    1.88 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.08    0.11    2.00 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.08    0.00    2.00 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.12    0.66    2.65 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.12    0.00    2.65 v rebuffer35/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.48    3.14 v rebuffer35/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net277 (net)
                  0.05    0.00    3.14 v rebuffer34/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    3.59 v rebuffer34/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net276 (net)
                  0.05    0.00    3.59 v rebuffer33/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.04 v rebuffer33/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net275 (net)
                  0.05    0.00    4.04 v rebuffer32/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.49 v rebuffer32/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net274 (net)
                  0.05    0.00    4.49 v rebuffer31/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.94 v rebuffer31/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net273 (net)
                  0.05    0.00    4.94 v rebuffer30/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    5.39 v rebuffer30/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net272 (net)
                  0.05    0.00    5.39 v rebuffer29/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    5.84 v rebuffer29/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net271 (net)
                  0.05    0.00    5.84 v rebuffer24/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    6.30 v rebuffer24/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.00                           net266 (net)
                  0.07    0.00    6.30 v rebuffer23/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.46    6.76 v rebuffer23/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net265 (net)
                  0.05    0.00    6.76 v rebuffer18/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.48    7.24 v rebuffer18/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net260 (net)
                  0.08    0.00    7.24 v _530_/B (sky130_fd_sc_hd__nor2_2)
                  0.14    0.15    7.39 ^ _530_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _268_ (net)
                  0.14    0.00    7.39 ^ _531_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.07    0.09    7.47 v _531_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _077_ (net)
                  0.07    0.00    7.47 v _759_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.54    8.02 v _759_/X (sky130_fd_sc_hd__mux2_2)
     2    0.00                           _304_ (net)
                  0.09    0.00    8.02 v _814_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.13    0.99    9.01 v _814_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _013_ (net)
                  0.13    0.00    9.01 v _343_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.27    9.29 v _343_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _147_ (net)
                  0.06    0.00    9.29 v _861_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.29   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _861_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -9.29   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


min_max_report_end
check_slew
check_slew_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Routing...[39m
[36m[INFO]: Running Resizer Timing Optimizations...[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8589 components and 22265 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19804 connections.
[INFO ODB-0133]     Created 1256 nets and 2355 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Tue Sep 28 15:52:29 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0177 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0177 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0177 [get_ports {io_out[37]}]
set_load -pin_load 0.0177 [get_ports {io_out[36]}]
set_load -pin_load 0.0177 [get_ports {io_out[35]}]
set_load -pin_load 0.0177 [get_ports {io_out[34]}]
set_load -pin_load 0.0177 [get_ports {io_out[33]}]
set_load -pin_load 0.0177 [get_ports {io_out[32]}]
set_load -pin_load 0.0177 [get_ports {io_out[31]}]
set_load -pin_load 0.0177 [get_ports {io_out[30]}]
set_load -pin_load 0.0177 [get_ports {io_out[29]}]
set_load -pin_load 0.0177 [get_ports {io_out[28]}]
set_load -pin_load 0.0177 [get_ports {io_out[27]}]
set_load -pin_load 0.0177 [get_ports {io_out[26]}]
set_load -pin_load 0.0177 [get_ports {io_out[25]}]
set_load -pin_load 0.0177 [get_ports {io_out[24]}]
set_load -pin_load 0.0177 [get_ports {io_out[23]}]
set_load -pin_load 0.0177 [get_ports {io_out[22]}]
set_load -pin_load 0.0177 [get_ports {io_out[21]}]
set_load -pin_load 0.0177 [get_ports {io_out[20]}]
set_load -pin_load 0.0177 [get_ports {io_out[19]}]
set_load -pin_load 0.0177 [get_ports {io_out[18]}]
set_load -pin_load 0.0177 [get_ports {io_out[17]}]
set_load -pin_load 0.0177 [get_ports {io_out[16]}]
set_load -pin_load 0.0177 [get_ports {io_out[15]}]
set_load -pin_load 0.0177 [get_ports {io_out[14]}]
set_load -pin_load 0.0177 [get_ports {io_out[13]}]
set_load -pin_load 0.0177 [get_ports {io_out[12]}]
set_load -pin_load 0.0177 [get_ports {io_out[11]}]
set_load -pin_load 0.0177 [get_ports {io_out[10]}]
set_load -pin_load 0.0177 [get_ports {io_out[9]}]
set_load -pin_load 0.0177 [get_ports {io_out[8]}]
set_load -pin_load 0.0177 [get_ports {io_out[7]}]
set_load -pin_load 0.0177 [get_ports {io_out[6]}]
set_load -pin_load 0.0177 [get_ports {io_out[5]}]
set_load -pin_load 0.0177 [get_ports {io_out[4]}]
set_load -pin_load 0.0177 [get_ports {io_out[3]}]
set_load -pin_load 0.0177 [get_ports {io_out[2]}]
set_load -pin_load 0.0177 [get_ports {io_out[1]}]
set_load -pin_load 0.0177 [get_ports {io_out[0]}]
set_load -pin_load 0.0177 [get_ports {irq[2]}]
set_load -pin_load 0.0177 [get_ports {irq[1]}]
set_load -pin_load 0.0177 [get_ports {irq[0]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO GRT-0020] Min routing layer: li1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 50869
[INFO GRT-0019] Found 11 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 43
[INFO GRT-0017] Processing 54602 blockages on layer li1.
[INFO GRT-0017] Processing 19020 blockages on layer met1.
[INFO GRT-0017] Processing 12 blockages on layer met4.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical       167700        165055          1.58%
met1       Horizontal     223600        195398          12.61%
met2       Vertical       167700        166175          0.91%
met3       Horizontal     111800        111972          -0.15%
met4       Vertical        67080         65632          2.16%
met5       Horizontal      22360         22188          0.77%
---------------------------------------------------------------

[INFO GRT-0111] Final number of vias: 1971
[INFO GRT-0112] Final usage 3D: 15221

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1             165055          4125            2.50%             0 /  0 /  0
met1            195398          4534            2.32%             0 /  0 /  0
met2            166175           103            0.06%             0 /  0 /  0
met3            111972           546            0.49%             0 /  0 /  0
met4             65632             0            0.00%             0 /  0 /  0
met5             22188             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           726420          9308            1.28%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 86539 um
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0040] Inserted 39 buffers.
[INFO RSZ-0041] Resized 2 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        264.8 u
average displacement        0.0 u
max displacement           14.4 u
original HPWL           65301.0 u
legalized HPWL          66641.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 562 instances
[INFO DPL-0021] HPWL before           66641.2 u
[INFO DPL-0022] HPWL after            65513.4 u
[INFO DPL-0023] HPWL delta               -1.7 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 16[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8628 components and 22499 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19960 connections.
[INFO ODB-0133]     Created 1295 nets and 2433 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 17[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: _816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _816_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.19    0.19 ^ _816_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           net211 (net)
                  0.04    0.00    0.19 ^ _410_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.02    0.07    0.25 ^ _410_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _102_ (net)
                  0.02    0.00    0.25 ^ _816_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _816_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _856_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.07    0.63    0.63 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
     6    0.01                           net146 (net)
                  0.07    0.00    0.63 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.08    0.11    0.75 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.08    0.00    0.75 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    0.82 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.04    0.00    0.82 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.08    0.35    1.17 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.00                           _226_ (net)
                  0.08    0.00    1.17 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.04    0.22    1.38 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.04    0.00    1.38 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.44    1.83 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.05    0.00    1.83 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    2.28 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.05    0.00    2.28 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    2.73 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.05    0.00    2.73 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    3.18 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.05    0.00    3.18 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    3.63 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.05    0.00    3.63 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.08 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.05    0.00    4.08 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.53 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.05    0.00    4.53 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    4.98 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.05    0.00    4.98 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    5.43 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.05    0.00    5.43 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.45    5.88 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.05    0.00    5.88 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    6.35 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.00                           net262 (net)
                  0.07    0.00    6.35 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.13    0.14    6.50 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.13    0.00    6.50 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    6.59 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.05    0.00    6.59 v _511_/C (sky130_fd_sc_hd__and3_1)
                  0.09    0.37    6.95 v _511_/X (sky130_fd_sc_hd__and3_1)
     2    0.00                           _262_ (net)
                  0.09    0.00    6.95 v _516_/A2 (sky130_fd_sc_hd__o21ba_1)
                  0.06    0.30    7.25 v _516_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _066_ (net)
                  0.06    0.00    7.25 v _771_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.64    7.90 v _771_/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           _299_ (net)
                  0.11    0.00    7.90 v _787_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.13    1.10    9.00 v _787_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _024_ (net)
                  0.13    0.00    9.00 v _349_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.28    9.28 v _349_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _142_ (net)
                  0.06    0.00    9.28 v _856_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.28   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _856_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -9.28   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


min_max_report_end
check_slew
check_slew_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Running Diode Insertion...[39m
[36m[INFO]: current step index: 18[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 8628 components and 22499 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19960 connections.
[INFO ODB-0133]     Created 1295 nets and 2433 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
Design name: user_proj_example
Inserted 536 diodes.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def[39m
[36m[INFO]: Running Detailed Placement...[39m
[36m[INFO]: current step index: 19[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 9264 components and 25679 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 22504 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def
Placement Analysis
---------------------------------
total displacement       4098.1 u
average displacement        0.4 u
max displacement           25.3 u
original HPWL           65554.6 u
legalized HPWL          68170.0 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 804 instances
[INFO DPL-0021] HPWL before           68170.0 u
[INFO DPL-0022] HPWL after            67033.4 u
[INFO DPL-0023] HPWL delta               -1.7 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 20[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 9264 components and 25679 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 22504 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v[39m
[36m[INFO]: Running Fill Insertion...[39m
[36m[INFO]: current step index: 21[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 9264 components and 25679 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 22504 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO DPL-0001] Placed 43965 filler instances.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def[39m
[36m[INFO]: Obstructions will be added over the whole die area: met5 0 0 900 600[39m
[36m[INFO]: Adding routing obstructions...[39m
[33m[WARNING]: Specifying a routing obstruction is now done using the coordinates[39m
[33m[WARNING]: of its bounding box instead of the now deprecated (x, y, size_x, size_y).[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def
Creating an obstruction on met5 at 0 0 900000 600000 (DBU)
[36m[INFO]: Obstructions added over met5 0 0 900 600[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def[39m
[36m[INFO]: Running Global Routing...[39m
[36m[INFO]: current step index: 22[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def
[INFO GRT-0020] Min routing layer: li1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 287498
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 85
[INFO GRT-0017] Processing 292030 blockages on layer li1.
[INFO GRT-0017] Processing 108300 blockages on layer met1.
[INFO GRT-0017] Processing 12 blockages on layer met4.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical       167700          1226          99.27%
met1       Horizontal     223600        143964          35.62%
met2       Vertical       167700        166175          0.91%
met3       Horizontal     111800        111972          -0.15%
met4       Vertical        78260         76597          2.12%
---------------------------------------------------------------

[INFO GRT-0191] Wirelength: 9658, Wirelength1: 0
[INFO GRT-0192] Number of segments: 1845
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0097] First L Route.
[INFO GRT-0191] Wirelength: 9658, Wirelength1: 9658
[INFO GRT-0192] Number of segments: 1845
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243998
[INFO GRT-0138] Total usage              : 9658
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0098] Second L Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243998
[INFO GRT-0138] Total usage              : 9658
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0099] First Z Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243998
[INFO GRT-0138] Total usage              : 9658
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0100] LV routing round 0, enlarge 10.
[INFO GRT-0182] 10 threshold, 10 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 9658
[INFO GRT-0128] Max H overflow       : 9
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 9
[INFO GRT-0131] Number overflow edges: 39
[INFO GRT-0132] H   overflow         : 173
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 173

[INFO GRT-0100] LV routing round 1, enlarge 15.
[INFO GRT-0182] 5 threshold, 15 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 9690
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0100] LV routing round 2, enlarge 20.
[INFO GRT-0182] 1 threshold, 20 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 9690
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

Usage checked
[INFO GRT-0105] Maze routing finished.
Final 2D results:
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 9690
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0106] Layer assignment begins.
[INFO GRT-0107] Layer assignment finished.
[INFO GRT-0108] Post-processing begins.
[INFO GRT-0109] Post-processing finished.
 Starting via filling.
[INFO GRT-0197] Via related to pin nodes: 4225
[INFO GRT-0198] Via related Steiner nodes: 64
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 5078
[INFO GRT-0112] Final usage 3D: 24892
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1               1226             1            0.08%             0 /  0 /  0
met1            143964          4635            3.22%             0 /  0 /  0
met2            166175          4355            2.62%             0 /  0 /  0
met3            111972           667            0.60%             0 /  0 /  0
met4             76597             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           499934          9658            1.93%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 92439 um
[INFO GRT-0014] Routed nets: 1037
###############################################################################
# Created by write_sdc
# Tue Sep 28 15:52:29 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0177 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0177 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0177 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0177 [get_ports {io_out[37]}]
set_load -pin_load 0.0177 [get_ports {io_out[36]}]
set_load -pin_load 0.0177 [get_ports {io_out[35]}]
set_load -pin_load 0.0177 [get_ports {io_out[34]}]
set_load -pin_load 0.0177 [get_ports {io_out[33]}]
set_load -pin_load 0.0177 [get_ports {io_out[32]}]
set_load -pin_load 0.0177 [get_ports {io_out[31]}]
set_load -pin_load 0.0177 [get_ports {io_out[30]}]
set_load -pin_load 0.0177 [get_ports {io_out[29]}]
set_load -pin_load 0.0177 [get_ports {io_out[28]}]
set_load -pin_load 0.0177 [get_ports {io_out[27]}]
set_load -pin_load 0.0177 [get_ports {io_out[26]}]
set_load -pin_load 0.0177 [get_ports {io_out[25]}]
set_load -pin_load 0.0177 [get_ports {io_out[24]}]
set_load -pin_load 0.0177 [get_ports {io_out[23]}]
set_load -pin_load 0.0177 [get_ports {io_out[22]}]
set_load -pin_load 0.0177 [get_ports {io_out[21]}]
set_load -pin_load 0.0177 [get_ports {io_out[20]}]
set_load -pin_load 0.0177 [get_ports {io_out[19]}]
set_load -pin_load 0.0177 [get_ports {io_out[18]}]
set_load -pin_load 0.0177 [get_ports {io_out[17]}]
set_load -pin_load 0.0177 [get_ports {io_out[16]}]
set_load -pin_load 0.0177 [get_ports {io_out[15]}]
set_load -pin_load 0.0177 [get_ports {io_out[14]}]
set_load -pin_load 0.0177 [get_ports {io_out[13]}]
set_load -pin_load 0.0177 [get_ports {io_out[12]}]
set_load -pin_load 0.0177 [get_ports {io_out[11]}]
set_load -pin_load 0.0177 [get_ports {io_out[10]}]
set_load -pin_load 0.0177 [get_ports {io_out[9]}]
set_load -pin_load 0.0177 [get_ports {io_out[8]}]
set_load -pin_load 0.0177 [get_ports {io_out[7]}]
set_load -pin_load 0.0177 [get_ports {io_out[6]}]
set_load -pin_load 0.0177 [get_ports {io_out[5]}]
set_load -pin_load 0.0177 [get_ports {io_out[4]}]
set_load -pin_load 0.0177 [get_ports {io_out[3]}]
set_load -pin_load 0.0177 [get_ports {io_out[2]}]
set_load -pin_load 0.0177 [get_ports {io_out[1]}]
set_load -pin_load 0.0177 [get_ports {io_out[0]}]
set_load -pin_load 0.0177 [get_ports {irq[2]}]
set_load -pin_load 0.0177 [get_ports {irq[1]}]
set_load -pin_load 0.0177 [get_ports {irq[0]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0177 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0177 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
check_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _862_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.00    4.98 ^ rebuffer68/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.23    5.22 ^ rebuffer68/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net310 (net)
                  0.09    0.00    5.22 ^ rebuffer67/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.60 ^ rebuffer67/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net309 (net)
                  0.07    0.00    5.60 ^ rebuffer66/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.98 ^ rebuffer66/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net308 (net)
                  0.07    0.00    5.98 ^ rebuffer65/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    6.35 ^ rebuffer65/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net307 (net)
                  0.06    0.00    6.35 ^ rebuffer64/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    6.72 ^ rebuffer64/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net306 (net)
                  0.08    0.00    6.72 ^ rebuffer63/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    7.10 ^ rebuffer63/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net305 (net)
                  0.07    0.00    7.10 ^ rebuffer62/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    7.47 ^ rebuffer62/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net304 (net)
                  0.06    0.00    7.47 ^ rebuffer61/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.84 ^ rebuffer61/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net303 (net)
                  0.07    0.00    7.84 ^ rebuffer60/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.21 ^ rebuffer60/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net302 (net)
                  0.07    0.00    8.21 ^ rebuffer59/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.58 ^ rebuffer59/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net301 (net)
                  0.07    0.00    8.58 ^ rebuffer43/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    8.96 ^ rebuffer43/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net285 (net)
                  0.08    0.00    8.96 ^ _533_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.07    0.27    9.23 v _533_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _079_ (net)
                  0.07    0.00    9.23 v _760_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.70    9.93 v _760_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _305_ (net)
                  0.15    0.00    9.93 v _813_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.18   11.12 v _813_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _014_ (net)
                  0.17    0.00   11.12 v _342_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.43 v _342_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _148_ (net)
                  0.08    0.00   11.43 v _862_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _862_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.19    0.19    8.93 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.19    0.00    8.93 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.27    9.20 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _098_ (net)
                  0.09    0.00    9.20 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73    9.94 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.17    0.00    9.94 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.18   11.13 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.16    0.00   11.13 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.44 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.09    0.00   11.45 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.45   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _856_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _511_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    8.83 v _511_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _262_ (net)
                  0.11    0.00    8.83 v _516_/A2 (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.34    9.17 v _516_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _066_ (net)
                  0.08    0.00    9.17 v _771_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.89 v _771_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _299_ (net)
                  0.16    0.00    9.89 v _787_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.19   11.08 v _787_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _024_ (net)
                  0.18    0.00   11.08 v _349_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.40 v _349_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _142_ (net)
                  0.09    0.00   11.40 v _856_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.40   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _856_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _863_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v rebuffer58/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.50    5.66 v rebuffer58/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net300 (net)
                  0.06    0.00    5.66 v rebuffer57/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    6.13 v rebuffer57/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net299 (net)
                  0.07    0.00    6.13 v rebuffer56/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.60 v rebuffer56/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net298 (net)
                  0.06    0.00    6.61 v rebuffer55/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.08 v rebuffer55/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net297 (net)
                  0.07    0.00    7.08 v rebuffer54/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.55 v rebuffer54/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net296 (net)
                  0.06    0.00    7.55 v rebuffer53/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.02 v rebuffer53/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net295 (net)
                  0.06    0.00    8.02 v rebuffer52/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.48 v rebuffer52/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net294 (net)
                  0.06    0.00    8.49 v rebuffer38/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    8.96 v rebuffer38/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net280 (net)
                  0.07    0.00    8.96 v _535_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.19    9.16 v _535_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _081_ (net)
                  0.07    0.00    9.16 v _756_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.88 v _756_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _306_ (net)
                  0.16    0.01    9.89 v _812_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.20   11.09 v _812_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _015_ (net)
                  0.18    0.00   11.09 v _341_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   11.42 v _341_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _149_ (net)
                  0.09    0.00   11.42 v _863_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.42   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.55   10.55   clock network delay (propagated)
                          0.69   11.24   clock reconvergence pessimism
                                 11.24 ^ _863_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.96   library setup time
                                 10.96   data required time
-----------------------------------------------------------------------------
                                 10.96   data required time
                                -11.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _864_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v rebuffer50/A (sky130_fd_sc_hd__buf_2)
                  0.04    0.27    5.72 v rebuffer50/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net292 (net)
                  0.04    0.00    5.72 v rebuffer49/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.18 v rebuffer49/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net291 (net)
                  0.06    0.00    6.18 v rebuffer48/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.65 v rebuffer48/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net290 (net)
                  0.06    0.00    6.65 v rebuffer47/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.12 v rebuffer47/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net289 (net)
                  0.06    0.00    7.12 v rebuffer46/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.59 v rebuffer46/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net288 (net)
                  0.06    0.00    7.59 v rebuffer45/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.46    8.04 v rebuffer45/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net287 (net)
                  0.05    0.00    8.04 v rebuffer37/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.51 v rebuffer37/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net279 (net)
                  0.06    0.00    8.51 v rebuffer26/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.98 v rebuffer26/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net268 (net)
                  0.06    0.00    8.98 v _537_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    9.18 v _537_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _083_ (net)
                  0.08    0.00    9.18 v _758_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.90 v _758_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _307_ (net)
                  0.16    0.00    9.90 v _811_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19   11.09 v _811_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _016_ (net)
                  0.17    0.00   11.09 v _340_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.40 v _340_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _150_ (net)
                  0.08    0.00   11.40 v _864_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.40   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _864_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ rebuffer36/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.25    8.99 ^ rebuffer36/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net278 (net)
                  0.15    0.00    8.99 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.07    0.30    9.29 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _096_ (net)
                  0.07    0.00    9.30 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73   10.03 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.17    0.00   10.03 v _805_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.14    1.04   11.07 v _805_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _006_ (net)
                  0.14    0.00   11.07 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.37 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.08    0.00   11.37 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.37   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.55   10.55   clock network delay (propagated)
                          0.69   11.24   clock reconvergence pessimism
                                 11.24 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.96   library setup time
                                 10.96   data required time
-----------------------------------------------------------------------------
                                 10.96   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _861_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v rebuffer35/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.51    4.96 v rebuffer35/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net277 (net)
                  0.07    0.00    4.97 v rebuffer34/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    5.44 v rebuffer34/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net276 (net)
                  0.07    0.00    5.44 v rebuffer33/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.91 v rebuffer33/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net275 (net)
                  0.06    0.00    5.91 v rebuffer32/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.38 v rebuffer32/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net274 (net)
                  0.06    0.00    6.38 v rebuffer31/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.85 v rebuffer31/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net273 (net)
                  0.06    0.00    6.85 v rebuffer30/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.31 v rebuffer30/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net272 (net)
                  0.06    0.00    7.31 v rebuffer29/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.78 v rebuffer29/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net271 (net)
                  0.06    0.00    7.78 v rebuffer24/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    8.28 v rebuffer24/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net266 (net)
                  0.09    0.00    8.28 v rebuffer23/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    8.76 v rebuffer23/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net265 (net)
                  0.06    0.00    8.76 v rebuffer18/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    9.24 v rebuffer18/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net260 (net)
                  0.08    0.00    9.25 v _530_/B (sky130_fd_sc_hd__nor2_2)
                  0.16    0.17    9.41 ^ _530_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _268_ (net)
                  0.16    0.00    9.41 ^ _531_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.11    9.52 v _531_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _077_ (net)
                  0.10    0.00    9.52 v _759_/A1 (sky130_fd_sc_hd__mux2_4)
                  0.09    0.50   10.03 v _759_/X (sky130_fd_sc_hd__mux2_4)
     2    0.01                           _304_ (net)
                  0.09    0.00   10.03 v _814_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.14    1.02   11.05 v _814_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _013_ (net)
                  0.14    0.00   11.05 v _343_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.35 v _343_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _147_ (net)
                  0.08    0.00   11.35 v _861_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.35   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _861_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v rebuffer16/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.52    8.73 v rebuffer16/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net258 (net)
                  0.06    0.00    8.73 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.24    0.22    8.95 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.24    0.00    8.95 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.15    9.10 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _094_ (net)
                  0.11    0.00    9.10 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    9.84 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.17    0.00    9.84 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.20   11.04 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.18    0.00   11.05 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   11.37 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _163_ (net)
                  0.09    0.00   11.37 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.37   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.19    0.19    8.93 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.19    0.00    8.93 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.09    0.45    9.39 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.01                           _100_ (net)
                  0.09    0.00    9.39 v _761_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.13    0.60    9.99 v _761_/X (sky130_fd_sc_hd__mux2_2)
     2    0.01                           _315_ (net)
                  0.13    0.00   10.00 v _803_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.15    1.04   11.04 v _803_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _008_ (net)
                  0.15    0.00   11.04 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.35 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.08    0.00   11.36 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.36   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: la_data_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.11    0.01    2.10 v rebuffer104/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.49    2.59 v rebuffer104/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net346 (net)
                  0.06    0.00    2.59 v rebuffer102/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.06 v rebuffer102/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net344 (net)
                  0.06    0.00    3.06 v rebuffer100/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.53 v rebuffer100/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net342 (net)
                  0.06    0.00    3.53 v rebuffer98/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.01 v rebuffer98/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net340 (net)
                  0.07    0.00    4.01 v rebuffer96/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.49    4.50 v rebuffer96/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net338 (net)
                  0.07    0.00    4.51 v rebuffer94/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.99 v rebuffer94/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net336 (net)
                  0.07    0.00    4.99 v rebuffer91/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    5.46 v rebuffer91/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net333 (net)
                  0.06    0.00    5.47 v rebuffer88/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.94 v rebuffer88/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net330 (net)
                  0.06    0.00    5.94 v rebuffer85/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.41 v rebuffer85/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net327 (net)
                  0.06    0.00    6.41 v rebuffer82/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.87 v rebuffer82/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net324 (net)
                  0.06    0.00    6.87 v rebuffer79/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.34 v rebuffer79/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net321 (net)
                  0.06    0.00    7.34 v rebuffer5/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.12    0.52    7.86 v rebuffer5/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net247 (net)
                  0.12    0.00    7.87 v _715_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.21    8.07 v _715_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net178 (net)
                  0.08    0.00    8.08 v output178/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.27    8.35 v output178/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           la_data_out[0] (net)
                  0.15    0.01    8.35 v la_data_out[0] (out)
                                  8.35   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _854_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _509_/B2 (sky130_fd_sc_hd__o2bb2a_1)
                  0.11    0.62    9.05 v _509_/X (sky130_fd_sc_hd__o2bb2a_1)
     1    0.00                           _062_ (net)
                  0.11    0.00    9.05 v _776_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.73    9.78 v _776_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _297_ (net)
                  0.15    0.00    9.78 v _789_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   10.95 v _789_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _022_ (net)
                  0.16    0.00   10.95 v _352_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.27 v _352_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _140_ (net)
                  0.09    0.00   11.27 v _854_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.27   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _854_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.11    0.01    2.10 v rebuffer105/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.35 v rebuffer105/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net347 (net)
                  0.05    0.00    2.35 v rebuffer103/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.81 v rebuffer103/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net345 (net)
                  0.06    0.00    2.81 v rebuffer101/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.28 v rebuffer101/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net343 (net)
                  0.06    0.00    3.28 v rebuffer99/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    3.76 v rebuffer99/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net341 (net)
                  0.07    0.00    3.77 v rebuffer97/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.24 v rebuffer97/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net339 (net)
                  0.06    0.00    4.24 v rebuffer95/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.71 v rebuffer95/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net337 (net)
                  0.06    0.00    4.71 v rebuffer93/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    5.19 v rebuffer93/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net335 (net)
                  0.07    0.00    5.19 v rebuffer90/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.66 v rebuffer90/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net332 (net)
                  0.06    0.00    5.66 v rebuffer87/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    6.14 v rebuffer87/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net329 (net)
                  0.07    0.00    6.14 v rebuffer84/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.46    6.60 v rebuffer84/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net326 (net)
                  0.05    0.00    6.60 v rebuffer81/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.07 v rebuffer81/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net323 (net)
                  0.06    0.00    7.07 v rebuffer4/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.45    0.78    7.85 v rebuffer4/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.05                           net246 (net)
                  0.45    0.02    7.86 v output146/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.43    8.29 v output146/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           io_out[0] (net)
                  0.16    0.01    8.30 v io_out[0] (out)
                                  8.30   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.19    0.83    8.14 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.19    0.00    8.14 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.12    0.54    8.68 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _275_ (net)
                  0.12    0.00    8.68 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.10    0.28    8.96 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.10    0.00    8.96 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    9.70 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.17    0.00    9.70 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19   10.89 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.17    0.00   10.89 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.21 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _161_ (net)
                  0.09    0.00   11.22 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.22   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _853_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v rebuffer21/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.10    0.51    8.66 v rebuffer21/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net263 (net)
                  0.10    0.00    8.67 v _506_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.33    8.99 v _506_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _060_ (net)
                  0.07    0.00    8.99 v _778_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.71    9.71 v _778_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _296_ (net)
                  0.15    0.00    9.71 v _790_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   10.87 v _790_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _021_ (net)
                  0.15    0.00   10.87 v _353_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.17 v _353_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _139_ (net)
                  0.08    0.00   11.17 v _853_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.17   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _853_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _855_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _512_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.24    8.67 ^ _512_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _263_ (net)
                  0.19    0.00    8.68 ^ _513_/B (sky130_fd_sc_hd__nor2_1)
                  0.06    0.12    8.80 v _513_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _064_ (net)
                  0.06    0.00    8.80 v _774_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.71    9.51 v _774_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _298_ (net)
                  0.15    0.00    9.51 v _788_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16   10.68 v _788_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _023_ (net)
                  0.16    0.00   10.68 v _350_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.99 v _350_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _141_ (net)
                  0.09    0.00   10.99 v _855_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _855_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


check_report_end
timing_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _862_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.00    4.98 ^ rebuffer68/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.23    5.22 ^ rebuffer68/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net310 (net)
                  0.09    0.00    5.22 ^ rebuffer67/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.60 ^ rebuffer67/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net309 (net)
                  0.07    0.00    5.60 ^ rebuffer66/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.98 ^ rebuffer66/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net308 (net)
                  0.07    0.00    5.98 ^ rebuffer65/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    6.35 ^ rebuffer65/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net307 (net)
                  0.06    0.00    6.35 ^ rebuffer64/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    6.72 ^ rebuffer64/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net306 (net)
                  0.08    0.00    6.72 ^ rebuffer63/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    7.10 ^ rebuffer63/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net305 (net)
                  0.07    0.00    7.10 ^ rebuffer62/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    7.47 ^ rebuffer62/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net304 (net)
                  0.06    0.00    7.47 ^ rebuffer61/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.84 ^ rebuffer61/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net303 (net)
                  0.07    0.00    7.84 ^ rebuffer60/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.21 ^ rebuffer60/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net302 (net)
                  0.07    0.00    8.21 ^ rebuffer59/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.58 ^ rebuffer59/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net301 (net)
                  0.07    0.00    8.58 ^ rebuffer43/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    8.96 ^ rebuffer43/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net285 (net)
                  0.08    0.00    8.96 ^ _533_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.07    0.27    9.23 v _533_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _079_ (net)
                  0.07    0.00    9.23 v _760_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.70    9.93 v _760_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _305_ (net)
                  0.15    0.00    9.93 v _813_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.18   11.12 v _813_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _014_ (net)
                  0.17    0.00   11.12 v _342_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.43 v _342_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _148_ (net)
                  0.08    0.00   11.43 v _862_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _862_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.19    0.19    8.93 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.19    0.00    8.93 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.27    9.20 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _098_ (net)
                  0.09    0.00    9.20 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73    9.94 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.17    0.00    9.94 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.18   11.13 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _007_ (net)
                  0.16    0.00   11.13 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.44 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.09    0.00   11.45 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.45   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _856_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _511_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    8.83 v _511_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _262_ (net)
                  0.11    0.00    8.83 v _516_/A2 (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.34    9.17 v _516_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _066_ (net)
                  0.08    0.00    9.17 v _771_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.89 v _771_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _299_ (net)
                  0.16    0.00    9.89 v _787_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.19   11.08 v _787_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _024_ (net)
                  0.18    0.00   11.08 v _349_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.40 v _349_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _142_ (net)
                  0.09    0.00   11.40 v _856_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.40   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _856_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _863_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v rebuffer58/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.50    5.66 v rebuffer58/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net300 (net)
                  0.06    0.00    5.66 v rebuffer57/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    6.13 v rebuffer57/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net299 (net)
                  0.07    0.00    6.13 v rebuffer56/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.60 v rebuffer56/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net298 (net)
                  0.06    0.00    6.61 v rebuffer55/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.08 v rebuffer55/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net297 (net)
                  0.07    0.00    7.08 v rebuffer54/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.55 v rebuffer54/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net296 (net)
                  0.06    0.00    7.55 v rebuffer53/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.02 v rebuffer53/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net295 (net)
                  0.06    0.00    8.02 v rebuffer52/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.48 v rebuffer52/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net294 (net)
                  0.06    0.00    8.49 v rebuffer38/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    8.96 v rebuffer38/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net280 (net)
                  0.07    0.00    8.96 v _535_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.19    9.16 v _535_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _081_ (net)
                  0.07    0.00    9.16 v _756_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.88 v _756_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _306_ (net)
                  0.16    0.01    9.89 v _812_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.20   11.09 v _812_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _015_ (net)
                  0.18    0.00   11.09 v _341_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   11.42 v _341_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _149_ (net)
                  0.09    0.00   11.42 v _863_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.42   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.55   10.55   clock network delay (propagated)
                          0.69   11.24   clock reconvergence pessimism
                                 11.24 ^ _863_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.96   library setup time
                                 10.96   data required time
-----------------------------------------------------------------------------
                                 10.96   data required time
                                -11.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _864_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v rebuffer50/A (sky130_fd_sc_hd__buf_2)
                  0.04    0.27    5.72 v rebuffer50/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net292 (net)
                  0.04    0.00    5.72 v rebuffer49/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.18 v rebuffer49/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net291 (net)
                  0.06    0.00    6.18 v rebuffer48/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.65 v rebuffer48/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net290 (net)
                  0.06    0.00    6.65 v rebuffer47/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.12 v rebuffer47/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net289 (net)
                  0.06    0.00    7.12 v rebuffer46/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.59 v rebuffer46/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net288 (net)
                  0.06    0.00    7.59 v rebuffer45/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.46    8.04 v rebuffer45/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net287 (net)
                  0.05    0.00    8.04 v rebuffer37/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.51 v rebuffer37/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net279 (net)
                  0.06    0.00    8.51 v rebuffer26/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    8.98 v rebuffer26/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net268 (net)
                  0.06    0.00    8.98 v _537_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    9.18 v _537_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _083_ (net)
                  0.08    0.00    9.18 v _758_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.72    9.90 v _758_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _307_ (net)
                  0.16    0.00    9.90 v _811_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19   11.09 v _811_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _016_ (net)
                  0.17    0.00   11.09 v _340_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.40 v _340_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _150_ (net)
                  0.08    0.00   11.40 v _864_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.40   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _864_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ rebuffer36/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.25    8.99 ^ rebuffer36/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net278 (net)
                  0.15    0.00    8.99 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.07    0.30    9.29 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _096_ (net)
                  0.07    0.00    9.30 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73   10.03 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.17    0.00   10.03 v _805_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.14    1.04   11.07 v _805_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _006_ (net)
                  0.14    0.00   11.07 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.37 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.08    0.00   11.37 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.37   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.55   10.55   clock network delay (propagated)
                          0.69   11.24   clock reconvergence pessimism
                                 11.24 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.96   library setup time
                                 10.96   data required time
-----------------------------------------------------------------------------
                                 10.96   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _861_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v rebuffer35/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.51    4.96 v rebuffer35/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net277 (net)
                  0.07    0.00    4.97 v rebuffer34/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    5.44 v rebuffer34/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net276 (net)
                  0.07    0.00    5.44 v rebuffer33/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.91 v rebuffer33/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net275 (net)
                  0.06    0.00    5.91 v rebuffer32/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.38 v rebuffer32/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net274 (net)
                  0.06    0.00    6.38 v rebuffer31/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.85 v rebuffer31/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net273 (net)
                  0.06    0.00    6.85 v rebuffer30/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.31 v rebuffer30/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net272 (net)
                  0.06    0.00    7.31 v rebuffer29/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.78 v rebuffer29/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net271 (net)
                  0.06    0.00    7.78 v rebuffer24/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    8.28 v rebuffer24/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net266 (net)
                  0.09    0.00    8.28 v rebuffer23/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    8.76 v rebuffer23/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net265 (net)
                  0.06    0.00    8.76 v rebuffer18/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    9.24 v rebuffer18/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net260 (net)
                  0.08    0.00    9.25 v _530_/B (sky130_fd_sc_hd__nor2_2)
                  0.16    0.17    9.41 ^ _530_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _268_ (net)
                  0.16    0.00    9.41 ^ _531_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.11    9.52 v _531_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _077_ (net)
                  0.10    0.00    9.52 v _759_/A1 (sky130_fd_sc_hd__mux2_4)
                  0.09    0.50   10.03 v _759_/X (sky130_fd_sc_hd__mux2_4)
     2    0.01                           _304_ (net)
                  0.09    0.00   10.03 v _814_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.14    1.02   11.05 v _814_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _013_ (net)
                  0.14    0.00   11.05 v _343_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.35 v _343_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _147_ (net)
                  0.08    0.00   11.35 v _861_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.35   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _861_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v rebuffer16/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.52    8.73 v rebuffer16/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net258 (net)
                  0.06    0.00    8.73 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.24    0.22    8.95 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.24    0.00    8.95 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.15    9.10 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _094_ (net)
                  0.11    0.00    9.10 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    9.84 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.17    0.00    9.84 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.20   11.04 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _005_ (net)
                  0.18    0.00   11.05 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   11.37 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _163_ (net)
                  0.09    0.00   11.37 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.37   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.90    8.21 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    8.21 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    8.35 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.09    0.00    8.35 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.39    8.74 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    8.74 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.19    0.19    8.93 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.19    0.00    8.93 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.09    0.45    9.39 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.01                           _100_ (net)
                  0.09    0.00    9.39 v _761_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.13    0.60    9.99 v _761_/X (sky130_fd_sc_hd__mux2_2)
     2    0.01                           _315_ (net)
                  0.13    0.00   10.00 v _803_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.15    1.04   11.04 v _803_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _008_ (net)
                  0.15    0.00   11.04 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.35 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _166_ (net)
                  0.08    0.00   11.36 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.36   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: la_data_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.11    0.01    2.10 v rebuffer104/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.49    2.59 v rebuffer104/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net346 (net)
                  0.06    0.00    2.59 v rebuffer102/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.06 v rebuffer102/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net344 (net)
                  0.06    0.00    3.06 v rebuffer100/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.53 v rebuffer100/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net342 (net)
                  0.06    0.00    3.53 v rebuffer98/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.01 v rebuffer98/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net340 (net)
                  0.07    0.00    4.01 v rebuffer96/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.49    4.50 v rebuffer96/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net338 (net)
                  0.07    0.00    4.51 v rebuffer94/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.99 v rebuffer94/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net336 (net)
                  0.07    0.00    4.99 v rebuffer91/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    5.46 v rebuffer91/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net333 (net)
                  0.06    0.00    5.47 v rebuffer88/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.94 v rebuffer88/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net330 (net)
                  0.06    0.00    5.94 v rebuffer85/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.41 v rebuffer85/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net327 (net)
                  0.06    0.00    6.41 v rebuffer82/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.87 v rebuffer82/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net324 (net)
                  0.06    0.00    6.87 v rebuffer79/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.34 v rebuffer79/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net321 (net)
                  0.06    0.00    7.34 v rebuffer5/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.12    0.52    7.86 v rebuffer5/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net247 (net)
                  0.12    0.00    7.87 v _715_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.21    8.07 v _715_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net178 (net)
                  0.08    0.00    8.08 v output178/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.27    8.35 v output178/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           la_data_out[0] (net)
                  0.15    0.01    8.35 v la_data_out[0] (out)
                                  8.35   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _854_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _509_/B2 (sky130_fd_sc_hd__o2bb2a_1)
                  0.11    0.62    9.05 v _509_/X (sky130_fd_sc_hd__o2bb2a_1)
     1    0.00                           _062_ (net)
                  0.11    0.00    9.05 v _776_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.73    9.78 v _776_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _297_ (net)
                  0.15    0.00    9.78 v _789_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.17   10.95 v _789_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _022_ (net)
                  0.16    0.00   10.95 v _352_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.27 v _352_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _140_ (net)
                  0.09    0.00   11.27 v _854_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.27   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _854_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.11    0.01    2.10 v rebuffer105/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.35 v rebuffer105/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net347 (net)
                  0.05    0.00    2.35 v rebuffer103/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.81 v rebuffer103/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net345 (net)
                  0.06    0.00    2.81 v rebuffer101/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.28 v rebuffer101/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net343 (net)
                  0.06    0.00    3.28 v rebuffer99/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    3.76 v rebuffer99/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net341 (net)
                  0.07    0.00    3.77 v rebuffer97/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.24 v rebuffer97/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net339 (net)
                  0.06    0.00    4.24 v rebuffer95/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.71 v rebuffer95/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net337 (net)
                  0.06    0.00    4.71 v rebuffer93/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    5.19 v rebuffer93/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net335 (net)
                  0.07    0.00    5.19 v rebuffer90/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.66 v rebuffer90/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net332 (net)
                  0.06    0.00    5.66 v rebuffer87/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    6.14 v rebuffer87/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net329 (net)
                  0.07    0.00    6.14 v rebuffer84/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.05    0.46    6.60 v rebuffer84/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net326 (net)
                  0.05    0.00    6.60 v rebuffer81/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.07 v rebuffer81/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net323 (net)
                  0.06    0.00    7.07 v rebuffer4/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.45    0.78    7.85 v rebuffer4/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.05                           net246 (net)
                  0.45    0.02    7.86 v output146/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.43    8.29 v output146/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           io_out[0] (net)
                  0.16    0.01    8.30 v io_out[0] (out)
                                  8.30   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.01    4.99 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.17    5.15 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.14    0.00    5.16 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.13    5.28 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.08    0.00    5.29 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.17    0.15    5.44 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.17    0.00    5.44 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.92    6.37 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _245_ (net)
                  0.18    0.00    6.37 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.18    0.93    7.30 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    7.30 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.19    0.83    8.14 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.19    0.00    8.14 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.12    0.54    8.68 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _275_ (net)
                  0.12    0.00    8.68 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.10    0.28    8.96 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.10    0.00    8.96 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    9.70 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.17    0.00    9.70 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19   10.89 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _003_ (net)
                  0.17    0.00   10.89 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   11.21 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _161_ (net)
                  0.09    0.00   11.22 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.22   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.56   10.56   clock network delay (propagated)
                          0.69   11.25   clock reconvergence pessimism
                                 11.25 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.28   10.97   library setup time
                                 10.97   data required time
-----------------------------------------------------------------------------
                                 10.97   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _853_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v rebuffer21/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.10    0.51    8.66 v rebuffer21/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net263 (net)
                  0.10    0.00    8.67 v _506_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.33    8.99 v _506_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _060_ (net)
                  0.07    0.00    8.99 v _778_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.71    9.71 v _778_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _296_ (net)
                  0.15    0.00    9.71 v _790_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.15    1.16   10.87 v _790_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _021_ (net)
                  0.15    0.00   10.87 v _353_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.30   11.17 v _353_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _139_ (net)
                  0.08    0.00   11.17 v _853_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.17   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _853_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _855_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.70    2.08 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.12    0.02    2.10 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.14    2.24 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    2.24 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    2.33 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.05    0.00    2.33 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.39    2.72 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    2.73 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    2.98 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    2.98 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.44 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    3.44 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    3.90 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    3.90 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    4.38 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.07    0.00    4.38 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.85 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    4.85 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.31 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    5.31 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.78 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    5.78 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.25 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    6.25 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.71 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    6.71 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.18 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    7.18 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.47    7.65 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.07    0.00    7.65 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.50    8.15 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.08    0.00    8.15 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.16    0.17    8.32 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.16    0.00    8.32 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11    8.43 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    8.44 v _512_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.24    8.67 ^ _512_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _263_ (net)
                  0.19    0.00    8.68 ^ _513_/B (sky130_fd_sc_hd__nor2_1)
                  0.06    0.12    8.80 v _513_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _064_ (net)
                  0.06    0.00    8.80 v _774_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.71    9.51 v _774_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _298_ (net)
                  0.15    0.00    9.51 v _788_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.16   10.68 v _788_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _023_ (net)
                  0.16    0.00   10.68 v _350_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.99 v _350_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _141_ (net)
                  0.09    0.00   10.99 v _855_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _855_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


timing_report_end
min_max_report
Startpoint: _860_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _827_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.54    0.54   clock network delay (propagated)
                  0.03    0.00    0.54 ^ _860_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.09    0.26    0.80 v _860_/Q (sky130_fd_sc_hd__dfxtp_4)
    10    0.08                           net148 (net)
                  0.09    0.02    0.81 v _396_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.02    0.11    0.92 v _396_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _113_ (net)
                  0.02    0.00    0.92 v _827_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.45    1.45   clock network delay (propagated)
                         -0.69    0.76   clock reconvergence pessimism
                                  0.76 ^ _827_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _862_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.38    1.38   clock network delay (propagated)
                  0.06    0.00    1.38 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.77    2.15 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.03                           net146 (net)
                  0.18    0.02    2.17 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.16    2.33 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    2.33 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    2.44 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.08    0.00    2.44 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.15    0.37    2.81 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.15    0.00    2.81 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    3.33 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    3.33 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.13    0.16    3.50 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.13    0.00    3.50 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.62 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.08    0.00    3.63 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.14    0.13    3.76 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.14    0.00    3.76 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    4.45 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    4.45 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    4.57 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    4.57 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.41    4.98 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.20    0.00    4.98 ^ rebuffer68/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.23    5.22 ^ rebuffer68/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net310 (net)
                  0.09    0.00    5.22 ^ rebuffer67/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.60 ^ rebuffer67/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net309 (net)
                  0.07    0.00    5.60 ^ rebuffer66/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    5.98 ^ rebuffer66/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net308 (net)
                  0.07    0.00    5.98 ^ rebuffer65/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    6.35 ^ rebuffer65/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net307 (net)
                  0.06    0.00    6.35 ^ rebuffer64/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    6.72 ^ rebuffer64/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net306 (net)
                  0.08    0.00    6.72 ^ rebuffer63/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    7.10 ^ rebuffer63/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net305 (net)
                  0.07    0.00    7.10 ^ rebuffer62/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    7.47 ^ rebuffer62/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net304 (net)
                  0.06    0.00    7.47 ^ rebuffer61/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.84 ^ rebuffer61/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net303 (net)
                  0.07    0.00    7.84 ^ rebuffer60/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.21 ^ rebuffer60/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net302 (net)
                  0.07    0.00    8.21 ^ rebuffer59/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    8.58 ^ rebuffer59/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net301 (net)
                  0.07    0.00    8.58 ^ rebuffer43/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    8.96 ^ rebuffer43/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net285 (net)
                  0.08    0.00    8.96 ^ _533_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.07    0.27    9.23 v _533_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _079_ (net)
                  0.07    0.00    9.23 v _760_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.70    9.93 v _760_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _305_ (net)
                  0.15    0.00    9.93 v _813_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.18   11.12 v _813_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _014_ (net)
                  0.17    0.00   11.12 v _342_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31   11.43 v _342_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _148_ (net)
                  0.08    0.00   11.43 v _862_/D (sky130_fd_sc_hd__dfxtp_4)
                                 11.43   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.54   10.54   clock network delay (propagated)
                          0.69   11.23   clock reconvergence pessimism
                                 11.23 ^ _862_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.29   10.94   library setup time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)


min_max_report_end
wns_report
wns -0.49
wns_report_end
tns_report
tns -5.47
tns_report_end
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def[39m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide[39m
[36m[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def[39m
[36m[INFO]: Current Guide is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 23[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v[39m
[36m[INFO]: Running Detailed Routing...[39m
[36m[INFO]: current step index: 24[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_proj_example
Die area:                 ( 0 0 ) ( 900000 600000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     53229
Number of terminals:      609
Number of snets:          2
Number of nets:           1295

[INFO DRT-0151] Reading guide.

Number of guides:     7504

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 138.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 292030.
[INFO DRT-0033] mcon shape region query size = 819823.
[INFO DRT-0033] met1 shape region query size = 109578.
[INFO DRT-0033] via shape region query size = 6390.
[INFO DRT-0033] met2 shape region query size = 3163.
[INFO DRT-0033] via2 shape region query size = 5112.
[INFO DRT-0033] met3 shape region query size = 2556.
[INFO DRT-0033] via3 shape region query size = 5112.
[INFO DRT-0033] met4 shape region query size = 1302.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 1.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 410 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 132 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1564 groups.
#scanned instances     = 53229
#unique  instances     = 138
#stdCellGenAp          = 3313
#stdCellValidPlanarAp  = 41
#stdCellValidViaAp     = 2463
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3069
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 241.30 (MB), peak = 265.22 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2618.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2454.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1476.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 45.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4094 vertical wires in 3 frboxes and 2499 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 359 vertical wires in 3 frboxes and 903 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 301.36 (MB), peak = 383.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 301.36 (MB), peak = 383.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 334.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 335.03 (MB).
    Completing 30% with 276 violations.
    elapsed time = 00:00:09, memory = 335.03 (MB).
    Completing 40% with 276 violations.
    elapsed time = 00:00:11, memory = 335.03 (MB).
    Completing 50% with 276 violations.
    elapsed time = 00:00:13, memory = 335.03 (MB).
    Completing 60% with 307 violations.
    elapsed time = 00:00:16, memory = 335.03 (MB).
    Completing 70% with 307 violations.
    elapsed time = 00:00:19, memory = 335.03 (MB).
    Completing 80% with 431 violations.
    elapsed time = 00:00:20, memory = 335.16 (MB).
    Completing 90% with 431 violations.
    elapsed time = 00:00:22, memory = 336.19 (MB).
    Completing 100% with 463 violations.
    elapsed time = 00:00:23, memory = 336.31 (MB).
[INFO DRT-0199]   Number of violations = 823.
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:24, memory = 650.06 (MB), peak = 650.06 (MB)
Total wire length = 70933 um.
Total wire length on LAYER li1 = 58 um.
Total wire length on LAYER met1 = 31890 um.
Total wire length on LAYER met2 = 33862 um.
Total wire length on LAYER met3 = 5114 um.
Total wire length on LAYER met4 = 7 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7039.
Up-via summary (total 7039):.

-----------------------
 FR_MASTERSLICE       0
            li1    3130
           met1    3734
           met2     173
           met3       2
           met4       0
-----------------------
                   7039


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 823 violations.
    elapsed time = 00:00:03, memory = 650.20 (MB).
    Completing 20% with 823 violations.
    elapsed time = 00:00:05, memory = 650.20 (MB).
    Completing 30% with 612 violations.
    elapsed time = 00:00:07, memory = 650.20 (MB).
    Completing 40% with 612 violations.
    elapsed time = 00:00:10, memory = 659.22 (MB).
    Completing 50% with 612 violations.
    elapsed time = 00:00:11, memory = 659.22 (MB).
    Completing 60% with 540 violations.
    elapsed time = 00:00:14, memory = 659.30 (MB).
    Completing 70% with 540 violations.
    elapsed time = 00:00:16, memory = 659.30 (MB).
    Completing 80% with 373 violations.
    elapsed time = 00:00:18, memory = 659.30 (MB).
    Completing 90% with 373 violations.
    elapsed time = 00:00:21, memory = 659.30 (MB).
    Completing 100% with 329 violations.
    elapsed time = 00:00:22, memory = 659.30 (MB).
[INFO DRT-0199]   Number of violations = 329.
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:22, memory = 659.30 (MB), peak = 659.30 (MB)
Total wire length = 70537 um.
Total wire length on LAYER li1 = 56 um.
Total wire length on LAYER met1 = 31660 um.
Total wire length on LAYER met2 = 33531 um.
Total wire length on LAYER met3 = 5278 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7076.
Up-via summary (total 7076):.

-----------------------
 FR_MASTERSLICE       0
            li1    3130
           met1    3726
           met2     216
           met3       4
           met4       0
-----------------------
                   7076


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 329 violations.
    elapsed time = 00:00:00, memory = 659.30 (MB).
    Completing 20% with 329 violations.
    elapsed time = 00:00:00, memory = 659.30 (MB).
    Completing 30% with 320 violations.
    elapsed time = 00:00:00, memory = 659.30 (MB).
    Completing 40% with 320 violations.
    elapsed time = 00:00:03, memory = 674.00 (MB).
    Completing 50% with 320 violations.
    elapsed time = 00:00:04, memory = 666.93 (MB).
    Completing 60% with 282 violations.
    elapsed time = 00:00:04, memory = 666.93 (MB).
    Completing 70% with 282 violations.
    elapsed time = 00:00:05, memory = 666.93 (MB).
    Completing 80% with 276 violations.
    elapsed time = 00:00:05, memory = 666.93 (MB).
    Completing 90% with 276 violations.
    elapsed time = 00:00:09, memory = 666.93 (MB).
    Completing 100% with 264 violations.
    elapsed time = 00:00:11, memory = 666.93 (MB).
[INFO DRT-0199]   Number of violations = 264.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:11, memory = 666.93 (MB), peak = 674.00 (MB)
Total wire length = 70465 um.
Total wire length on LAYER li1 = 46 um.
Total wire length on LAYER met1 = 31625 um.
Total wire length on LAYER met2 = 33514 um.
Total wire length on LAYER met3 = 5279 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7066.
Up-via summary (total 7066):.

-----------------------
 FR_MASTERSLICE       0
            li1    3124
           met1    3748
           met2     194
           met3       0
           met4       0
-----------------------
                   7066


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 264 violations.
    elapsed time = 00:00:03, memory = 666.93 (MB).
    Completing 20% with 264 violations.
    elapsed time = 00:00:06, memory = 666.94 (MB).
    Completing 30% with 107 violations.
    elapsed time = 00:00:09, memory = 666.94 (MB).
    Completing 40% with 107 violations.
    elapsed time = 00:00:09, memory = 666.94 (MB).
    Completing 50% with 107 violations.
    elapsed time = 00:00:09, memory = 666.94 (MB).
    Completing 60% with 106 violations.
    elapsed time = 00:00:10, memory = 666.94 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:10, memory = 666.94 (MB).
    Completing 80% with 64 violations.
    elapsed time = 00:00:17, memory = 666.94 (MB).
    Completing 90% with 64 violations.
    elapsed time = 00:00:17, memory = 666.94 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:17, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 63.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:17, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70432 um.
Total wire length on LAYER li1 = 36 um.
Total wire length on LAYER met1 = 30737 um.
Total wire length on LAYER met2 = 33454 um.
Total wire length on LAYER met3 = 6127 um.
Total wire length on LAYER met4 = 76 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7168.
Up-via summary (total 7168):.

-----------------------
 FR_MASTERSLICE       0
            li1    3114
           met1    3756
           met2     286
           met3      12
           met4       0
-----------------------
                   7168


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:01, memory = 666.94 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:01, memory = 666.94 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 666.94 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 666.94 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70417 um.
Total wire length on LAYER li1 = 35 um.
Total wire length on LAYER met1 = 30633 um.
Total wire length on LAYER met2 = 33451 um.
Total wire length on LAYER met3 = 6212 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7175.
Up-via summary (total 7175):.

-----------------------
 FR_MASTERSLICE       0
            li1    3112
           met1    3757
           met2     292
           met3      14
           met4       0
-----------------------
                   7175


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.94 (MB), peak = 674.00 (MB)
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0198] Complete detail routing.
Total wire length = 70414 um.
Total wire length on LAYER li1 = 34 um.
Total wire length on LAYER met1 = 30637 um.
Total wire length on LAYER met2 = 33449 um.
Total wire length on LAYER met3 = 6207 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7173.
Up-via summary (total 7173):.

-----------------------
 FR_MASTERSLICE       0
            li1    3110
           met1    3758
           met2     291
           met3      14
           met4       0
-----------------------
                   7173


[INFO DRT-0267] cpu time = 00:02:21, elapsed time = 00:01:19, memory = 666.94 (MB), peak = 674.00 (MB)

[INFO DRT-0180] Post processing.
Saving to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[36m[INFO]: No DRC violations after detailed routing.[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def[39m
[36m[INFO]: Running SPEF Extraction...[39m
[36m[INFO]: current step index: 25[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-0033] -order_wires is deprecated.
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of user_proj_example ...
Notice 0: Split top of 232 T shapes.
[INFO RCX-0435] Reading extraction model file /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/openlane/rcx_rules.info ...
[INFO RCX-0436] RC segment generation user_proj_example (max_merge_res 50.0) ...
[INFO RCX-0040] Final 4549 rc segments
[INFO RCX-0439] Coupling Cap extraction user_proj_example ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 7277 wires to be extracted
[INFO RCX-0442] 52% completion -- 3833 wires have been extracted
[INFO RCX-0442] 100% completion -- 7277 wires have been extracted
[INFO RCX-0045] Extract 1295 nets, 5586 rsegs, 5586 caps, 8675 ccs
[INFO RCX-0015] Finished extracting user_proj_example.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 1295 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 26[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__fill_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__fill_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
check_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.23    0.19    7.68 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.23    0.00    7.68 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.10    0.30    7.98 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _098_ (net)
                  0.10    0.00    7.98 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.80    8.78 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.21    0.00    8.78 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24   10.02 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _007_ (net)
                  0.19    0.00   10.02 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.34   10.36 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.09    0.00   10.36 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.36   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.66   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ rebuffer36/A (sky130_fd_sc_hd__clkbuf_1)
                  0.18    0.27    7.76 ^ rebuffer36/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net278 (net)
                  0.18    0.00    7.76 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.09    0.33    8.09 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.01                           _096_ (net)
                  0.09    0.00    8.09 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.79    8.89 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.21    0.00    8.89 v _805_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.15    1.07    9.96 v _805_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _006_ (net)
                  0.15    0.00    9.96 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.27 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.09    0.00   10.27 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.27   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.57   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _862_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ rebuffer68/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.24    3.91 ^ rebuffer68/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net310 (net)
                  0.09    0.00    3.91 ^ rebuffer67/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.40    4.30 ^ rebuffer67/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net309 (net)
                  0.08    0.00    4.30 ^ rebuffer66/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    4.68 ^ rebuffer66/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net308 (net)
                  0.07    0.00    4.68 ^ rebuffer65/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.36    5.05 ^ rebuffer65/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net307 (net)
                  0.06    0.00    5.05 ^ rebuffer64/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    5.41 ^ rebuffer64/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net306 (net)
                  0.07    0.00    5.41 ^ rebuffer63/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    5.79 ^ rebuffer63/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net305 (net)
                  0.07    0.00    5.79 ^ rebuffer62/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    6.16 ^ rebuffer62/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net304 (net)
                  0.07    0.00    6.16 ^ rebuffer61/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    6.55 ^ rebuffer61/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net303 (net)
                  0.08    0.00    6.55 ^ rebuffer60/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    6.92 ^ rebuffer60/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net302 (net)
                  0.06    0.00    6.92 ^ rebuffer59/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.29 ^ rebuffer59/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net301 (net)
                  0.07    0.00    7.29 ^ rebuffer43/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.66 ^ rebuffer43/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net285 (net)
                  0.07    0.00    7.66 ^ _533_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.27    7.94 v _533_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _079_ (net)
                  0.08    0.00    7.94 v _760_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73    8.67 v _760_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _305_ (net)
                  0.17    0.00    8.67 v _813_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.20    1.23    9.90 v _813_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _014_ (net)
                  0.20    0.00    9.90 v _342_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   10.24 v _342_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _148_ (net)
                  0.09    0.00   10.24 v _862_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.24   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _862_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.54   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v rebuffer16/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.52    7.46 v rebuffer16/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net258 (net)
                  0.06    0.00    7.46 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.23    0.22    7.68 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.23    0.00    7.68 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.13    0.16    7.84 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _094_ (net)
                  0.13    0.00    7.84 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.79    8.63 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.20    0.00    8.63 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24    9.88 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _005_ (net)
                  0.19    0.00    9.88 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.35   10.22 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _163_ (net)
                  0.10    0.00   10.22 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.22   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _863_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v rebuffer58/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.51    4.36 v rebuffer58/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net300 (net)
                  0.06    0.00    4.36 v rebuffer57/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.84 v rebuffer57/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net299 (net)
                  0.07    0.00    4.84 v rebuffer56/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    5.32 v rebuffer56/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net298 (net)
                  0.06    0.00    5.32 v rebuffer55/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.79 v rebuffer55/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net297 (net)
                  0.06    0.00    5.79 v rebuffer54/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.26 v rebuffer54/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net296 (net)
                  0.06    0.00    6.26 v rebuffer53/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.73 v rebuffer53/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net295 (net)
                  0.06    0.00    6.73 v rebuffer52/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.19 v rebuffer52/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net294 (net)
                  0.06    0.00    7.19 v rebuffer38/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    7.67 v rebuffer38/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net280 (net)
                  0.07    0.00    7.67 v _535_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    7.87 v _535_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _081_ (net)
                  0.08    0.00    7.87 v _756_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.76    8.62 v _756_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _306_ (net)
                  0.19    0.00    8.63 v _812_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.21    1.25    9.88 v _812_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _015_ (net)
                  0.21    0.00    9.88 v _341_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.34   10.22 v _341_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _149_ (net)
                  0.09    0.00   10.22 v _863_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.22   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _863_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.23    0.19    7.68 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.23    0.00    7.68 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.12    0.49    8.17 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.01                           _100_ (net)
                  0.12    0.00    8.18 v _761_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.15    0.64    8.82 v _761_/X (sky130_fd_sc_hd__mux2_2)
     2    0.01                           _315_ (net)
                  0.15    0.00    8.82 v _803_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.16    1.07    9.88 v _803_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _008_ (net)
                  0.16    0.00    9.88 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.33   10.21 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _166_ (net)
                  0.10    0.00   10.21 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.21   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.21   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _864_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v rebuffer50/A (sky130_fd_sc_hd__buf_2)
                  0.04    0.28    4.43 v rebuffer50/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net292 (net)
                  0.04    0.00    4.43 v rebuffer49/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.89 v rebuffer49/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net291 (net)
                  0.06    0.00    4.89 v rebuffer48/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.36 v rebuffer48/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net290 (net)
                  0.06    0.00    5.36 v rebuffer47/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.83 v rebuffer47/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net289 (net)
                  0.06    0.00    5.83 v rebuffer46/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.29 v rebuffer46/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net288 (net)
                  0.06    0.00    6.29 v rebuffer45/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.75 v rebuffer45/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net287 (net)
                  0.06    0.00    6.75 v rebuffer37/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.21 v rebuffer37/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net279 (net)
                  0.06    0.00    7.21 v rebuffer26/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.68 v rebuffer26/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net268 (net)
                  0.06    0.00    7.68 v _537_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    7.88 v _537_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _083_ (net)
                  0.08    0.00    7.88 v _758_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.75    8.63 v _758_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _307_ (net)
                  0.18    0.00    8.63 v _811_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.21    9.85 v _811_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _016_ (net)
                  0.18    0.00    9.85 v _340_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   10.17 v _340_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _150_ (net)
                  0.09    0.00   10.17 v _864_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.17   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _864_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.19    0.84    6.87 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.19    0.00    6.87 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.12    0.54    7.41 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _275_ (net)
                  0.12    0.00    7.41 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.11    0.29    7.70 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.11    0.00    7.70 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.79    8.49 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.20    0.00    8.49 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.20    1.25    9.74 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _003_ (net)
                  0.20    0.00    9.74 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.35   10.09 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _161_ (net)
                  0.10    0.00   10.09 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.09   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _861_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v rebuffer35/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.51    3.62 v rebuffer35/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net277 (net)
                  0.07    0.00    3.62 v rebuffer34/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.09 v rebuffer34/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net276 (net)
                  0.06    0.00    4.09 v rebuffer33/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.56 v rebuffer33/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net275 (net)
                  0.06    0.00    4.56 v rebuffer32/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.03 v rebuffer32/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net274 (net)
                  0.06    0.00    5.03 v rebuffer31/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    5.50 v rebuffer31/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net273 (net)
                  0.07    0.00    5.50 v rebuffer30/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.98 v rebuffer30/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net272 (net)
                  0.06    0.00    5.98 v rebuffer29/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.44 v rebuffer29/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net271 (net)
                  0.06    0.00    6.44 v rebuffer24/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    6.94 v rebuffer24/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net266 (net)
                  0.08    0.00    6.94 v rebuffer23/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.41 v rebuffer23/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net265 (net)
                  0.06    0.00    7.41 v rebuffer18/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    7.90 v rebuffer18/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.01                           net260 (net)
                  0.08    0.00    7.90 v _530_/B (sky130_fd_sc_hd__nor2_2)
                  0.17    0.18    8.08 ^ _530_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _268_ (net)
                  0.17    0.00    8.08 ^ _531_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.11    8.19 v _531_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _077_ (net)
                  0.10    0.00    8.19 v _759_/A1 (sky130_fd_sc_hd__mux2_4)
                  0.10    0.51    8.70 v _759_/X (sky130_fd_sc_hd__mux2_4)
     2    0.01                           _304_ (net)
                  0.10    0.00    8.70 v _814_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.16    1.05    9.75 v _814_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _013_ (net)
                  0.16    0.00    9.75 v _343_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.06 v _343_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _147_ (net)
                  0.09    0.00   10.06 v _861_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _861_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _856_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    6.91 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.17    0.00    6.91 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.12    7.03 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    7.03 v _511_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    7.43 v _511_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _262_ (net)
                  0.11    0.00    7.43 v _516_/A2 (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.33    7.76 v _516_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _066_ (net)
                  0.08    0.00    7.76 v _771_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    8.50 v _771_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _299_ (net)
                  0.17    0.00    8.50 v _787_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19    9.70 v _787_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _024_ (net)
                  0.17    0.00    9.70 v _349_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.33   10.03 v _349_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _142_ (net)
                  0.10    0.00   10.03 v _856_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.03   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _856_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _854_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    6.91 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.17    0.00    6.91 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.12    7.03 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    7.03 v _509_/B2 (sky130_fd_sc_hd__o2bb2a_1)
                  0.12    0.63    7.66 v _509_/X (sky130_fd_sc_hd__o2bb2a_1)
     1    0.00                           _062_ (net)
                  0.12    0.00    7.66 v _776_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.78    8.44 v _776_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _297_ (net)
                  0.19    0.00    8.44 v _789_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.22    9.66 v _789_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _022_ (net)
                  0.18    0.00    9.66 v _352_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33    9.99 v _352_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _140_ (net)
                  0.09    0.00    9.99 v _854_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.99   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _854_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _853_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v rebuffer21/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.10    0.52    7.26 v rebuffer21/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net263 (net)
                  0.10    0.00    7.26 v _506_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.34    7.59 v _506_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _060_ (net)
                  0.08    0.00    7.59 v _778_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.76    8.35 v _778_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _296_ (net)
                  0.19    0.00    8.35 v _790_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.19    9.54 v _790_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _021_ (net)
                  0.16    0.00    9.54 v _353_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31    9.85 v _353_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _139_ (net)
                  0.08    0.00    9.85 v _853_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.85   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _853_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


check_report_end
timing_report
Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.23    0.19    7.68 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.23    0.00    7.68 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.10    0.30    7.98 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _098_ (net)
                  0.10    0.00    7.98 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.80    8.78 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.21    0.00    8.78 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24   10.02 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _007_ (net)
                  0.19    0.00   10.02 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.34   10.36 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.09    0.00   10.36 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.36   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.66   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _878_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ rebuffer36/A (sky130_fd_sc_hd__clkbuf_1)
                  0.18    0.27    7.76 ^ rebuffer36/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net278 (net)
                  0.18    0.00    7.76 ^ _564_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.09    0.33    8.09 v _564_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.01                           _096_ (net)
                  0.09    0.00    8.09 v _762_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.79    8.89 v _762_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _313_ (net)
                  0.21    0.00    8.89 v _805_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.15    1.07    9.96 v _805_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _006_ (net)
                  0.15    0.00    9.96 v _323_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.27 v _323_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _164_ (net)
                  0.09    0.00   10.27 v _878_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.27   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _878_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.57   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _862_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ rebuffer68/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.24    3.91 ^ rebuffer68/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net310 (net)
                  0.09    0.00    3.91 ^ rebuffer67/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.40    4.30 ^ rebuffer67/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net309 (net)
                  0.08    0.00    4.30 ^ rebuffer66/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.38    4.68 ^ rebuffer66/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net308 (net)
                  0.07    0.00    4.68 ^ rebuffer65/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.36    5.05 ^ rebuffer65/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net307 (net)
                  0.06    0.00    5.05 ^ rebuffer64/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    5.41 ^ rebuffer64/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net306 (net)
                  0.07    0.00    5.41 ^ rebuffer63/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    5.79 ^ rebuffer63/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net305 (net)
                  0.07    0.00    5.79 ^ rebuffer62/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    6.16 ^ rebuffer62/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net304 (net)
                  0.07    0.00    6.16 ^ rebuffer61/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.38    6.55 ^ rebuffer61/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net303 (net)
                  0.08    0.00    6.55 ^ rebuffer60/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.37    6.92 ^ rebuffer60/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net302 (net)
                  0.06    0.00    6.92 ^ rebuffer59/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.29 ^ rebuffer59/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net301 (net)
                  0.07    0.00    7.29 ^ rebuffer43/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.37    7.66 ^ rebuffer43/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net285 (net)
                  0.07    0.00    7.66 ^ _533_/B1_N (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.27    7.94 v _533_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _079_ (net)
                  0.08    0.00    7.94 v _760_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.73    8.67 v _760_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _305_ (net)
                  0.17    0.00    8.67 v _813_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.20    1.23    9.90 v _813_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _014_ (net)
                  0.20    0.00    9.90 v _342_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33   10.24 v _342_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _148_ (net)
                  0.09    0.00   10.24 v _862_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.24   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _862_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.54   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v rebuffer16/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.52    7.46 v rebuffer16/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net258 (net)
                  0.06    0.00    7.46 v _560_/B (sky130_fd_sc_hd__nor2_1)
                  0.23    0.22    7.68 ^ _560_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _281_ (net)
                  0.23    0.00    7.68 ^ _561_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.13    0.16    7.84 v _561_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _094_ (net)
                  0.13    0.00    7.84 v _755_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.79    8.63 v _755_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _312_ (net)
                  0.20    0.00    8.63 v _806_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24    9.88 v _806_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _005_ (net)
                  0.19    0.00    9.88 v _324_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.35   10.22 v _324_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _163_ (net)
                  0.10    0.00   10.22 v _877_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.22   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _877_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _863_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v rebuffer58/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.51    4.36 v rebuffer58/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net300 (net)
                  0.06    0.00    4.36 v rebuffer57/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    4.84 v rebuffer57/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net299 (net)
                  0.07    0.00    4.84 v rebuffer56/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.48    5.32 v rebuffer56/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net298 (net)
                  0.06    0.00    5.32 v rebuffer55/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.79 v rebuffer55/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net297 (net)
                  0.06    0.00    5.79 v rebuffer54/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.26 v rebuffer54/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net296 (net)
                  0.06    0.00    6.26 v rebuffer53/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.73 v rebuffer53/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net295 (net)
                  0.06    0.00    6.73 v rebuffer52/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.19 v rebuffer52/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net294 (net)
                  0.06    0.00    7.19 v rebuffer38/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    7.67 v rebuffer38/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net280 (net)
                  0.07    0.00    7.67 v _535_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    7.87 v _535_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _081_ (net)
                  0.08    0.00    7.87 v _756_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.76    8.62 v _756_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _306_ (net)
                  0.19    0.00    8.63 v _812_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.21    1.25    9.88 v _812_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _015_ (net)
                  0.21    0.00    9.88 v _341_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.34   10.22 v _341_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _149_ (net)
                  0.09    0.00   10.22 v _863_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.22   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _863_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.23    0.19    7.68 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.23    0.00    7.68 v _570_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.12    0.49    8.17 v _570_/X (sky130_fd_sc_hd__a32o_1)
     1    0.01                           _100_ (net)
                  0.12    0.00    8.18 v _761_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.15    0.64    8.82 v _761_/X (sky130_fd_sc_hd__mux2_2)
     2    0.01                           _315_ (net)
                  0.15    0.00    8.82 v _803_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.16    1.07    9.88 v _803_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _008_ (net)
                  0.16    0.00    9.88 v _572_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.33   10.21 v _572_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _166_ (net)
                  0.10    0.00   10.21 v _880_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.21   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _880_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.21   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _864_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v rebuffer50/A (sky130_fd_sc_hd__buf_2)
                  0.04    0.28    4.43 v rebuffer50/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net292 (net)
                  0.04    0.00    4.43 v rebuffer49/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.89 v rebuffer49/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net291 (net)
                  0.06    0.00    4.89 v rebuffer48/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.36 v rebuffer48/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net290 (net)
                  0.06    0.00    5.36 v rebuffer47/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.83 v rebuffer47/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net289 (net)
                  0.06    0.00    5.83 v rebuffer46/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.29 v rebuffer46/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net288 (net)
                  0.06    0.00    6.29 v rebuffer45/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.75 v rebuffer45/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net287 (net)
                  0.06    0.00    6.75 v rebuffer37/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    7.21 v rebuffer37/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net279 (net)
                  0.06    0.00    7.21 v rebuffer26/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.68 v rebuffer26/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net268 (net)
                  0.06    0.00    7.68 v _537_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.20    7.88 v _537_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _083_ (net)
                  0.08    0.00    7.88 v _758_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.75    8.63 v _758_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _307_ (net)
                  0.18    0.00    8.63 v _811_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.21    9.85 v _811_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _016_ (net)
                  0.18    0.00    9.85 v _340_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.32   10.17 v _340_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _150_ (net)
                  0.09    0.00   10.17 v _864_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.17   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _864_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _875_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _546_/C (sky130_fd_sc_hd__or3_1)
                  0.19    0.84    6.87 v _546_/X (sky130_fd_sc_hd__or3_1)
     3    0.01                           _273_ (net)
                  0.19    0.00    6.87 v _550_/B (sky130_fd_sc_hd__or2_1)
                  0.12    0.54    7.41 v _550_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _275_ (net)
                  0.12    0.00    7.41 v _551_/B1_N (sky130_fd_sc_hd__a21boi_1)
                  0.11    0.29    7.70 v _551_/Y (sky130_fd_sc_hd__a21boi_1)
     1    0.00                           _090_ (net)
                  0.11    0.00    7.70 v _754_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.79    8.49 v _754_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _310_ (net)
                  0.20    0.00    8.49 v _808_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.20    1.25    9.74 v _808_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _003_ (net)
                  0.20    0.00    9.74 v _326_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.35   10.09 v _326_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.01                           _161_ (net)
                  0.10    0.00   10.09 v _875_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.09   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _875_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _861_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v rebuffer35/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.51    3.62 v rebuffer35/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net277 (net)
                  0.07    0.00    3.62 v rebuffer34/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    4.09 v rebuffer34/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net276 (net)
                  0.06    0.00    4.09 v rebuffer33/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.56 v rebuffer33/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net275 (net)
                  0.06    0.00    4.56 v rebuffer32/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.03 v rebuffer32/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net274 (net)
                  0.06    0.00    5.03 v rebuffer31/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.07    0.48    5.50 v rebuffer31/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net273 (net)
                  0.07    0.00    5.50 v rebuffer30/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    5.98 v rebuffer30/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net272 (net)
                  0.06    0.00    5.98 v rebuffer29/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    6.44 v rebuffer29/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net271 (net)
                  0.06    0.00    6.44 v rebuffer24/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    6.94 v rebuffer24/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net266 (net)
                  0.08    0.00    6.94 v rebuffer23/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    7.41 v rebuffer23/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net265 (net)
                  0.06    0.00    7.41 v rebuffer18/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.08    0.49    7.90 v rebuffer18/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.01                           net260 (net)
                  0.08    0.00    7.90 v _530_/B (sky130_fd_sc_hd__nor2_2)
                  0.17    0.18    8.08 ^ _530_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _268_ (net)
                  0.17    0.00    8.08 ^ _531_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.11    8.19 v _531_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _077_ (net)
                  0.10    0.00    8.19 v _759_/A1 (sky130_fd_sc_hd__mux2_4)
                  0.10    0.51    8.70 v _759_/X (sky130_fd_sc_hd__mux2_4)
     2    0.01                           _304_ (net)
                  0.10    0.00    8.70 v _814_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.16    1.05    9.75 v _814_/X (sky130_fd_sc_hd__mux4_2)
     1    0.00                           _013_ (net)
                  0.16    0.00    9.75 v _343_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.31   10.06 v _343_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _147_ (net)
                  0.09    0.00   10.06 v _861_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.06   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _861_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _856_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    6.91 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.17    0.00    6.91 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.12    7.03 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    7.03 v _511_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    7.43 v _511_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _262_ (net)
                  0.11    0.00    7.43 v _516_/A2 (sky130_fd_sc_hd__o21ba_1)
                  0.08    0.33    7.76 v _516_/X (sky130_fd_sc_hd__o21ba_1)
     1    0.00                           _066_ (net)
                  0.08    0.00    7.76 v _771_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.74    8.50 v _771_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _299_ (net)
                  0.17    0.00    8.50 v _787_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.17    1.19    9.70 v _787_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _024_ (net)
                  0.17    0.00    9.70 v _349_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.33   10.03 v _349_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _142_ (net)
                  0.10    0.00   10.03 v _856_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.03   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _856_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _854_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v _505_/B (sky130_fd_sc_hd__nand2_1)
                  0.17    0.18    6.91 ^ _505_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _260_ (net)
                  0.17    0.00    6.91 ^ _508_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.12    7.03 v _508_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _261_ (net)
                  0.06    0.00    7.03 v _509_/B2 (sky130_fd_sc_hd__o2bb2a_1)
                  0.12    0.63    7.66 v _509_/X (sky130_fd_sc_hd__o2bb2a_1)
     1    0.00                           _062_ (net)
                  0.12    0.00    7.66 v _776_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.78    8.44 v _776_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _297_ (net)
                  0.19    0.00    8.44 v _789_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.22    9.66 v _789_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _022_ (net)
                  0.18    0.00    9.66 v _352_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.33    9.99 v _352_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _140_ (net)
                  0.09    0.00    9.99 v _854_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.99   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _854_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _853_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.69    0.69 v _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.12    0.00    0.70 v _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.10    0.15    0.84 ^ _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.10    0.00    0.84 ^ _444_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.09    0.94 v _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.06    0.00    0.94 v _445_/C (sky130_fd_sc_hd__and3_1)
                  0.11    0.40    1.34 v _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.11    0.00    1.34 v rebuffer116/A (sky130_fd_sc_hd__buf_2)
                  0.05    0.25    1.59 v rebuffer116/X (sky130_fd_sc_hd__buf_2)
     1    0.00                           net358 (net)
                  0.05    0.00    1.59 v rebuffer115/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.06 v rebuffer115/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net357 (net)
                  0.06    0.00    2.06 v rebuffer114/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.52 v rebuffer114/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net356 (net)
                  0.06    0.00    2.52 v rebuffer113/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    2.98 v rebuffer113/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net355 (net)
                  0.06    0.00    2.98 v rebuffer112/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.45 v rebuffer112/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net354 (net)
                  0.06    0.00    3.45 v rebuffer111/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.47    3.92 v rebuffer111/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net353 (net)
                  0.06    0.00    3.92 v rebuffer110/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.38 v rebuffer110/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net352 (net)
                  0.06    0.00    4.38 v rebuffer109/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    4.84 v rebuffer109/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net351 (net)
                  0.06    0.00    4.84 v rebuffer108/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.30 v rebuffer108/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net350 (net)
                  0.06    0.00    5.30 v rebuffer107/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    5.77 v rebuffer107/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net349 (net)
                  0.06    0.00    5.77 v rebuffer106/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.06    0.46    6.23 v rebuffer106/X (sky130_fd_sc_hd__dlygate4sd1_1)
     1    0.00                           net348 (net)
                  0.06    0.00    6.23 v rebuffer20/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.09    0.50    6.73 v rebuffer20/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net262 (net)
                  0.09    0.00    6.73 v rebuffer21/A (sky130_fd_sc_hd__dlygate4sd1_1)
                  0.10    0.52    7.26 v rebuffer21/X (sky130_fd_sc_hd__dlygate4sd1_1)
     2    0.01                           net263 (net)
                  0.10    0.00    7.26 v _506_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.34    7.59 v _506_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _060_ (net)
                  0.08    0.00    7.59 v _778_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.76    8.35 v _778_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _296_ (net)
                  0.19    0.00    8.35 v _790_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.16    1.19    9.54 v _790_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _021_ (net)
                  0.16    0.00    9.54 v _353_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.08    0.31    9.85 v _353_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _139_ (net)
                  0.08    0.00    9.85 v _853_/D (sky130_fd_sc_hd__dfxtp_4)
                                  9.85   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _853_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -9.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


timing_report_end
min_max_report
Startpoint: _819_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _819_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _819_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.13    0.25    0.25 ^ _819_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net236 (net)
                  0.13    0.00    0.25 ^ _407_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.03    0.09    0.34 ^ _407_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _105_ (net)
                  0.03    0.00    0.34 ^ _819_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _819_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.20    0.77    0.77 ^ _849_/Q (sky130_fd_sc_hd__dfxtp_4)
    12    0.04                           net146 (net)
                  0.20    0.00    0.78 ^ _443_/B (sky130_fd_sc_hd__nand2_2)
                  0.09    0.17    0.94 v _443_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _224_ (net)
                  0.09    0.00    0.94 v _444_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.12    1.07 ^ _444_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _225_ (net)
                  0.10    0.00    1.07 ^ _445_/C (sky130_fd_sc_hd__and3_1)
                  0.16    0.38    1.45 ^ _445_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _226_ (net)
                  0.16    0.00    1.45 ^ _446_/D (sky130_fd_sc_hd__and4b_1)
                  0.19    0.52    1.97 ^ _446_/X (sky130_fd_sc_hd__and4b_1)
     2    0.01                           _227_ (net)
                  0.19    0.00    1.97 ^ _447_/B (sky130_fd_sc_hd__nand2_2)
                  0.15    0.17    2.14 v _447_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _228_ (net)
                  0.15    0.00    2.14 v _448_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    2.28 ^ _448_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _229_ (net)
                  0.09    0.00    2.28 ^ _449_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.14    2.42 v _449_/Y (sky130_fd_sc_hd__nand2_2)
     4    0.01                           _230_ (net)
                  0.16    0.00    2.42 v _450_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.69    3.11 v _450_/X (sky130_fd_sc_hd__or3_4)
     2    0.01                           _231_ (net)
                  0.13    0.00    3.11 v _451_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.12    3.24 ^ _451_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _232_ (net)
                  0.08    0.00    3.24 ^ _452_/C (sky130_fd_sc_hd__and3_1)
                  0.22    0.43    3.67 ^ _452_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _233_ (net)
                  0.22    0.00    3.67 ^ _453_/B (sky130_fd_sc_hd__nand2_2)
                  0.16    0.18    3.85 v _453_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _234_ (net)
                  0.16    0.00    3.85 v _454_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14    3.99 ^ _454_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _235_ (net)
                  0.09    0.00    3.99 ^ _455_/B (sky130_fd_sc_hd__nand2_2)
                  0.19    0.16    4.15 v _455_/Y (sky130_fd_sc_hd__nand2_2)
     5    0.01                           _236_ (net)
                  0.19    0.00    4.15 v _471_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.95    5.09 v _471_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _245_ (net)
                  0.19    0.00    5.10 v _491_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.94    6.03 v _491_/X (sky130_fd_sc_hd__or4_4)
     5    0.01                           _257_ (net)
                  0.19    0.00    6.03 v _555_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.91    6.94 v _555_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _278_ (net)
                  0.17    0.00    6.94 v _556_/A (sky130_fd_sc_hd__inv_2)
                  0.10    0.15    7.09 ^ _556_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _279_ (net)
                  0.10    0.00    7.09 ^ _563_/C (sky130_fd_sc_hd__and3_1)
                  0.18    0.40    7.49 ^ _563_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _282_ (net)
                  0.18    0.00    7.49 ^ _566_/B (sky130_fd_sc_hd__nand2_1)
                  0.23    0.19    7.68 v _566_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _283_ (net)
                  0.23    0.00    7.68 v _567_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.10    0.30    7.98 v _567_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _098_ (net)
                  0.10    0.00    7.98 v _757_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.80    8.78 v _757_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _314_ (net)
                  0.21    0.00    8.78 v _804_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.24   10.02 v _804_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _007_ (net)
                  0.19    0.00   10.02 v _322_/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.09    0.34   10.36 v _322_/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           _165_ (net)
                  0.09    0.00   10.36 v _879_/D (sky130_fd_sc_hd__dfxtp_4)
                                 10.36   data arrival time

                  0.00   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _879_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.30    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                -10.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.66   slack (VIOLATED)


min_max_report_end
check_slew
check_slew_end
wns_report
wns -0.66
wns_report_end
tns_report
tns -5.31
tns_report_end
[36m[INFO]: Calculating Runtime From the Start...[39m
[36m[INFO]: Routing completed for user_proj_example/28-09_15-49 in 0h5m5s[39m
[36m[INFO]: Writing Powered Verilog...[39m
[36m[INFO]: current step index: 27[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Top-level design name: user_proj_example
Default power net:  vccd1
Default ground net: vssd1
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 53229 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 28[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/27-user_proj_example.powered.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/27-user_proj_example.powered.def
[36m[INFO]: Yosys won't attempt to rewrite verilog, and the OpenROAD output will be used as is.[39m
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[39m
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDS II...[39m
[36m[INFO]: current step index: 29[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_gds.tcl" from command line.
Reading LEF data from file /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 53229 subcell instances total.
  Processed 609 pins total.
  Processed 2 special nets total.
  Processed 1295 nets total.
DEF read: Processed 76633 lines.
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)

microns:  900.00 x 600.00  (  0.00,  0.00 ), ( 900.00,  600.00)  540000.00 
lambda:   90000.00 x 60000.00  (  0.00,  0.00 ), ( 90000.00,  60000.00)  5400000000.00
internal: 180000 x 120000  (     0,  0    ), ( 180000,  120000)  21600000000
   Generating output for cell sky130_fd_sc_hd__clkbuf_2
   Generating output for cell sky130_fd_sc_hd__buf_4
   Generating output for cell sky130_fd_sc_hd__decap_3
   Generating output for cell sky130_fd_sc_hd__decap_4
   Generating output for cell sky130_fd_sc_hd__decap_8
   Generating output for cell sky130_fd_sc_hd__diode_2
   Generating output for cell sky130_fd_sc_hd__decap_6
   Generating output for cell sky130_fd_sc_hd__clkbuf_1
   Generating output for cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Generating output for cell sky130_fd_sc_hd__fill_1
   Generating output for cell sky130_fd_sc_hd__dlymetal6s2s_1
   Generating output for cell sky130_fd_sc_hd__buf_1
   Generating output for cell sky130_fd_sc_hd__fill_2
   Generating output for cell sky130_fd_sc_hd__decap_12
   Generating output for cell sky130_fd_sc_hd__clkbuf_16
   Generating output for cell sky130_fd_sc_hd__and3b_2
   Generating output for cell sky130_fd_sc_hd__and3b_1
   Generating output for cell sky130_fd_sc_hd__conb_1
   Generating output for cell sky130_fd_sc_hd__o221a_1
   Generating output for cell sky130_fd_sc_hd__o22a_1
   Generating output for cell sky130_fd_sc_hd__nand2_4
   Generating output for cell sky130_fd_sc_hd__and2_1
   Generating output for cell sky130_fd_sc_hd__mux2_1
   Generating output for cell sky130_fd_sc_hd__mux2_8
   Generating output for cell sky130_fd_sc_hd__mux2_4
   Generating output for cell sky130_fd_sc_hd__dfxtp_1
   Generating output for cell sky130_fd_sc_hd__nor2_8
   Generating output for cell sky130_fd_sc_hd__clkbuf_4
   Generating output for cell sky130_fd_sc_hd__and4_1
   Generating output for cell sky130_fd_sc_hd__mux4_1
   Generating output for cell sky130_fd_sc_hd__inv_2
   Generating output for cell sky130_fd_sc_hd__buf_12
   Generating output for cell sky130_fd_sc_hd__or3_2
   Generating output for cell sky130_fd_sc_hd__dlygate4sd1_1
   Generating output for cell sky130_fd_sc_hd__dfxtp_4
   Generating output for cell sky130_fd_sc_hd__a22o_1
   Generating output for cell sky130_fd_sc_hd__mux4_2
   Generating output for cell sky130_fd_sc_hd__nor2b_1
   Generating output for cell sky130_fd_sc_hd__a2bb2oi_1
   Generating output for cell sky130_fd_sc_hd__mux2_2
   Generating output for cell sky130_fd_sc_hd__o2bb2a_1
   Generating output for cell sky130_fd_sc_hd__nor2_1
   Generating output for cell sky130_fd_sc_hd__a21oi_1
   Generating output for cell sky130_fd_sc_hd__o21a_1
   Generating output for cell sky130_fd_sc_hd__a21boi_1
   Generating output for cell sky130_fd_sc_hd__nor2_2
   Generating output for cell sky130_fd_sc_hd__and3_1
   Generating output for cell sky130_fd_sc_hd__o21ba_1
   Generating output for cell sky130_fd_sc_hd__or2_1
   Generating output for cell sky130_fd_sc_hd__or3_4
   Generating output for cell sky130_fd_sc_hd__or4_4
   Generating output for cell sky130_fd_sc_hd__or3_1
   Generating output for cell sky130_fd_sc_hd__buf_2
   Generating output for cell sky130_fd_sc_hd__nand2_2
   Generating output for cell sky130_fd_sc_hd__a32o_1
   Generating output for cell sky130_fd_sc_hd__nand2_1
   Generating output for cell sky130_fd_sc_hd__and4b_1
   Generating output for cell user_proj_example
[INFO]: GDS Write Complete
[36m[INFO]: current step index: 30[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/gds_pointers.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__buf_4".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
Reading "sky130_fd_sc_hd__buf_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__and3b_1".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__nand2_4".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__mux2_8".
Reading "sky130_fd_sc_hd__mux2_4".
Reading "sky130_fd_sc_hd__dfxtp_1".
Reading "sky130_fd_sc_hd__nor2_8".
Reading "sky130_fd_sc_hd__clkbuf_4".
Reading "sky130_fd_sc_hd__and4_1".
Reading "sky130_fd_sc_hd__mux4_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__buf_12".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__dlygate4sd1_1".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__mux4_2".
Reading "sky130_fd_sc_hd__nor2b_1".
Reading "sky130_fd_sc_hd__a2bb2oi_1".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__a21oi_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__a21boi_1".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__o21ba_1".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__nand2_1".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "user_proj_example".
    5000 uses
    10000 uses
    15000 uses
    20000 uses
    25000 uses
    30000 uses
    35000 uses
    40000 uses
    45000 uses
    50000 uses
[INFO]: Wrote /project/openlane/user_proj_example/runs/user_proj_example/tmp/magic/magic_gds_ptrs.mag including GDS pointers.
[36m[INFO]: current step index: 31[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/lef.tcl" from command line.
Reading LEF data from file /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
user_proj_example: 10000 rects
user_proj_example: 20000 rects
user_proj_example: 30000 rects
user_proj_example: 40000 rects
user_proj_example: 50000 rects
user_proj_example: 60000 rects
user_proj_example: 70000 rects
user_proj_example: 80000 rects
user_proj_example: 90000 rects
user_proj_example: 100000 rects
user_proj_example: 110000 rects
user_proj_example: 120000 rects
user_proj_example: 130000 rects
user_proj_example: 140000 rects
[INFO]: Writing abstract LEF
Generating LEF output /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef for cell user_proj_example:
Diagnostic:  Write LEF header for cell user_proj_example
Diagnostic:  Writing LEF output for cell user_proj_example
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_3.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_3.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_12" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_12.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__diode_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__diode_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__diode_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_8.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_6" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_6.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_6.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__fill_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__conb_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__conb_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__conb_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nand2_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlygate4sd1_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlygate4sd1_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlygate4sd1_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and4b_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nand2_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__inv_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21oi_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and3_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlymetal6s2s_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlymetal6s2s_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlymetal6s2s_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2bb2a_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21a_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a32o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a32o_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a32o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21ba_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21ba_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ba_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22a_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21boi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21boi_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21boi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2b_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dfxtp_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2oi_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_16.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_16.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a22o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a22o_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dfxtp_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux4_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux4_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux4_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux4_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux4_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux4_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and3b_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_12" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_12.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and4_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and2_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_8.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_8.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221a_1.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3b_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and3b_2.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3b_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nand2_4.mag.
The cell exists in the search paths at /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_4.mag.
The discovered version will be used.
Diagnostic:  Scale value is 0.005000
Processing timestamp mismatches: sky130_fd_sc_hd__nand2_4, sky130_fd_sc_hd__and3b_2, sky130_fd_sc_hd__o221a_1, sky130_fd_sc_hd__mux2_8, sky130_fd_sc_hd__nor2_8, sky130_fd_sc_hd__clkbuf_4, sky130_fd_sc_hd__and2_1, sky130_fd_sc_hd__and4_1, sky130_fd_sc_hd__buf_12, sky130_fd_sc_hd__and3b_1, sky130_fd_sc_hd__mux4_2, sky130_fd_sc_hd__mux4_1, sky130_fd_sc_hd__dfxtp_1, sky130_fd_sc_hd__a22o_1, sky130_fd_sc_hd__buf_1, sky130_fd_sc_hd__clkbuf_16, sky130_fd_sc_hd__a2bb2oi_1, sky130_fd_sc_hd__mux2_4, sky130_fd_sc_hd__dfxtp_4, sky130_fd_sc_hd__mux2_2, sky130_fd_sc_hd__mux2_1, sky130_fd_sc_hd__nor2b_1, sky130_fd_sc_hd__nor2_2, sky130_fd_sc_hd__a21boi_1, sky130_fd_sc_hd__or3_4, sky130_fd_sc_hd__o22a_1, sky130_fd_sc_hd__or3_1, sky130_fd_sc_hd__o21ba_1, sky130_fd_sc_hd__or4_4, sky130_fd_sc_hd__or3_2, sky130_fd_sc_hd__or2_1, sky130_fd_sc_hd__nor2_1, sky130_fd_sc_hd__a32o_1, sky130_fd_sc_hd__o21a_1, sky130_fd_sc_hd__o2bb2a_1, sky130_fd_sc_hd__dlymetal6s2s_1, sky130_fd_sc_hd__and3_1, sky130_fd_sc_hd__a21oi_1, sky130_fd_sc_hd__inv_2, sky130_fd_sc_hd__nand2_2, sky130_fd_sc_hd__and4b_1, sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__dlygate4sd1_1, sky130_fd_sc_hd__nand2_1, sky130_fd_sc_hd__clkbuf_1, sky130_fd_sc_hd__conb_1, sky130_fd_sc_hd__fill_2, sky130_fd_sc_hd__clkbuf_2, sky130_fd_sc_hd__decap_6, sky130_fd_sc_hd__fill_1, sky130_fd_sc_hd__decap_8, sky130_fd_sc_hd__diode_2, sky130_fd_sc_hd__decap_4, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__decap_12, sky130_fd_sc_hd__tapvpwrvgnd_1, sky130_fd_sc_hd__decap_3.
[INFO]: LEF Write Complete
Using technology "sky130A", version 1.0.225-0-g6c05bc4
[36m[INFO]: current step index: 32[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 5546 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Klayout to re-generate GDS-II...[39m
[36m[INFO]: Streaming out GDS II...[39m
[36m[INFO]: current step index: 33[39m
Using Techfile: /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Extra GDSes:
/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_4.gds /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_8.gds /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds
[INFO] Clearing cells...
[INFO] Merging GDS files...
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_4.gds
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_8.gds
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds
	/home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds
[INFO] Copying toplevel cell 'user_proj_example'
WARNING: no fill config file specified
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS '/project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds'
Done
[36m[INFO]: Back-up GDS-II streamed out.[39m
[36m[INFO]: Running XOR on the layouts using Klayout...[39m
[36m[INFO]: current step index: 34[39m
First Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds
Second Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.gds
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds ..
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds ..
--- Running XOR for 10/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 5126
"output" in: xor.drc:41
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 11/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
XOR differences: 1311
"output" in: xor.drc:41
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 11/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
XOR differences: 12
"output" in: xor.drc:41
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 122/16 ---
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.670s  Memory: 606.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
--- Running XOR for 14/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 235/4 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
--- Running XOR for 236/0 ---
"input" in: xor.drc:38
    Polygons (raw): 38605 (flat)  54 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 38605 (flat)  54 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.660s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 3/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 3134
"output" in: xor.drc:41
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.030s  Memory: 629.00M
--- Running XOR for 4/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
XOR differences: 3110
"output" in: xor.drc:41
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 5/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 13441
"output" in: xor.drc:41
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.040s  Memory: 629.00M
--- Running XOR for 6/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 10148
"output" in: xor.drc:41
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 64/16 ---
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.660s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 64/20 ---
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.990s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 64/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.150s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
--- Running XOR for 64/59 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.150s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 65/20 ---
"input" in: xor.drc:38
    Polygons (raw): 77548 (flat)  156 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 77548 (flat)  156 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.800s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 65/44 ---
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.180s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 66/15 ---
"input" in: xor.drc:38
    Polygons (raw): 212 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 212 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.050s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 66/20 ---
"input" in: xor.drc:38
    Polygons (raw): 78308 (flat)  259 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 78308 (flat)  259 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.100s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 66/44 ---
"input" in: xor.drc:38
    Polygons (raw): 522865 (flat)  1383 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 522865 (flat)  1383 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 4.030s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12988 (flat)  360 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 12988 (flat)  360 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.140s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/20 ---
"input" in: xor.drc:38
    Polygons (raw): 129784 (flat)  3519 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 126696 (flat)  431 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 186 (flat)  186 (hierarchical)
    Elapsed: 2.420s  Memory: 648.00M
XOR differences: 186
"output" in: xor.drc:41
    Polygons (raw): 186 (flat)  186 (hierarchical)
    Elapsed: 0.020s  Memory: 648.00M
--- Running XOR for 67/44 ---
"input" in: xor.drc:38
    Polygons (raw): 822962 (flat)  4024 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 819852 (flat)  914 (hierarchical)
    Elapsed: 0.020s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 3110 (flat)  3110 (hierarchical)
    Elapsed: 5.990s  Memory: 648.00M
XOR differences: 3110
"output" in: xor.drc:41
    Polygons (raw): 3110 (flat)  3110 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 68/16 ---
"input" in: xor.drc:38
    Polygons (raw): 106742 (flat)  118 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 106742 (flat)  118 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.180s  Memory: 657.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 657.00M
--- Running XOR for 68/20 ---
"input" in: xor.drc:38
    Polygons (raw): 122690 (flat)  16100 (hierarchical)
    Elapsed: 0.010s  Memory: 657.00M
"input" in: xor.drc:38
    Polygons (raw): 106719 (flat)  129 (hierarchical)
    Elapsed: 0.010s  Memory: 657.00M
"^" in: xor.drc:38
    Polygons (raw): 3011 (flat)  3011 (hierarchical)
    Elapsed: 1.610s  Memory: 673.00M
XOR differences: 3011
"output" in: xor.drc:41
    Polygons (raw): 3011 (flat)  3011 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 68/44 ---
"input" in: xor.drc:38
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 10148
"output" in: xor.drc:41
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 68/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.180s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 69/16 ---
"input" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 607
"output" in: xor.drc:41
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 69/20 ---
"input" in: xor.drc:38
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
XOR differences: 8732
"output" in: xor.drc:41
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 69/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 5403
"output" in: xor.drc:41
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 69/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 7/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 9403
"output" in: xor.drc:41
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 7/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 607
"output" in: xor.drc:41
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 70/20 ---
"input" in: xor.drc:38
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
XOR differences: 2046
"output" in: xor.drc:41
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 70/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 5126
"output" in: xor.drc:41
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 71/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 12
"output" in: xor.drc:41
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 71/20 ---
"input" in: xor.drc:38
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 33
"output" in: xor.drc:41
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 71/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 72/10 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 78/44 ---
"input" in: xor.drc:38
    Polygons (raw): 53511 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 53511 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.820s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 8/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 5403
"output" in: xor.drc:41
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 81/14 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 673.00M
--- Running XOR for 81/23 ---
"input" in: xor.drc:38
    Polygons (raw): 636 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 636 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.050s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 81/4 ---
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.780s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 83/44 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.170s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 9/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
XOR differences: 3045
"output" in: xor.drc:41
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.030s  Memory: 673.00M
--- Running XOR for 93/44 ---
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.910s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 94/20 ---
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.020s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
--- Running XOR for 95/20 ---
"input" in: xor.drc:38
    Polygons (raw): 38123 (flat)  61 (hierarchical)
    Elapsed: 0.000s  Memory: 673.00M
"input" in: xor.drc:38
    Polygons (raw): 38123 (flat)  61 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.630s  Memory: 673.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 673.00M
Writing layout file: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.gds ..
Total elapsed: 28.660s  Memory: 673.00M
[36m[INFO]: current step index: 35[39m
First Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds
Second Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.xml
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds ..
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds ..
--- Running XOR for 10/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 5126
"output" in: xor.drc:40
    Polygons (raw): 5126 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 11/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 1311
"output" in: xor.drc:40
    Polygons (raw): 1311 (flat)  21 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 11/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 12
"output" in: xor.drc:40
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 122/16 ---
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.670s  Memory: 606.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
--- Running XOR for 14/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 606.00M
--- Running XOR for 235/4 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
--- Running XOR for 236/0 ---
"input" in: xor.drc:38
    Polygons (raw): 38605 (flat)  54 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"input" in: xor.drc:38
    Polygons (raw): 38605 (flat)  54 (hierarchical)
    Elapsed: 0.010s  Memory: 606.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.590s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 3/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 3134
"output" in: xor.drc:40
    Polygons (raw): 3134 (flat)  25 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 4/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 3110
"output" in: xor.drc:40
    Polygons (raw): 3110 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 5/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 13441
"output" in: xor.drc:40
    Polygons (raw): 13441 (flat)  5299 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 6/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 10148
"output" in: xor.drc:40
    Polygons (raw): 10148 (flat)  7 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 64/16 ---
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 46027 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.660s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 64/20 ---
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.980s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 64/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.150s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 64/59 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.150s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
--- Running XOR for 65/20 ---
"input" in: xor.drc:38
    Polygons (raw): 77548 (flat)  156 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 77548 (flat)  156 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.790s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
--- Running XOR for 65/44 ---
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.180s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 66/15 ---
"input" in: xor.drc:38
    Polygons (raw): 212 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 212 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
--- Running XOR for 66/20 ---
"input" in: xor.drc:38
    Polygons (raw): 78308 (flat)  259 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 78308 (flat)  259 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.090s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 66/44 ---
"input" in: xor.drc:38
    Polygons (raw): 522865 (flat)  1383 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 522865 (flat)  1383 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 4.020s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12988 (flat)  360 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 12988 (flat)  360 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.160s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/20 ---
"input" in: xor.drc:38
    Polygons (raw): 129784 (flat)  3519 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 126696 (flat)  431 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 186 (flat)  186 (hierarchical)
    Elapsed: 2.420s  Memory: 648.00M
XOR differences: 186
"output" in: xor.drc:40
    Polygons (raw): 186 (flat)  186 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/44 ---
"input" in: xor.drc:38
    Polygons (raw): 822962 (flat)  4024 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 819852 (flat)  914 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 3110 (flat)  3110 (hierarchical)
    Elapsed: 5.970s  Memory: 648.00M
XOR differences: 3110
"output" in: xor.drc:40
    Polygons (raw): 3110 (flat)  3110 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 67/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.050s  Memory: 648.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
--- Running XOR for 68/16 ---
"input" in: xor.drc:38
    Polygons (raw): 106742 (flat)  118 (hierarchical)
    Elapsed: 0.010s  Memory: 648.00M
"input" in: xor.drc:38
    Polygons (raw): 106742 (flat)  118 (hierarchical)
    Elapsed: 0.000s  Memory: 648.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.160s  Memory: 658.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 658.00M
--- Running XOR for 68/20 ---
"input" in: xor.drc:38
    Polygons (raw): 122690 (flat)  16100 (hierarchical)
    Elapsed: 0.010s  Memory: 658.00M
"input" in: xor.drc:38
    Polygons (raw): 106719 (flat)  129 (hierarchical)
    Elapsed: 0.010s  Memory: 658.00M
"^" in: xor.drc:38
    Polygons (raw): 3011 (flat)  3011 (hierarchical)
    Elapsed: 1.610s  Memory: 674.00M
XOR differences: 3011
"output" in: xor.drc:40
    Polygons (raw): 3011 (flat)  3011 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 68/44 ---
"input" in: xor.drc:38
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 10148
"output" in: xor.drc:40
    Polygons (raw): 10148 (flat)  10148 (hierarchical)
    Elapsed: 0.030s  Memory: 674.00M
--- Running XOR for 68/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.180s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 69/16 ---
"input" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 607
"output" in: xor.drc:40
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 69/20 ---
"input" in: xor.drc:38
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
XOR differences: 8732
"output" in: xor.drc:40
    Polygons (raw): 8732 (flat)  8732 (hierarchical)
    Elapsed: 0.030s  Memory: 674.00M
--- Running XOR for 69/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
XOR differences: 5403
"output" in: xor.drc:40
    Polygons (raw): 5403 (flat)  5403 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 69/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 7/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
XOR differences: 9403
"output" in: xor.drc:40
    Polygons (raw): 9403 (flat)  2803 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 7/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 607
"output" in: xor.drc:40
    Polygons (raw): 607 (flat)  607 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 70/20 ---
"input" in: xor.drc:38
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 2046
"output" in: xor.drc:40
    Polygons (raw): 2046 (flat)  2046 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 70/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 5126
"output" in: xor.drc:40
    Polygons (raw): 5126 (flat)  5126 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 71/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 12
"output" in: xor.drc:40
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 71/20 ---
"input" in: xor.drc:38
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 33
"output" in: xor.drc:40
    Polygons (raw): 33 (flat)  33 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 71/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 72/10 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 78/44 ---
"input" in: xor.drc:38
    Polygons (raw): 53511 (flat)  59 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 53511 (flat)  59 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.770s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 8/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 5403
"output" in: xor.drc:40
    Polygons (raw): 5403 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 81/14 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 81/23 ---
"input" in: xor.drc:38
    Polygons (raw): 636 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 636 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 81/4 ---
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 53229 (flat)  57 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.780s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 83/44 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.170s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 9/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
XOR differences: 3045
"output" in: xor.drc:40
    Polygons (raw): 3045 (flat)  188 (hierarchical)
    Elapsed: 0.020s  Memory: 674.00M
--- Running XOR for 93/44 ---
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.900s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 94/20 ---
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 60505 (flat)  58 (hierarchical)
    Elapsed: 0.000s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.030s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
--- Running XOR for 95/20 ---
"input" in: xor.drc:38
    Polygons (raw): 38123 (flat)  61 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"input" in: xor.drc:38
    Polygons (raw): 38123 (flat)  61 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.620s  Memory: 674.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 674.00M
Writing report database: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.xml ..
Total elapsed: 29.460s  Memory: 674.00M
[36m[INFO]: Klayout XOR Complete[39m
[36m[INFO]: Running Magic Spice Export from LEF...[39m
[36m[INFO]: current step index: 36[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_proj_example/runs/user_proj_example/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 53229 subcell instances total.
  Processed 609 pins total.
  Processed 2 special nets total.
  Processed 1295 nets total.
DEF read: Processed 76633 lines.
Processing user_proj_example
Extracting sky130_fd_sc_hd__and4b_1 into sky130_fd_sc_hd__and4b_1.ext:
Extracting sky130_fd_sc_hd__nand2_1 into sky130_fd_sc_hd__nand2_1.ext:
Extracting sky130_fd_sc_hd__a32o_1 into sky130_fd_sc_hd__a32o_1.ext:
Extracting sky130_fd_sc_hd__nand2_2 into sky130_fd_sc_hd__nand2_2.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__or3_1 into sky130_fd_sc_hd__or3_1.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__or2_1 into sky130_fd_sc_hd__or2_1.ext:
Extracting sky130_fd_sc_hd__o21ba_1 into sky130_fd_sc_hd__o21ba_1.ext:
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:
Extracting sky130_fd_sc_hd__a21boi_1 into sky130_fd_sc_hd__a21boi_1.ext:
Extracting sky130_fd_sc_hd__o21a_1 into sky130_fd_sc_hd__o21a_1.ext:
Extracting sky130_fd_sc_hd__a21oi_1 into sky130_fd_sc_hd__a21oi_1.ext:
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:
Extracting sky130_fd_sc_hd__o2bb2a_1 into sky130_fd_sc_hd__o2bb2a_1.ext:
Extracting sky130_fd_sc_hd__mux2_2 into sky130_fd_sc_hd__mux2_2.ext:
Extracting sky130_fd_sc_hd__a2bb2oi_1 into sky130_fd_sc_hd__a2bb2oi_1.ext:
Extracting sky130_fd_sc_hd__nor2b_1 into sky130_fd_sc_hd__nor2b_1.ext:
Extracting sky130_fd_sc_hd__mux4_2 into sky130_fd_sc_hd__mux4_2.ext:
Extracting sky130_fd_sc_hd__a22o_1 into sky130_fd_sc_hd__a22o_1.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Extracting sky130_fd_sc_hd__dlygate4sd1_1 into sky130_fd_sc_hd__dlygate4sd1_1.ext:
Extracting sky130_fd_sc_hd__or3_2 into sky130_fd_sc_hd__or3_2.ext:
Extracting sky130_fd_sc_hd__buf_12 into sky130_fd_sc_hd__buf_12.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__mux4_1 into sky130_fd_sc_hd__mux4_1.ext:
Extracting sky130_fd_sc_hd__and4_1 into sky130_fd_sc_hd__and4_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_4 into sky130_fd_sc_hd__clkbuf_4.ext:
Extracting sky130_fd_sc_hd__nor2_8 into sky130_fd_sc_hd__nor2_8.ext:
Extracting sky130_fd_sc_hd__dfxtp_1 into sky130_fd_sc_hd__dfxtp_1.ext:
Extracting sky130_fd_sc_hd__mux2_4 into sky130_fd_sc_hd__mux2_4.ext:
Extracting sky130_fd_sc_hd__mux2_8 into sky130_fd_sc_hd__mux2_8.ext:
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:
Extracting sky130_fd_sc_hd__o22a_1 into sky130_fd_sc_hd__o22a_1.ext:
Extracting sky130_fd_sc_hd__o221a_1 into sky130_fd_sc_hd__o221a_1.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__and3b_1 into sky130_fd_sc_hd__and3b_1.ext:
Extracting sky130_fd_sc_hd__and3b_2 into sky130_fd_sc_hd__and3b_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__buf_1 into sky130_fd_sc_hd__buf_1.ext:
Extracting sky130_fd_sc_hd__dlymetal6s2s_1 into sky130_fd_sc_hd__dlymetal6s2s_1.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting sky130_fd_sc_hd__buf_4 into sky130_fd_sc_hd__buf_4.ext:
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting user_proj_example into user_proj_example.ext:
exttospice finished.
Using technology "sky130A", version 1.0.225-0-g6c05bc4
[36m[INFO]: No Illegal overlaps detected during extraction.[39m
[36m[INFO]: Running LEF LVS...[39m
[36m[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[39m
[36m[INFO]: current step index: 37[39m
Netgen 1.5.191 compiled on Thu Jul  1 09:42:39 UTC 2021
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlymetal6s2s_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3b_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ba_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21boi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux4_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux4_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlygate4sd1_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
Reading setup file /home/cmaier/EDA/OpenLane/pdks/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_6 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_12 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3b_2'
Circuit sky130_fd_sc_hd__and3b_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3b_2'
Circuit sky130_fd_sc_hd__and3b_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3b_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlygate4sd1_1'
Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlygate4sd1_1'
Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_3 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2b_1'
Circuit sky130_fd_sc_hd__nor2b_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2b_1'
Circuit sky130_fd_sc_hd__nor2b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux4_1'
Circuit sky130_fd_sc_hd__mux4_1 contains 0 device instances.
Circuit contains 0 nets, and 11 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux4_1'
Circuit sky130_fd_sc_hd__mux4_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux4_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_2'
Circuit sky130_fd_sc_hd__or3_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_2'
Circuit sky130_fd_sc_hd__or3_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_8'
Circuit sky130_fd_sc_hd__nor2_8 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_8'
Circuit sky130_fd_sc_hd__nor2_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3b_1'
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3b_1'
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_1'
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_1'
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'
Circuit sky130_fd_sc_hd__dfxtp_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'
Circuit sky130_fd_sc_hd__dfxtp_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_2'
Circuit sky130_fd_sc_hd__nand2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_2'
Circuit sky130_fd_sc_hd__nand2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21boi_1'
Circuit sky130_fd_sc_hd__a21boi_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21boi_1'
Circuit sky130_fd_sc_hd__a21boi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21boi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_4'
Circuit sky130_fd_sc_hd__mux2_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_4'
Circuit sky130_fd_sc_hd__mux2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_8'
Circuit sky130_fd_sc_hd__mux2_8 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_8'
Circuit sky130_fd_sc_hd__mux2_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ba_1'
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ba_1'
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ba_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux4_2'
Circuit sky130_fd_sc_hd__mux4_2 contains 0 device instances.
Circuit contains 0 nets, and 11 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux4_2'
Circuit sky130_fd_sc_hd__mux4_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux4_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_2'
Circuit sky130_fd_sc_hd__nor2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_2'
Circuit sky130_fd_sc_hd__nor2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_2'
Circuit sky130_fd_sc_hd__mux2_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_2'
Circuit sky130_fd_sc_hd__mux2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_1'
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_1'
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_1'
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_1'
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_1'
Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_1'
Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_12'
Circuit sky130_fd_sc_hd__buf_12 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_12'
Circuit sky130_fd_sc_hd__buf_12 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_12 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 53229 device instances.
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   9
  Class: sky130_fd_sc_hd__dfxtp_1 instances:  32
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  86
  Class: sky130_fd_sc_hd__buf_2 instances:   3
  Class: sky130_fd_sc_hd__buf_4 instances:   2
  Class: sky130_fd_sc_hd__and3b_1 instances:  29
  Class: sky130_fd_sc_hd__and3b_2 instances:   3
  Class: sky130_fd_sc_hd__mux4_1 instances:  29
  Class: sky130_fd_sc_hd__mux4_2 instances:   3
  Class: sky130_fd_sc_hd__and4_1 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances:  27
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 141
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   1
  Class: sky130_fd_sc_hd__or3_2 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__o21ba_1 instances:   3
  Class: sky130_fd_sc_hd__conb_1 instances: 106
  Class: sky130_fd_sc_hd__a21boi_1 instances:   2
  Class: sky130_fd_sc_hd__buf_12 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances: 563
  Class: sky130_fd_sc_hd__decap_4 instances: 1221
  Class: sky130_fd_sc_hd__decap_6 instances: 6801
  Class: sky130_fd_sc_hd__decap_8 instances: 363
  Class: sky130_fd_sc_hd__or2_1 instances:   5
  Class: sky130_fd_sc_hd__nand2_1 instances:   3
  Class: sky130_fd_sc_hd__nand2_2 instances:   5
  Class: sky130_fd_sc_hd__nand2_4 instances:   1
  Class: sky130_fd_sc_hd__mux2_1 instances:  30
  Class: sky130_fd_sc_hd__mux2_2 instances:   1
  Class: sky130_fd_sc_hd__mux2_4 instances:   5
  Class: sky130_fd_sc_hd__mux2_8 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   5
  Class: sky130_fd_sc_hd__o22a_1 instances:  10
  Class: sky130_fd_sc_hd__o221a_1 instances:   8
  Class: sky130_fd_sc_hd__diode_2 instances: 636
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:  38
  Class: sky130_fd_sc_hd__a32o_1 instances:   1
  Class: sky130_fd_sc_hd__dlygate4sd1_1 instances: 109
  Class: sky130_fd_sc_hd__a22o_1 instances:  32
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   2
  Class: sky130_fd_sc_hd__o21a_1 instances:  12
  Class: sky130_fd_sc_hd__nor2b_1 instances:  34
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 7276
  Class: sky130_fd_sc_hd__a21oi_1 instances:   9
  Class: sky130_fd_sc_hd__fill_1 instances: 7231
  Class: sky130_fd_sc_hd__fill_2 instances: 117
  Class: sky130_fd_sc_hd__decap_12 instances: 28093
  Class: sky130_fd_sc_hd__nor2_1 instances:   6
  Class: sky130_fd_sc_hd__nor2_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 1145 nets, and 258 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 53229 device instances.
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   9
  Class: sky130_fd_sc_hd__dfxtp_1 instances:  32
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  86
  Class: sky130_fd_sc_hd__buf_2 instances:   3
  Class: sky130_fd_sc_hd__buf_4 instances:   2
  Class: sky130_fd_sc_hd__and3b_1 instances:  29
  Class: sky130_fd_sc_hd__and3b_2 instances:   3
  Class: sky130_fd_sc_hd__mux4_1 instances:  29
  Class: sky130_fd_sc_hd__mux4_2 instances:   3
  Class: sky130_fd_sc_hd__and4_1 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances:  27
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 141
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   1
  Class: sky130_fd_sc_hd__or3_2 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__o21ba_1 instances:   3
  Class: sky130_fd_sc_hd__conb_1 instances: 106
  Class: sky130_fd_sc_hd__a21boi_1 instances:   2
  Class: sky130_fd_sc_hd__buf_12 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances: 563
  Class: sky130_fd_sc_hd__decap_4 instances: 1221
  Class: sky130_fd_sc_hd__decap_6 instances: 6801
  Class: sky130_fd_sc_hd__decap_8 instances: 363
  Class: sky130_fd_sc_hd__or2_1 instances:   5
  Class: sky130_fd_sc_hd__nand2_1 instances:   3
  Class: sky130_fd_sc_hd__nand2_2 instances:   5
  Class: sky130_fd_sc_hd__nand2_4 instances:   1
  Class: sky130_fd_sc_hd__mux2_1 instances:  30
  Class: sky130_fd_sc_hd__mux2_2 instances:   1
  Class: sky130_fd_sc_hd__mux2_4 instances:   5
  Class: sky130_fd_sc_hd__mux2_8 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   5
  Class: sky130_fd_sc_hd__o22a_1 instances:  10
  Class: sky130_fd_sc_hd__o221a_1 instances:   8
  Class: sky130_fd_sc_hd__diode_2 instances: 636
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:  38
  Class: sky130_fd_sc_hd__a32o_1 instances:   1
  Class: sky130_fd_sc_hd__dlygate4sd1_1 instances: 109
  Class: sky130_fd_sc_hd__a22o_1 instances:  32
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   2
  Class: sky130_fd_sc_hd__o21a_1 instances:  12
  Class: sky130_fd_sc_hd__nor2b_1 instances:  34
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 7276
  Class: sky130_fd_sc_hd__a21oi_1 instances:   9
  Class: sky130_fd_sc_hd__fill_1 instances: 7231
  Class: sky130_fd_sc_hd__fill_2 instances: 117
  Class: sky130_fd_sc_hd__decap_12 instances: 28093
  Class: sky130_fd_sc_hd__nor2_1 instances:   6
  Class: sky130_fd_sc_hd__nor2_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 1039 nets, and 258 disconnected pins.

Circuit was modified by parallel/series device merging.
New circuit summary:

Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 1200 device instances.
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   9
  Class: sky130_fd_sc_hd__dfxtp_1 instances:  32
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  86
  Class: sky130_fd_sc_hd__buf_2 instances:   3
  Class: sky130_fd_sc_hd__buf_4 instances:   2
  Class: sky130_fd_sc_hd__and3b_1 instances:  29
  Class: sky130_fd_sc_hd__and3b_2 instances:   3
  Class: sky130_fd_sc_hd__mux4_1 instances:  29
  Class: sky130_fd_sc_hd__mux4_2 instances:   3
  Class: sky130_fd_sc_hd__and4_1 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances:  27
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 141
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   1
  Class: sky130_fd_sc_hd__or3_2 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__o21ba_1 instances:   3
  Class: sky130_fd_sc_hd__conb_1 instances: 106
  Class: sky130_fd_sc_hd__a21boi_1 instances:   2
  Class: sky130_fd_sc_hd__buf_12 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances:   5
  Class: sky130_fd_sc_hd__nand2_1 instances:   3
  Class: sky130_fd_sc_hd__nand2_2 instances:   5
  Class: sky130_fd_sc_hd__nand2_4 instances:   1
  Class: sky130_fd_sc_hd__mux2_1 instances:  30
  Class: sky130_fd_sc_hd__mux2_2 instances:   1
  Class: sky130_fd_sc_hd__mux2_4 instances:   5
  Class: sky130_fd_sc_hd__mux2_8 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   5
  Class: sky130_fd_sc_hd__o22a_1 instances:  10
  Class: sky130_fd_sc_hd__o221a_1 instances:   8
  Class: sky130_fd_sc_hd__diode_2 instances: 264
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:  38
  Class: sky130_fd_sc_hd__a32o_1 instances:   1
  Class: sky130_fd_sc_hd__dlygate4sd1_1 instances: 109
  Class: sky130_fd_sc_hd__a22o_1 instances:  32
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   2
  Class: sky130_fd_sc_hd__o21a_1 instances:  12
  Class: sky130_fd_sc_hd__nor2b_1 instances:  34
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_1 instances:   9
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:   6
  Class: sky130_fd_sc_hd__nor2_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 1145 nets, and 258 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 1200 device instances.
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   9
  Class: sky130_fd_sc_hd__dfxtp_1 instances:  32
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  86
  Class: sky130_fd_sc_hd__buf_2 instances:   3
  Class: sky130_fd_sc_hd__buf_4 instances:   2
  Class: sky130_fd_sc_hd__and3b_1 instances:  29
  Class: sky130_fd_sc_hd__and3b_2 instances:   3
  Class: sky130_fd_sc_hd__mux4_1 instances:  29
  Class: sky130_fd_sc_hd__mux4_2 instances:   3
  Class: sky130_fd_sc_hd__and4_1 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances:  27
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 141
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   1
  Class: sky130_fd_sc_hd__or3_2 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__o21ba_1 instances:   3
  Class: sky130_fd_sc_hd__conb_1 instances: 106
  Class: sky130_fd_sc_hd__a21boi_1 instances:   2
  Class: sky130_fd_sc_hd__buf_12 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances:   5
  Class: sky130_fd_sc_hd__nand2_1 instances:   3
  Class: sky130_fd_sc_hd__nand2_2 instances:   5
  Class: sky130_fd_sc_hd__nand2_4 instances:   1
  Class: sky130_fd_sc_hd__mux2_1 instances:  30
  Class: sky130_fd_sc_hd__mux2_2 instances:   1
  Class: sky130_fd_sc_hd__mux2_4 instances:   5
  Class: sky130_fd_sc_hd__mux2_8 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   5
  Class: sky130_fd_sc_hd__o22a_1 instances:  10
  Class: sky130_fd_sc_hd__o221a_1 instances:   8
  Class: sky130_fd_sc_hd__diode_2 instances: 264
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:  38
  Class: sky130_fd_sc_hd__a32o_1 instances:   1
  Class: sky130_fd_sc_hd__dlygate4sd1_1 instances: 109
  Class: sky130_fd_sc_hd__a22o_1 instances:  32
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   2
  Class: sky130_fd_sc_hd__o21a_1 instances:  12
  Class: sky130_fd_sc_hd__nor2b_1 instances:  34
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_1 instances:   9
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:   6
  Class: sky130_fd_sc_hd__nor2_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 1039 nets, and 258 disconnected pins.

Circuit 1 contains 1200 devices, Circuit 2 contains 1200 devices.
Circuit 1 contains 1039 nets,    Circuit 2 contains 1039 nets.

Circuits match with 6 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: No LVS mismatches.[39m
[36m[INFO]: Running Magic DRC...[39m
[36m[INFO]: current step index: 38[39m

Magic 8.3 revision 209 - Compiled on Thu Sep 16 15:04:47 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__buf_4".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
Reading "sky130_fd_sc_hd__buf_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__and3b_1".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__nand2_4".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__mux2_8".
Reading "sky130_fd_sc_hd__mux2_4".
Reading "sky130_fd_sc_hd__dfxtp_1".
Reading "sky130_fd_sc_hd__nor2_8".
Reading "sky130_fd_sc_hd__clkbuf_4".
Reading "sky130_fd_sc_hd__and4_1".
Reading "sky130_fd_sc_hd__mux4_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__buf_12".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__dlygate4sd1_1".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__mux4_2".
Reading "sky130_fd_sc_hd__nor2b_1".
Reading "sky130_fd_sc_hd__a2bb2oi_1".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__a21oi_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__a21boi_1".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__o21ba_1".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__nand2_1".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "user_proj_example".
    5000 uses
    10000 uses
    15000 uses
    20000 uses
    25000 uses
    30000 uses
    35000 uses
    40000 uses
    45000 uses
    50000 uses
[INFO]: Loading user_proj_example

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc)
[INFO]: Saving mag view with DRC errors(/project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.drc.mag)
[INFO]: Saved
[36m[INFO]: Converting Magic DRC Violations to Magic Readable Format...[39m
[36m[INFO]: Converting Magic DRC Violations to Klayout XML Database...[39m
[36m[INFO]: Converting DRC Violations to RDB Format...[39m
[36m[INFO]: Converted DRC Violations to RDB Format[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[36m[INFO]: Running Antenna Checks...[39m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[39m
[36m[INFO]: current step index: 39[39m
OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 862.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-0033] -order_wires is deprecated.
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 53229 components and 201539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 198364 connections.
[INFO ODB-0133]     Created 1295 nets and 3069 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Notice 0: Split top of 232 T shapes.
[INFO ANT-0001] Found 4 pin violations.
[INFO ANT-0002] Found 4 net violations in 1295 nets.
[36m[INFO]: current step index: 40[39m
[36m[INFO]: Running CVC[39m
[36m[INFO]: current step index: 41[39m
Default cvcrc in default.cvcrc
CVC: Circuit Validation Check  Version 1.0.0
CVC: Log output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log
CVC: Error output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.error.gz
CVC: Debug output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.debug.gz
CVC: Start: Tue Sep 28 15:59:02 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'user_proj_example'
CVC_NETLIST = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.cdl'
CVC_MODE = 'user_proj_example'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.cdl

Cdl fixed data size 826183
Usage CDL: Time: 0  Memory: 32520  I/O: 32  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 36164  I/O: 32  Swap: 0
CVC: 53230(53230) instances, 4183(4183) nets, 81360(81360) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
 model short...
	Shorted 212 short
Setting instance power...
CVC: Linking devices...

Usage EQUIV: Time: 0  Memory: 40828  I/O: 88  Swap: 0
Power nets 377
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 40828  I/O: 88  Swap: 0
Power nets 377
CVC: Calculating min/max voltages...
Processing trivial nets found 1970 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 40828  I/O: 88  Swap: 0
Power nets 1363
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 40828  I/O: 96  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 41092  I/O: 96  Swap: 0
Power nets 1363
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 41356  I/O: 96  Swap: 0
Power nets 1363
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 1970 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 41356  I/O: 96  Swap: 0
Power nets 2349
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 41620  I/O: 128  Swap: 0
Virtual net update/access 26260/4317878
CVC: Log output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log
CVC: End: Tue Sep 28 15:59:03 2021

[36m[INFO]: Saving Magic Views in /project[39m
[36m[INFO]: Calculating Runtime From the Start...[39m
[36m[INFO]: flow completed for user_proj_example/28-09_15-49 in 0h9m26s[39m
[36m[INFO]: Saving Runtime Environment[39m
[36m[INFO]: Generating Final Summary Report...[39m
[36m[INFO]: Design Name: user_proj_example
Run Directory: /project/openlane/user_proj_example/runs/user_proj_example
----------------------------------------

Magic DRC Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/routing/40-antenna.rpt
Number of pins violated: 4
Number of nets violated: 4[39m
[36m[INFO]: check full report here: /project/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv[39m
[32m[SUCCESS]: Flow Completed Without Fatal Errors.[39m
mkdir -p ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/OPENLANE_VERSION ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/PDK_SOURCES ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/reports/final_summary_report.csv ../signoff/user_proj_example/
