#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a954af3070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a954af5530 .scope module, "tb_riscv_top" "tb_riscv_top" 3 3;
 .timescale -9 -12;
P_000001a954aee4c0 .param/l "MAX_CYCLES" 1 3 25, +C4<00000000000000000000000011001000>;
v000001a954b567d0_0 .var "clk", 0 0;
v000001a954b578b0_0 .var/i "cycles", 31 0;
v000001a954b573b0_0 .var/i "i", 31 0;
v000001a954b56cd0_0 .net "instr", 31 0, v000001a954b56c30_0;  1 drivers
v000001a954b57590_0 .var "rst", 0 0;
S_000001a954af5d30 .scope module, "DUT" "riscv_top" 3 12, 4 3 0, S_000001a954af5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001a954aeaf90 .functor BUFZ 32, L_000001a954bb8b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a954aeb4d0 .functor AND 1, v000001a954b54ea0_0, v000001a954ae6ee0_0, C4<1>, C4<1>;
L_000001a954aeb070 .functor AND 1, L_000001a954aeb4d0, L_000001a954bb82d0, C4<1>, C4<1>;
L_000001a954b60088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a954b57b30_0 .net/2u *"_ivl_0", 31 0, L_000001a954b60088;  1 drivers
v000001a954b57950_0 .net *"_ivl_23", 0 0, L_000001a954aeb4d0;  1 drivers
v000001a954b56a50_0 .net *"_ivl_24", 0 0, L_000001a954bb82d0;  1 drivers
v000001a954b56870_0 .net "alu_b", 31 0, L_000001a954bb9310;  1 drivers
v000001a954b57bd0_0 .net "alu_ctrl", 3 0, v000001a954ae6bc0_0;  1 drivers
v000001a954b565f0_0 .net "alu_src", 0 0, v000001a954ae6c60_0;  1 drivers
v000001a954b56ff0_0 .net "alu_y", 31 0, v000001a954ae6a80_0;  1 drivers
v000001a954b58030_0 .net "alu_zero", 0 0, L_000001a954bb8cd0;  1 drivers
v000001a954b56690_0 .net "bne_op", 0 0, v000001a954ae6ee0_0;  1 drivers
v000001a954b56730_0 .net "br_taken", 0 0, L_000001a954aeb070;  1 drivers
v000001a954b569b0_0 .net "br_target", 31 0, L_000001a954bb89b0;  1 drivers
v000001a954b57270_0 .net "branch", 0 0, v000001a954b54ea0_0;  1 drivers
v000001a954b58350_0 .net "clk", 0 0, v000001a954b567d0_0;  1 drivers
v000001a954b57130_0 .net "dmem_rdata", 31 0, v000001a954b55a80_0;  1 drivers
v000001a954b579f0_0 .net "funct3", 2 0, L_000001a954b57630;  1 drivers
v000001a954b56910_0 .net "funct7", 6 0, L_000001a954bb9f90;  1 drivers
v000001a954b57c70_0 .net "imm", 31 0, v000001a954b55e40_0;  1 drivers
v000001a954b57f90_0 .net "instr", 31 0, v000001a954b55da0_0;  1 drivers
v000001a954b56d70_0 .net "lb_op", 0 0, v000001a954b55760_0;  1 drivers
v000001a954b56af0_0 .net "mem_read", 0 0, v000001a954b54680_0;  1 drivers
v000001a954b583f0_0 .net "mem_to_reg", 0 0, v000001a954b55b20_0;  1 drivers
v000001a954b57090_0 .net "mem_write", 0 0, v000001a954b553a0_0;  1 drivers
v000001a954b574f0_0 .net "opcode", 6 0, L_000001a954b56eb0;  1 drivers
v000001a954b56e10_0 .var "pc", 31 0;
v000001a954b58170_0 .net "pc_next", 31 0, L_000001a954bb8370;  1 drivers
v000001a954b571d0_0 .net "pc_plus4", 31 0, L_000001a954b56550;  1 drivers
v000001a954b57d10_0 .net "rd", 4 0, L_000001a954b56f50;  1 drivers
v000001a954b580d0_0 .net "rd_data", 31 0, L_000001a954aeaf90;  1 drivers
v000001a954b56b90_0 .net "reg_write", 0 0, v000001a954b55940_0;  1 drivers
v000001a954b57ef0_0 .net "rs1", 4 0, L_000001a954b576d0;  1 drivers
v000001a954b57db0_0 .net "rs1_data", 31 0, L_000001a954bb9b30;  1 drivers
v000001a954b57e50_0 .net "rs2", 4 0, L_000001a954bb8d70;  1 drivers
v000001a954b57310_0 .net "rs2_data", 31 0, L_000001a954bb80f0;  1 drivers
v000001a954b58210_0 .net "rst", 0 0, v000001a954b57590_0;  1 drivers
v000001a954b57450_0 .net "sb_op", 0 0, v000001a954b55f80_0;  1 drivers
v000001a954b57a90_0 .net "wb_data", 31 0, L_000001a954bb8b90;  1 drivers
E_000001a954aeea40 .event posedge, v000001a954b58210_0, v000001a954b54a40_0;
L_000001a954b56550 .arith/sum 32, v000001a954b56e10_0, L_000001a954b60088;
L_000001a954b56eb0 .part v000001a954b55da0_0, 0, 7;
L_000001a954b56f50 .part v000001a954b55da0_0, 7, 5;
L_000001a954b57630 .part v000001a954b55da0_0, 12, 3;
L_000001a954b576d0 .part v000001a954b55da0_0, 15, 5;
L_000001a954bb8d70 .part v000001a954b55da0_0, 20, 5;
L_000001a954bb9f90 .part v000001a954b55da0_0, 25, 7;
L_000001a954bb9310 .functor MUXZ 32, L_000001a954bb80f0, v000001a954b55e40_0, v000001a954ae6c60_0, C4<>;
L_000001a954bb8b90 .functor MUXZ 32, v000001a954ae6a80_0, v000001a954b55a80_0, v000001a954b55b20_0, C4<>;
L_000001a954bb82d0 .cmp/ne 32, L_000001a954bb9b30, L_000001a954bb80f0;
L_000001a954bb89b0 .arith/sum 32, v000001a954b56e10_0, v000001a954b55e40_0;
L_000001a954bb8370 .functor MUXZ 32, L_000001a954b56550, L_000001a954bb89b0, L_000001a954aeb070, C4<>;
S_000001a954af5ec0 .scope module, "ALU" "alu" 4 89, 5 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a95498bb20 .param/l "ALU_ADD" 1 5 8, C4<0000>;
P_000001a95498bb58 .param/l "ALU_AND" 1 5 9, C4<0010>;
P_000001a95498bb90 .param/l "ALU_OR" 1 5 10, C4<0011>;
P_000001a95498bbc8 .param/l "ALU_SLL" 1 5 11, C4<0100>;
L_000001a954b60280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a954ae66c0_0 .net/2u *"_ivl_0", 31 0, L_000001a954b60280;  1 drivers
v000001a954ae6800_0 .net "a", 31 0, L_000001a954bb9b30;  alias, 1 drivers
v000001a954ae64e0_0 .net "alu_ctrl", 3 0, v000001a954ae6bc0_0;  alias, 1 drivers
v000001a954ae68a0_0 .net "b", 31 0, L_000001a954bb9310;  alias, 1 drivers
v000001a954ae6a80_0 .var "y", 31 0;
v000001a954ae6b20_0 .net "zero", 0 0, L_000001a954bb8cd0;  alias, 1 drivers
E_000001a954aee040 .event anyedge, v000001a954ae64e0_0, v000001a954ae6800_0, v000001a954ae68a0_0;
L_000001a954bb8cd0 .cmp/eq 32, v000001a954ae6a80_0, L_000001a954b60280;
S_000001a954afa870 .scope module, "CTRL" "control" 4 45, 6 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "lb_op";
    .port_info 10 /OUTPUT 1 "sb_op";
    .port_info 11 /OUTPUT 1 "bne_op";
    .port_info 12 /OUTPUT 4 "alu_ctrl";
P_000001a954aa4500 .param/l "ALU_ADD" 1 6 17, C4<0000>;
P_000001a954aa4538 .param/l "ALU_AND" 1 6 18, C4<0010>;
P_000001a954aa4570 .param/l "ALU_OR" 1 6 19, C4<0011>;
P_000001a954aa45a8 .param/l "ALU_SLL" 1 6 20, C4<0100>;
v000001a954ae6bc0_0 .var "alu_ctrl", 3 0;
v000001a954ae6c60_0 .var "alu_src", 0 0;
v000001a954ae6ee0_0 .var "bne_op", 0 0;
v000001a954b54ea0_0 .var "branch", 0 0;
v000001a954b54860_0 .net "funct3", 2 0, L_000001a954b57630;  alias, 1 drivers
v000001a954b554e0_0 .net "funct7", 6 0, L_000001a954bb9f90;  alias, 1 drivers
v000001a954b55760_0 .var "lb_op", 0 0;
v000001a954b54680_0 .var "mem_read", 0 0;
v000001a954b55b20_0 .var "mem_to_reg", 0 0;
v000001a954b553a0_0 .var "mem_write", 0 0;
v000001a954b55120_0 .net "opcode", 6 0, L_000001a954b56eb0;  alias, 1 drivers
v000001a954b55940_0 .var "reg_write", 0 0;
v000001a954b55f80_0 .var "sb_op", 0 0;
E_000001a954aeea80 .event anyedge, v000001a954b55120_0, v000001a954b54860_0;
S_000001a954afaa00 .scope module, "DMEM" "data_mem" 4 101, 7 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /INPUT 1 "sb_op";
    .port_info 7 /INPUT 1 "lb_op";
v000001a954b54f40_0 .net "addr", 31 0, v000001a954ae6a80_0;  alias, 1 drivers
v000001a954b54a40_0 .net "clk", 0 0, v000001a954b567d0_0;  alias, 1 drivers
v000001a954b55bc0 .array "dmem", 255 0, 31 0;
v000001a954b56160_0 .net "lb_op", 0 0, v000001a954b55760_0;  alias, 1 drivers
v000001a954b55a80_0 .var "rdata", 31 0;
v000001a954b547c0_0 .net "re", 0 0, v000001a954b54680_0;  alias, 1 drivers
v000001a954b55300_0 .net "sb_op", 0 0, v000001a954b55f80_0;  alias, 1 drivers
v000001a954b55580_0 .net "wdata", 31 0, L_000001a954bb80f0;  alias, 1 drivers
v000001a954b562a0_0 .net "we", 0 0, v000001a954b553a0_0;  alias, 1 drivers
E_000001a954aee5c0 .event posedge, v000001a954b54a40_0;
S_000001a954ac5c60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 20, 7 20 0, S_000001a954afaa00;
 .timescale 0 0;
v000001a954b55d00_0 .var/i "i", 31 0;
S_000001a954ac5df0 .scope module, "IMEM" "instr_mem" 4 24, 8 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000001a954b55c60_0 .net "addr", 31 0, v000001a954b56e10_0;  1 drivers
v000001a954b54b80_0 .var/i "i", 31 0;
v000001a954b55620 .array "imem", 255 0, 31 0;
v000001a954b55da0_0 .var "instr", 31 0;
E_000001a954aee080 .event anyedge, v000001a954b55da0_0;
E_000001a954aeeb00 .event anyedge, v000001a954b55c60_0;
S_000001a954ac2540 .scope module, "IMM" "imm_gen" 4 62, 9 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v000001a954b55ee0_0 .var "b_imm", 12 0;
v000001a954b55e40_0 .var "imm", 31 0;
v000001a954b551c0_0 .net "instr", 31 0, v000001a954b55da0_0;  alias, 1 drivers
v000001a954b54fe0_0 .net "opcode", 6 0, L_000001a954bb9e50;  1 drivers
E_000001a954aee3c0 .event anyedge, v000001a954b54fe0_0, v000001a954b55da0_0, v000001a954b55ee0_0;
L_000001a954bb9e50 .part v000001a954b55da0_0, 0, 7;
S_000001a954ac26d0 .scope module, "RF" "regfile" 4 71, 10 1 0, S_000001a954af5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000001a954b600d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a954b54ae0_0 .net/2u *"_ivl_0", 4 0, L_000001a954b600d0;  1 drivers
L_000001a954b60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a954b55080_0 .net *"_ivl_11", 1 0, L_000001a954b60160;  1 drivers
L_000001a954b601a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a954b54c20_0 .net/2u *"_ivl_14", 4 0, L_000001a954b601a8;  1 drivers
v000001a954b563e0_0 .net *"_ivl_16", 0 0, L_000001a954bb8190;  1 drivers
L_000001a954b601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a954b55800_0 .net/2u *"_ivl_18", 31 0, L_000001a954b601f0;  1 drivers
v000001a954b54cc0_0 .net *"_ivl_2", 0 0, L_000001a954bb8f50;  1 drivers
v000001a954b559e0_0 .net *"_ivl_20", 31 0, L_000001a954bb99f0;  1 drivers
v000001a954b545e0_0 .net *"_ivl_22", 6 0, L_000001a954bb9bd0;  1 drivers
L_000001a954b60238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a954b56020_0 .net *"_ivl_25", 1 0, L_000001a954b60238;  1 drivers
L_000001a954b60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a954b54540_0 .net/2u *"_ivl_4", 31 0, L_000001a954b60118;  1 drivers
v000001a954b56200_0 .net *"_ivl_6", 31 0, L_000001a954bb8c30;  1 drivers
v000001a954b55260_0 .net *"_ivl_8", 6 0, L_000001a954bb85f0;  1 drivers
v000001a954b560c0_0 .net "clk", 0 0, v000001a954b567d0_0;  alias, 1 drivers
v000001a954b55440_0 .net "rd", 4 0, L_000001a954b56f50;  alias, 1 drivers
v000001a954b556c0_0 .net "rd_data", 31 0, L_000001a954aeaf90;  alias, 1 drivers
v000001a954b56340 .array "regs", 31 0, 31 0;
v000001a954b54720_0 .net "rs1", 4 0, L_000001a954b576d0;  alias, 1 drivers
v000001a954b54900_0 .net "rs1_data", 31 0, L_000001a954bb9b30;  alias, 1 drivers
v000001a954b549a0_0 .net "rs2", 4 0, L_000001a954bb8d70;  alias, 1 drivers
v000001a954b54d60_0 .net "rs2_data", 31 0, L_000001a954bb80f0;  alias, 1 drivers
v000001a954b54e00_0 .net "we", 0 0, v000001a954b55940_0;  alias, 1 drivers
L_000001a954bb8f50 .cmp/eq 5, L_000001a954b576d0, L_000001a954b600d0;
L_000001a954bb8c30 .array/port v000001a954b56340, L_000001a954bb85f0;
L_000001a954bb85f0 .concat [ 5 2 0 0], L_000001a954b576d0, L_000001a954b60160;
L_000001a954bb9b30 .functor MUXZ 32, L_000001a954bb8c30, L_000001a954b60118, L_000001a954bb8f50, C4<>;
L_000001a954bb8190 .cmp/eq 5, L_000001a954bb8d70, L_000001a954b601a8;
L_000001a954bb99f0 .array/port v000001a954b56340, L_000001a954bb9bd0;
L_000001a954bb9bd0 .concat [ 5 2 0 0], L_000001a954bb8d70, L_000001a954b60238;
L_000001a954bb80f0 .functor MUXZ 32, L_000001a954bb99f0, L_000001a954b601f0, L_000001a954bb8190, C4<>;
S_000001a954abe710 .scope begin, "$unm_blk_27" "$unm_blk_27" 10 23, 10 23 0, S_000001a954ac26d0;
 .timescale 0 0;
v000001a954b558a0_0 .var/i "i", 31 0;
S_000001a954ab9110 .scope module, "IMEM" "instr_mem" 3 18, 8 1 0, S_000001a954af5530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000001a954b57770_0 .net "addr", 31 0, v000001a954b56e10_0;  alias, 1 drivers
v000001a954b582b0_0 .var/i "i", 31 0;
v000001a954b57810 .array "imem", 255 0, 31 0;
v000001a954b56c30_0 .var "instr", 31 0;
E_000001a954aee600 .event anyedge, v000001a954b56c30_0;
    .scope S_000001a954ac5df0;
T_0 ;
    %vpi_call/w 8 13 "$readmemb", "sim/prog.mem", v000001a954b55620 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001a954b54b80_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001a954b54b80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 17, 0, 32;
    %ix/getv/s 4, v000001a954b54b80_0;
    %store/vec4a v000001a954b55620, 4, 0;
    %load/vec4 v000001a954b54b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b54b80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001a954ac5df0;
T_1 ;
    %wait E_000001a954aeeb00;
    %load/vec4 v000001a954b55c60_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001a954b55620, 4;
    %store/vec4 v000001a954b55da0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a954ac5df0;
T_2 ;
    %wait E_000001a954aee080;
    %vpi_call/w 8 28 "$display", "Instru\303\247\303\243o em bin\303\241rio: %032b", v000001a954b55da0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a954afa870;
T_3 ;
    %wait E_000001a954aeea80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b55940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954ae6c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b54680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b553a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b55b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b54ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b55760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b55f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954ae6ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %load/vec4 v000001a954b55120_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b55940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954ae6c60_0, 0, 1;
    %load/vec4 v000001a954b54860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b55940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954ae6c60_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b55940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954ae6c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b54680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b55b20_0, 0, 1;
    %load/vec4 v000001a954b54860_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a954b55760_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954ae6c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b553a0_0, 0, 1;
    %load/vec4 v000001a954b54860_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a954b55f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a954ae6bc0_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b54ea0_0, 0, 1;
    %load/vec4 v000001a954b54860_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a954ae6ee0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a954ac2540;
T_4 ;
    %wait E_000001a954aee3c0;
    %load/vec4 v000001a954b54fe0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954b55e40_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a954b55e40_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a954b55e40_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a954b551c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a954b55e40_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a954b551c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a954b551c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a954b551c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a954b55ee0_0, 0, 13;
    %load/vec4 v000001a954b55ee0_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000001a954b55ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a954b55e40_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a954ac26d0;
T_5 ;
    %wait E_000001a954aee5c0;
    %load/vec4 v000001a954b54e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a954b55440_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a954b556c0_0;
    %load/vec4 v000001a954b55440_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a954b56340, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a954ac26d0;
T_6 ;
    %fork t_1, S_000001a954abe710;
    %jmp t_0;
    .scope S_000001a954abe710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954b558a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a954b558a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a954b558a0_0;
    %store/vec4a v000001a954b56340, 4, 0;
    %load/vec4 v000001a954b558a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b558a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 10 26 "$readmemh", "sim/regs_init.mem", v000001a954b56340 {0 0 0};
    %end;
    .scope S_000001a954ac26d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a954af5ec0;
T_7 ;
    %wait E_000001a954aee040;
    %load/vec4 v000001a954ae64e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954ae6a80_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001a954ae6800_0;
    %load/vec4 v000001a954ae68a0_0;
    %add;
    %store/vec4 v000001a954ae6a80_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001a954ae6800_0;
    %load/vec4 v000001a954ae68a0_0;
    %and;
    %store/vec4 v000001a954ae6a80_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001a954ae6800_0;
    %load/vec4 v000001a954ae68a0_0;
    %or;
    %store/vec4 v000001a954ae6a80_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001a954ae6800_0;
    %load/vec4 v000001a954ae68a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001a954ae6a80_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a954afaa00;
T_8 ;
    %vpi_call/w 7 17 "$readmemb", "sim/data_init.mem", v000001a954b55bc0 {0 0 0};
    %fork t_3, S_000001a954ac5c60;
    %jmp t_2;
    .scope S_000001a954ac5c60;
t_3 ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001a954b55d00_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a954b55d00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a954b55d00_0;
    %store/vec4a v000001a954b55bc0, 4, 0;
    %load/vec4 v000001a954b55d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b55d00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000001a954afaa00;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_000001a954afaa00;
T_9 ;
    %wait E_000001a954aee5c0;
    %load/vec4 v000001a954b562a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001a954b55300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001a954b55580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v000001a954b54f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a954b55bc0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001a954b55580_0;
    %ix/getv 3, v000001a954b54f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a954b55bc0, 0, 4;
T_9.3 ;
T_9.0 ;
    %load/vec4 v000001a954b547c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001a954b56160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %ix/getv 4, v000001a954b54f40_0;
    %load/vec4a v000001a954b55bc0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v000001a954b54f40_0;
    %load/vec4a v000001a954b55bc0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001a954b55a80_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %ix/getv 4, v000001a954b54f40_0;
    %load/vec4a v000001a954b55bc0, 4;
    %assign/vec4 v000001a954b55a80_0, 0;
T_9.7 ;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a954af5d30;
T_10 ;
    %wait E_000001a954aeea40;
    %load/vec4 v000001a954b58210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a954b56e10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a954b58170_0;
    %assign/vec4 v000001a954b56e10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a954ab9110;
T_11 ;
    %vpi_call/w 8 13 "$readmemb", "sim/prog.mem", v000001a954b57810 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001a954b582b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001a954b582b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 17, 0, 32;
    %ix/getv/s 4, v000001a954b582b0_0;
    %store/vec4a v000001a954b57810, 4, 0;
    %load/vec4 v000001a954b582b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b582b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_000001a954ab9110;
T_12 ;
    %wait E_000001a954aeeb00;
    %load/vec4 v000001a954b57770_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001a954b57810, 4;
    %store/vec4 v000001a954b56c30_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001a954ab9110;
T_13 ;
    %wait E_000001a954aee600;
    %vpi_call/w 8 28 "$display", "Instru\303\247\303\243o em bin\303\241rio: %032b", v000001a954b56c30_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a954af5530;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b567d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a954b57590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954b578b0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_000001a954af5530;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v000001a954b567d0_0;
    %inv;
    %store/vec4 v000001a954b567d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a954af5530;
T_16 ;
    %vpi_call/w 3 28 "$display", "=== Iniciando simula\303\247\303\243o (Grupo 19) ===" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a954b57590_0, 0, 1;
T_16.0 ;
    %load/vec4 v000001a954b578b0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_16.1, 5;
    %wait E_000001a954aee5c0;
    %load/vec4 v000001a954b578b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b578b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 37 "$display", "\012=== Fim da simula\303\247\303\243o. Dump de registradores (x0..x31) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954b573b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v000001a954b573b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %vpi_call/w 3 39 "$display", "x%0d = %032b", v000001a954b573b0_0, &A<v000001a954b56340, v000001a954b573b0_0 > {0 0 0};
    %load/vec4 v000001a954b573b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b573b0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call/w 3 42 "$display", "\012=== Primeiras 32 posi\303\247\303\265es da Data Memory (bytes 0..31) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a954b573b0_0, 0, 32;
T_16.4 ;
    %load/vec4 v000001a954b573b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %vpi_call/w 3 44 "$display", "MEM[%0d] = %08b", v000001a954b573b0_0, &A<v000001a954b55bc0, v000001a954b573b0_0 > {0 0 0};
    %load/vec4 v000001a954b573b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a954b573b0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %vpi_call/w 3 47 "$display", "\012(Verifique se MEM[0] == 0x07)" {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/tb_riscv_top.v";
    "src/riscv_top.v";
    "src/alu.v";
    "src/control.v";
    "src/data_mem.v";
    "src/instr_mem.v";
    "src/imm_gen.v";
    "src/regfile.v";
