FIRRTL version 1.2.0
circuit ShiftRegister :
  module Block : @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input clock : Clock @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input reset : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input io_op_in_push : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_pop : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_replace : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_cmp_in : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_cmp_in : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_cmp_out : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]

    reg entry_existing : UInt<1>, clock with :
      reset => (UInt<1>("h0"), entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_rank : UInt<16>, clock with :
      reset => (UInt<1>("h0"), entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_metadata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_subscript : UInt<4>, clock with :
      reset => (UInt<1>("h0"), entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    node _cmp_T = lt(io_op_in_entry_in_rank, entry_rank) @[src/main/scala/fpga/Entry.scala 20:41]
    node _cmp_T_1 = eq(entry_existing, UInt<1>("h0")) @[src/main/scala/fpga/Entry.scala 20:57]
    node cmp = or(_cmp_T, _cmp_T_1) @[src/main/scala/fpga/Entry.scala 20:54]
    node _entry_T_existing = mux(io_prev_cmp_in, io_prev_entry_in_existing, io_op_in_entry_in_existing) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_rank = mux(io_prev_cmp_in, io_prev_entry_in_rank, io_op_in_entry_in_rank) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_metadata = mux(io_prev_cmp_in, io_prev_entry_in_metadata, io_op_in_entry_in_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_subscript = mux(io_prev_cmp_in, io_prev_entry_in_subscript, io_op_in_entry_in_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _GEN_0 = mux(cmp, _entry_T_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_1 = mux(cmp, _entry_T_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_2 = mux(cmp, _entry_T_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_3 = mux(cmp, _entry_T_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _entry_T_1_existing = mux(io_next_cmp_in, io_next_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_rank = mux(io_next_cmp_in, io_next_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_metadata = mux(io_next_cmp_in, io_next_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_subscript = mux(io_next_cmp_in, io_next_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _T = eq(io_prev_cmp_in, UInt<1>("h0")) @[src/main/scala/fpga/shiftregister/Block.scala 52:12]
    node _GEN_4 = mux(_T, io_op_in_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_5 = mux(_T, io_op_in_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_6 = mux(_T, io_op_in_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_7 = mux(_T, io_op_in_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_8 = mux(io_next_cmp_in, io_next_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_9 = mux(io_next_cmp_in, io_next_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_10 = mux(io_next_cmp_in, io_next_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_11 = mux(io_next_cmp_in, io_next_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_12 = mux(cmp, _GEN_4, _GEN_8) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_13 = mux(cmp, _GEN_5, _GEN_9) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_14 = mux(cmp, _GEN_6, _GEN_10) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_15 = mux(cmp, _GEN_7, _GEN_11) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_16 = mux(io_op_in_replace, _GEN_12, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_17 = mux(io_op_in_replace, _GEN_13, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_18 = mux(io_op_in_replace, _GEN_14, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_19 = mux(io_op_in_replace, _GEN_15, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_20 = mux(io_op_in_pop, _entry_T_1_existing, _GEN_16) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_21 = mux(io_op_in_pop, _entry_T_1_rank, _GEN_17) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_22 = mux(io_op_in_pop, _entry_T_1_metadata, _GEN_18) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_23 = mux(io_op_in_pop, _entry_T_1_subscript, _GEN_19) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_24 = mux(io_op_in_push, _GEN_0, _GEN_20) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_25 = mux(io_op_in_push, _GEN_1, _GEN_21) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_26 = mux(io_op_in_push, _GEN_2, _GEN_22) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_27 = mux(io_op_in_push, _GEN_3, _GEN_23) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node entry_entry_existing = UInt<1>("h0") @[src/main/scala/fpga/Entry.scala 26:21 27:20]
    node entry_entry_rank = UInt<16>("hffff") @[src/main/scala/fpga/Entry.scala 26:21 29:16]
    node entry_entry_metadata = UInt<32>("h0") @[src/main/scala/fpga/Entry.scala 26:21 28:20]
    node entry_entry_subscript = UInt<4>("h0") @[src/main/scala/fpga/Entry.scala 26:21 30:21]
    io_cmp_out <= cmp @[src/main/scala/fpga/shiftregister/Block.scala 24:14]
    io_entry_out_existing <= entry_existing @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_rank <= entry_rank @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_metadata <= entry_metadata @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_subscript <= entry_subscript @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    entry_existing <= mux(reset, entry_entry_existing, _GEN_24) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_rank <= mux(reset, entry_entry_rank, _GEN_25) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_metadata <= mux(reset, entry_entry_metadata, _GEN_26) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_subscript <= mux(reset, entry_entry_subscript, _GEN_27) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]

  module Block_1 : @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input clock : Clock @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input reset : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 8:7]
    input io_op_in_push : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_pop : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_replace : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_op_in_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_prev_cmp_in : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    input io_next_cmp_in : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_cmp_out : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_existing : UInt<1> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_rank : UInt<16> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]
    output io_entry_out_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/Block.scala 9:14]

    reg entry_existing : UInt<1>, clock with :
      reset => (UInt<1>("h0"), entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_rank : UInt<16>, clock with :
      reset => (UInt<1>("h0"), entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_metadata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    reg entry_subscript : UInt<4>, clock with :
      reset => (UInt<1>("h0"), entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 20:22]
    node _cmp_T = lt(io_op_in_entry_in_rank, entry_rank) @[src/main/scala/fpga/Entry.scala 20:41]
    node _cmp_T_1 = eq(entry_existing, UInt<1>("h0")) @[src/main/scala/fpga/Entry.scala 20:57]
    node cmp = or(_cmp_T, _cmp_T_1) @[src/main/scala/fpga/Entry.scala 20:54]
    node _entry_T_existing = mux(io_prev_cmp_in, io_prev_entry_in_existing, io_op_in_entry_in_existing) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_rank = mux(io_prev_cmp_in, io_prev_entry_in_rank, io_op_in_entry_in_rank) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_metadata = mux(io_prev_cmp_in, io_prev_entry_in_metadata, io_op_in_entry_in_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _entry_T_subscript = mux(io_prev_cmp_in, io_prev_entry_in_subscript, io_op_in_entry_in_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 34:19]
    node _GEN_0 = mux(cmp, _entry_T_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_1 = mux(cmp, _entry_T_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_2 = mux(cmp, _entry_T_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _GEN_3 = mux(cmp, _entry_T_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 31:14 34:13 20:22]
    node _entry_T_1_existing = mux(io_next_cmp_in, io_next_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_rank = mux(io_next_cmp_in, io_next_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_metadata = mux(io_next_cmp_in, io_next_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _entry_T_1_subscript = mux(io_next_cmp_in, io_next_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 39:17]
    node _T = eq(io_prev_cmp_in, UInt<1>("h0")) @[src/main/scala/fpga/shiftregister/Block.scala 52:12]
    node _GEN_4 = mux(_T, io_op_in_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_5 = mux(_T, io_op_in_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_6 = mux(_T, io_op_in_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_7 = mux(_T, io_op_in_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 52:28 53:15 20:22]
    node _GEN_8 = mux(io_next_cmp_in, io_next_entry_in_existing, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_9 = mux(io_next_cmp_in, io_next_entry_in_rank, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_10 = mux(io_next_cmp_in, io_next_entry_in_metadata, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_11 = mux(io_next_cmp_in, io_next_entry_in_subscript, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 57:27 58:15 20:22]
    node _GEN_12 = mux(cmp, _GEN_4, _GEN_8) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_13 = mux(cmp, _GEN_5, _GEN_9) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_14 = mux(cmp, _GEN_6, _GEN_10) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_15 = mux(cmp, _GEN_7, _GEN_11) @[src/main/scala/fpga/shiftregister/Block.scala 46:14]
    node _GEN_16 = mux(io_op_in_replace, _GEN_12, entry_existing) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_17 = mux(io_op_in_replace, _GEN_13, entry_rank) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_18 = mux(io_op_in_replace, _GEN_14, entry_metadata) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_19 = mux(io_op_in_replace, _GEN_15, entry_subscript) @[src/main/scala/fpga/shiftregister/Block.scala 20:22 41:31]
    node _GEN_20 = mux(io_op_in_pop, _entry_T_1_existing, _GEN_16) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_21 = mux(io_op_in_pop, _entry_T_1_rank, _GEN_17) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_22 = mux(io_op_in_pop, _entry_T_1_metadata, _GEN_18) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_23 = mux(io_op_in_pop, _entry_T_1_subscript, _GEN_19) @[src/main/scala/fpga/shiftregister/Block.scala 37:27 39:11]
    node _GEN_24 = mux(io_op_in_push, _GEN_0, _GEN_20) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_25 = mux(io_op_in_push, _GEN_1, _GEN_21) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_26 = mux(io_op_in_push, _GEN_2, _GEN_22) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node _GEN_27 = mux(io_op_in_push, _GEN_3, _GEN_23) @[src/main/scala/fpga/shiftregister/Block.scala 26:22]
    node entry_entry_existing = UInt<1>("h0") @[src/main/scala/fpga/Entry.scala 26:21 27:20]
    node entry_entry_rank = UInt<16>("hffff") @[src/main/scala/fpga/Entry.scala 26:21 29:16]
    node entry_entry_metadata = UInt<32>("h0") @[src/main/scala/fpga/Entry.scala 26:21 28:20]
    node entry_entry_subscript = UInt<4>("h0") @[src/main/scala/fpga/Entry.scala 26:21 30:21]
    io_cmp_out <= cmp @[src/main/scala/fpga/shiftregister/Block.scala 24:14]
    io_entry_out_existing <= entry_existing @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_rank <= entry_rank @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_metadata <= entry_metadata @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    io_entry_out_subscript <= entry_subscript @[src/main/scala/fpga/shiftregister/Block.scala 21:16]
    entry_existing <= mux(reset, entry_entry_existing, _GEN_24) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_rank <= mux(reset, entry_entry_rank, _GEN_25) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_metadata <= mux(reset, entry_entry_metadata, _GEN_26) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]
    entry_subscript <= mux(reset, entry_entry_subscript, _GEN_27) @[src/main/scala/fpga/shiftregister/Block.scala 20:{22,22}]

  module ShiftRegister : @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 8:7]
    input clock : Clock @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 8:7]
    input reset : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 8:7]
    input io_op_in_push : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_pop : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_replace : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_entry_in_existing : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_entry_in_rank : UInt<16> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_entry_in_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    input io_op_in_entry_in_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    output io_entry_out_existing : UInt<1> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    output io_entry_out_rank : UInt<16> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    output io_entry_out_metadata : UInt<32> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]
    output io_entry_out_subscript : UInt<4> @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 9:14]

    inst blocks_0 of Block @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_1 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_2 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_3 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_4 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_5 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_6 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_7 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_8 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_9 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_10 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_11 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_12 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_13 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_14 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_15 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_16 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_17 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_18 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_19 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_20 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_21 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_22 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_23 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_24 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_25 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_26 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_27 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_28 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_29 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_30 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_31 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_32 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_33 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_34 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_35 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_36 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_37 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_38 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_39 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_40 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_41 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_42 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_43 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_44 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_45 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_46 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_47 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_48 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_49 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_50 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_51 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_52 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_53 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_54 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_55 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_56 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_57 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_58 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_59 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_60 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_61 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_62 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    inst blocks_63 of Block_1 @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 14:23]
    io_entry_out_existing <= blocks_0.io_entry_out_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 20:16]
    io_entry_out_rank <= blocks_0.io_entry_out_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 20:16]
    io_entry_out_metadata <= blocks_0.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 20:16]
    io_entry_out_subscript <= blocks_0.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 20:16]
    blocks_0.clock <= clock
    blocks_0.reset <= reset
    blocks_0.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_0.io_prev_entry_in_existing is invalid
    blocks_0.io_prev_entry_in_rank is invalid
    blocks_0.io_prev_entry_in_metadata is invalid
    blocks_0.io_prev_entry_in_subscript is invalid
    blocks_0.io_next_entry_in_existing <= blocks_1.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_0.io_next_entry_in_rank <= blocks_1.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_0.io_next_entry_in_metadata <= blocks_1.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_0.io_next_entry_in_subscript <= blocks_1.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_0.io_prev_cmp_in <= UInt<1>("h0") @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 24:32]
    blocks_0.io_next_cmp_in <= blocks_1.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_1.clock <= clock
    blocks_1.reset <= reset
    blocks_1.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_1.io_prev_entry_in_existing <= blocks_0.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_1.io_prev_entry_in_rank <= blocks_0.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_1.io_prev_entry_in_metadata <= blocks_0.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_1.io_prev_entry_in_subscript <= blocks_0.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_1.io_next_entry_in_existing <= blocks_2.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_1.io_next_entry_in_rank <= blocks_2.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_1.io_next_entry_in_metadata <= blocks_2.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_1.io_next_entry_in_subscript <= blocks_2.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_1.io_prev_cmp_in <= blocks_0.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_1.io_next_cmp_in <= blocks_2.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_2.clock <= clock
    blocks_2.reset <= reset
    blocks_2.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_2.io_prev_entry_in_existing <= blocks_1.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_2.io_prev_entry_in_rank <= blocks_1.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_2.io_prev_entry_in_metadata <= blocks_1.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_2.io_prev_entry_in_subscript <= blocks_1.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_2.io_next_entry_in_existing <= blocks_3.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_2.io_next_entry_in_rank <= blocks_3.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_2.io_next_entry_in_metadata <= blocks_3.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_2.io_next_entry_in_subscript <= blocks_3.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_2.io_prev_cmp_in <= blocks_1.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_2.io_next_cmp_in <= blocks_3.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_3.clock <= clock
    blocks_3.reset <= reset
    blocks_3.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_3.io_prev_entry_in_existing <= blocks_2.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_3.io_prev_entry_in_rank <= blocks_2.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_3.io_prev_entry_in_metadata <= blocks_2.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_3.io_prev_entry_in_subscript <= blocks_2.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_3.io_next_entry_in_existing <= blocks_4.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_3.io_next_entry_in_rank <= blocks_4.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_3.io_next_entry_in_metadata <= blocks_4.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_3.io_next_entry_in_subscript <= blocks_4.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_3.io_prev_cmp_in <= blocks_2.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_3.io_next_cmp_in <= blocks_4.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_4.clock <= clock
    blocks_4.reset <= reset
    blocks_4.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_4.io_prev_entry_in_existing <= blocks_3.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_4.io_prev_entry_in_rank <= blocks_3.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_4.io_prev_entry_in_metadata <= blocks_3.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_4.io_prev_entry_in_subscript <= blocks_3.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_4.io_next_entry_in_existing <= blocks_5.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_4.io_next_entry_in_rank <= blocks_5.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_4.io_next_entry_in_metadata <= blocks_5.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_4.io_next_entry_in_subscript <= blocks_5.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_4.io_prev_cmp_in <= blocks_3.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_4.io_next_cmp_in <= blocks_5.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_5.clock <= clock
    blocks_5.reset <= reset
    blocks_5.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_5.io_prev_entry_in_existing <= blocks_4.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_5.io_prev_entry_in_rank <= blocks_4.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_5.io_prev_entry_in_metadata <= blocks_4.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_5.io_prev_entry_in_subscript <= blocks_4.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_5.io_next_entry_in_existing <= blocks_6.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_5.io_next_entry_in_rank <= blocks_6.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_5.io_next_entry_in_metadata <= blocks_6.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_5.io_next_entry_in_subscript <= blocks_6.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_5.io_prev_cmp_in <= blocks_4.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_5.io_next_cmp_in <= blocks_6.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_6.clock <= clock
    blocks_6.reset <= reset
    blocks_6.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_6.io_prev_entry_in_existing <= blocks_5.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_6.io_prev_entry_in_rank <= blocks_5.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_6.io_prev_entry_in_metadata <= blocks_5.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_6.io_prev_entry_in_subscript <= blocks_5.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_6.io_next_entry_in_existing <= blocks_7.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_6.io_next_entry_in_rank <= blocks_7.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_6.io_next_entry_in_metadata <= blocks_7.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_6.io_next_entry_in_subscript <= blocks_7.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_6.io_prev_cmp_in <= blocks_5.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_6.io_next_cmp_in <= blocks_7.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_7.clock <= clock
    blocks_7.reset <= reset
    blocks_7.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_7.io_prev_entry_in_existing <= blocks_6.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_7.io_prev_entry_in_rank <= blocks_6.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_7.io_prev_entry_in_metadata <= blocks_6.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_7.io_prev_entry_in_subscript <= blocks_6.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_7.io_next_entry_in_existing <= blocks_8.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_7.io_next_entry_in_rank <= blocks_8.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_7.io_next_entry_in_metadata <= blocks_8.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_7.io_next_entry_in_subscript <= blocks_8.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_7.io_prev_cmp_in <= blocks_6.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_7.io_next_cmp_in <= blocks_8.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_8.clock <= clock
    blocks_8.reset <= reset
    blocks_8.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_8.io_prev_entry_in_existing <= blocks_7.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_8.io_prev_entry_in_rank <= blocks_7.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_8.io_prev_entry_in_metadata <= blocks_7.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_8.io_prev_entry_in_subscript <= blocks_7.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_8.io_next_entry_in_existing <= blocks_9.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_8.io_next_entry_in_rank <= blocks_9.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_8.io_next_entry_in_metadata <= blocks_9.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_8.io_next_entry_in_subscript <= blocks_9.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_8.io_prev_cmp_in <= blocks_7.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_8.io_next_cmp_in <= blocks_9.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_9.clock <= clock
    blocks_9.reset <= reset
    blocks_9.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_9.io_prev_entry_in_existing <= blocks_8.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_9.io_prev_entry_in_rank <= blocks_8.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_9.io_prev_entry_in_metadata <= blocks_8.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_9.io_prev_entry_in_subscript <= blocks_8.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_9.io_next_entry_in_existing <= blocks_10.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_9.io_next_entry_in_rank <= blocks_10.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_9.io_next_entry_in_metadata <= blocks_10.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_9.io_next_entry_in_subscript <= blocks_10.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_9.io_prev_cmp_in <= blocks_8.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_9.io_next_cmp_in <= blocks_10.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_10.clock <= clock
    blocks_10.reset <= reset
    blocks_10.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_10.io_prev_entry_in_existing <= blocks_9.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_10.io_prev_entry_in_rank <= blocks_9.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_10.io_prev_entry_in_metadata <= blocks_9.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_10.io_prev_entry_in_subscript <= blocks_9.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_10.io_next_entry_in_existing <= blocks_11.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_10.io_next_entry_in_rank <= blocks_11.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_10.io_next_entry_in_metadata <= blocks_11.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_10.io_next_entry_in_subscript <= blocks_11.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_10.io_prev_cmp_in <= blocks_9.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_10.io_next_cmp_in <= blocks_11.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_11.clock <= clock
    blocks_11.reset <= reset
    blocks_11.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_11.io_prev_entry_in_existing <= blocks_10.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_11.io_prev_entry_in_rank <= blocks_10.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_11.io_prev_entry_in_metadata <= blocks_10.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_11.io_prev_entry_in_subscript <= blocks_10.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_11.io_next_entry_in_existing <= blocks_12.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_11.io_next_entry_in_rank <= blocks_12.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_11.io_next_entry_in_metadata <= blocks_12.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_11.io_next_entry_in_subscript <= blocks_12.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_11.io_prev_cmp_in <= blocks_10.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_11.io_next_cmp_in <= blocks_12.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_12.clock <= clock
    blocks_12.reset <= reset
    blocks_12.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_12.io_prev_entry_in_existing <= blocks_11.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_12.io_prev_entry_in_rank <= blocks_11.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_12.io_prev_entry_in_metadata <= blocks_11.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_12.io_prev_entry_in_subscript <= blocks_11.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_12.io_next_entry_in_existing <= blocks_13.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_12.io_next_entry_in_rank <= blocks_13.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_12.io_next_entry_in_metadata <= blocks_13.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_12.io_next_entry_in_subscript <= blocks_13.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_12.io_prev_cmp_in <= blocks_11.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_12.io_next_cmp_in <= blocks_13.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_13.clock <= clock
    blocks_13.reset <= reset
    blocks_13.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_13.io_prev_entry_in_existing <= blocks_12.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_13.io_prev_entry_in_rank <= blocks_12.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_13.io_prev_entry_in_metadata <= blocks_12.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_13.io_prev_entry_in_subscript <= blocks_12.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_13.io_next_entry_in_existing <= blocks_14.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_13.io_next_entry_in_rank <= blocks_14.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_13.io_next_entry_in_metadata <= blocks_14.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_13.io_next_entry_in_subscript <= blocks_14.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_13.io_prev_cmp_in <= blocks_12.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_13.io_next_cmp_in <= blocks_14.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_14.clock <= clock
    blocks_14.reset <= reset
    blocks_14.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_14.io_prev_entry_in_existing <= blocks_13.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_14.io_prev_entry_in_rank <= blocks_13.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_14.io_prev_entry_in_metadata <= blocks_13.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_14.io_prev_entry_in_subscript <= blocks_13.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_14.io_next_entry_in_existing <= blocks_15.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_14.io_next_entry_in_rank <= blocks_15.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_14.io_next_entry_in_metadata <= blocks_15.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_14.io_next_entry_in_subscript <= blocks_15.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_14.io_prev_cmp_in <= blocks_13.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_14.io_next_cmp_in <= blocks_15.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_15.clock <= clock
    blocks_15.reset <= reset
    blocks_15.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_15.io_prev_entry_in_existing <= blocks_14.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_15.io_prev_entry_in_rank <= blocks_14.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_15.io_prev_entry_in_metadata <= blocks_14.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_15.io_prev_entry_in_subscript <= blocks_14.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_15.io_next_entry_in_existing <= blocks_16.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_15.io_next_entry_in_rank <= blocks_16.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_15.io_next_entry_in_metadata <= blocks_16.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_15.io_next_entry_in_subscript <= blocks_16.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_15.io_prev_cmp_in <= blocks_14.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_15.io_next_cmp_in <= blocks_16.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_16.clock <= clock
    blocks_16.reset <= reset
    blocks_16.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_16.io_prev_entry_in_existing <= blocks_15.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_16.io_prev_entry_in_rank <= blocks_15.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_16.io_prev_entry_in_metadata <= blocks_15.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_16.io_prev_entry_in_subscript <= blocks_15.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_16.io_next_entry_in_existing <= blocks_17.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_16.io_next_entry_in_rank <= blocks_17.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_16.io_next_entry_in_metadata <= blocks_17.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_16.io_next_entry_in_subscript <= blocks_17.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_16.io_prev_cmp_in <= blocks_15.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_16.io_next_cmp_in <= blocks_17.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_17.clock <= clock
    blocks_17.reset <= reset
    blocks_17.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_17.io_prev_entry_in_existing <= blocks_16.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_17.io_prev_entry_in_rank <= blocks_16.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_17.io_prev_entry_in_metadata <= blocks_16.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_17.io_prev_entry_in_subscript <= blocks_16.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_17.io_next_entry_in_existing <= blocks_18.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_17.io_next_entry_in_rank <= blocks_18.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_17.io_next_entry_in_metadata <= blocks_18.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_17.io_next_entry_in_subscript <= blocks_18.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_17.io_prev_cmp_in <= blocks_16.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_17.io_next_cmp_in <= blocks_18.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_18.clock <= clock
    blocks_18.reset <= reset
    blocks_18.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_18.io_prev_entry_in_existing <= blocks_17.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_18.io_prev_entry_in_rank <= blocks_17.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_18.io_prev_entry_in_metadata <= blocks_17.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_18.io_prev_entry_in_subscript <= blocks_17.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_18.io_next_entry_in_existing <= blocks_19.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_18.io_next_entry_in_rank <= blocks_19.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_18.io_next_entry_in_metadata <= blocks_19.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_18.io_next_entry_in_subscript <= blocks_19.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_18.io_prev_cmp_in <= blocks_17.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_18.io_next_cmp_in <= blocks_19.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_19.clock <= clock
    blocks_19.reset <= reset
    blocks_19.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_19.io_prev_entry_in_existing <= blocks_18.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_19.io_prev_entry_in_rank <= blocks_18.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_19.io_prev_entry_in_metadata <= blocks_18.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_19.io_prev_entry_in_subscript <= blocks_18.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_19.io_next_entry_in_existing <= blocks_20.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_19.io_next_entry_in_rank <= blocks_20.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_19.io_next_entry_in_metadata <= blocks_20.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_19.io_next_entry_in_subscript <= blocks_20.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_19.io_prev_cmp_in <= blocks_18.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_19.io_next_cmp_in <= blocks_20.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_20.clock <= clock
    blocks_20.reset <= reset
    blocks_20.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_20.io_prev_entry_in_existing <= blocks_19.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_20.io_prev_entry_in_rank <= blocks_19.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_20.io_prev_entry_in_metadata <= blocks_19.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_20.io_prev_entry_in_subscript <= blocks_19.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_20.io_next_entry_in_existing <= blocks_21.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_20.io_next_entry_in_rank <= blocks_21.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_20.io_next_entry_in_metadata <= blocks_21.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_20.io_next_entry_in_subscript <= blocks_21.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_20.io_prev_cmp_in <= blocks_19.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_20.io_next_cmp_in <= blocks_21.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_21.clock <= clock
    blocks_21.reset <= reset
    blocks_21.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_21.io_prev_entry_in_existing <= blocks_20.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_21.io_prev_entry_in_rank <= blocks_20.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_21.io_prev_entry_in_metadata <= blocks_20.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_21.io_prev_entry_in_subscript <= blocks_20.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_21.io_next_entry_in_existing <= blocks_22.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_21.io_next_entry_in_rank <= blocks_22.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_21.io_next_entry_in_metadata <= blocks_22.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_21.io_next_entry_in_subscript <= blocks_22.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_21.io_prev_cmp_in <= blocks_20.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_21.io_next_cmp_in <= blocks_22.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_22.clock <= clock
    blocks_22.reset <= reset
    blocks_22.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_22.io_prev_entry_in_existing <= blocks_21.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_22.io_prev_entry_in_rank <= blocks_21.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_22.io_prev_entry_in_metadata <= blocks_21.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_22.io_prev_entry_in_subscript <= blocks_21.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_22.io_next_entry_in_existing <= blocks_23.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_22.io_next_entry_in_rank <= blocks_23.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_22.io_next_entry_in_metadata <= blocks_23.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_22.io_next_entry_in_subscript <= blocks_23.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_22.io_prev_cmp_in <= blocks_21.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_22.io_next_cmp_in <= blocks_23.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_23.clock <= clock
    blocks_23.reset <= reset
    blocks_23.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_23.io_prev_entry_in_existing <= blocks_22.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_23.io_prev_entry_in_rank <= blocks_22.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_23.io_prev_entry_in_metadata <= blocks_22.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_23.io_prev_entry_in_subscript <= blocks_22.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_23.io_next_entry_in_existing <= blocks_24.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_23.io_next_entry_in_rank <= blocks_24.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_23.io_next_entry_in_metadata <= blocks_24.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_23.io_next_entry_in_subscript <= blocks_24.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_23.io_prev_cmp_in <= blocks_22.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_23.io_next_cmp_in <= blocks_24.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_24.clock <= clock
    blocks_24.reset <= reset
    blocks_24.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_24.io_prev_entry_in_existing <= blocks_23.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_24.io_prev_entry_in_rank <= blocks_23.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_24.io_prev_entry_in_metadata <= blocks_23.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_24.io_prev_entry_in_subscript <= blocks_23.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_24.io_next_entry_in_existing <= blocks_25.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_24.io_next_entry_in_rank <= blocks_25.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_24.io_next_entry_in_metadata <= blocks_25.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_24.io_next_entry_in_subscript <= blocks_25.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_24.io_prev_cmp_in <= blocks_23.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_24.io_next_cmp_in <= blocks_25.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_25.clock <= clock
    blocks_25.reset <= reset
    blocks_25.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_25.io_prev_entry_in_existing <= blocks_24.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_25.io_prev_entry_in_rank <= blocks_24.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_25.io_prev_entry_in_metadata <= blocks_24.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_25.io_prev_entry_in_subscript <= blocks_24.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_25.io_next_entry_in_existing <= blocks_26.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_25.io_next_entry_in_rank <= blocks_26.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_25.io_next_entry_in_metadata <= blocks_26.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_25.io_next_entry_in_subscript <= blocks_26.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_25.io_prev_cmp_in <= blocks_24.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_25.io_next_cmp_in <= blocks_26.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_26.clock <= clock
    blocks_26.reset <= reset
    blocks_26.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_26.io_prev_entry_in_existing <= blocks_25.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_26.io_prev_entry_in_rank <= blocks_25.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_26.io_prev_entry_in_metadata <= blocks_25.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_26.io_prev_entry_in_subscript <= blocks_25.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_26.io_next_entry_in_existing <= blocks_27.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_26.io_next_entry_in_rank <= blocks_27.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_26.io_next_entry_in_metadata <= blocks_27.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_26.io_next_entry_in_subscript <= blocks_27.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_26.io_prev_cmp_in <= blocks_25.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_26.io_next_cmp_in <= blocks_27.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_27.clock <= clock
    blocks_27.reset <= reset
    blocks_27.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_27.io_prev_entry_in_existing <= blocks_26.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_27.io_prev_entry_in_rank <= blocks_26.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_27.io_prev_entry_in_metadata <= blocks_26.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_27.io_prev_entry_in_subscript <= blocks_26.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_27.io_next_entry_in_existing <= blocks_28.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_27.io_next_entry_in_rank <= blocks_28.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_27.io_next_entry_in_metadata <= blocks_28.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_27.io_next_entry_in_subscript <= blocks_28.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_27.io_prev_cmp_in <= blocks_26.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_27.io_next_cmp_in <= blocks_28.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_28.clock <= clock
    blocks_28.reset <= reset
    blocks_28.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_28.io_prev_entry_in_existing <= blocks_27.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_28.io_prev_entry_in_rank <= blocks_27.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_28.io_prev_entry_in_metadata <= blocks_27.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_28.io_prev_entry_in_subscript <= blocks_27.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_28.io_next_entry_in_existing <= blocks_29.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_28.io_next_entry_in_rank <= blocks_29.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_28.io_next_entry_in_metadata <= blocks_29.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_28.io_next_entry_in_subscript <= blocks_29.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_28.io_prev_cmp_in <= blocks_27.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_28.io_next_cmp_in <= blocks_29.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_29.clock <= clock
    blocks_29.reset <= reset
    blocks_29.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_29.io_prev_entry_in_existing <= blocks_28.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_29.io_prev_entry_in_rank <= blocks_28.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_29.io_prev_entry_in_metadata <= blocks_28.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_29.io_prev_entry_in_subscript <= blocks_28.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_29.io_next_entry_in_existing <= blocks_30.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_29.io_next_entry_in_rank <= blocks_30.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_29.io_next_entry_in_metadata <= blocks_30.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_29.io_next_entry_in_subscript <= blocks_30.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_29.io_prev_cmp_in <= blocks_28.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_29.io_next_cmp_in <= blocks_30.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_30.clock <= clock
    blocks_30.reset <= reset
    blocks_30.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_30.io_prev_entry_in_existing <= blocks_29.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_30.io_prev_entry_in_rank <= blocks_29.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_30.io_prev_entry_in_metadata <= blocks_29.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_30.io_prev_entry_in_subscript <= blocks_29.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_30.io_next_entry_in_existing <= blocks_31.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_30.io_next_entry_in_rank <= blocks_31.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_30.io_next_entry_in_metadata <= blocks_31.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_30.io_next_entry_in_subscript <= blocks_31.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_30.io_prev_cmp_in <= blocks_29.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_30.io_next_cmp_in <= blocks_31.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_31.clock <= clock
    blocks_31.reset <= reset
    blocks_31.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_31.io_prev_entry_in_existing <= blocks_30.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_31.io_prev_entry_in_rank <= blocks_30.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_31.io_prev_entry_in_metadata <= blocks_30.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_31.io_prev_entry_in_subscript <= blocks_30.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_31.io_next_entry_in_existing <= blocks_32.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_31.io_next_entry_in_rank <= blocks_32.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_31.io_next_entry_in_metadata <= blocks_32.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_31.io_next_entry_in_subscript <= blocks_32.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_31.io_prev_cmp_in <= blocks_30.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_31.io_next_cmp_in <= blocks_32.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_32.clock <= clock
    blocks_32.reset <= reset
    blocks_32.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_32.io_prev_entry_in_existing <= blocks_31.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_32.io_prev_entry_in_rank <= blocks_31.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_32.io_prev_entry_in_metadata <= blocks_31.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_32.io_prev_entry_in_subscript <= blocks_31.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_32.io_next_entry_in_existing <= blocks_33.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_32.io_next_entry_in_rank <= blocks_33.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_32.io_next_entry_in_metadata <= blocks_33.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_32.io_next_entry_in_subscript <= blocks_33.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_32.io_prev_cmp_in <= blocks_31.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_32.io_next_cmp_in <= blocks_33.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_33.clock <= clock
    blocks_33.reset <= reset
    blocks_33.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_33.io_prev_entry_in_existing <= blocks_32.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_33.io_prev_entry_in_rank <= blocks_32.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_33.io_prev_entry_in_metadata <= blocks_32.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_33.io_prev_entry_in_subscript <= blocks_32.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_33.io_next_entry_in_existing <= blocks_34.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_33.io_next_entry_in_rank <= blocks_34.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_33.io_next_entry_in_metadata <= blocks_34.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_33.io_next_entry_in_subscript <= blocks_34.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_33.io_prev_cmp_in <= blocks_32.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_33.io_next_cmp_in <= blocks_34.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_34.clock <= clock
    blocks_34.reset <= reset
    blocks_34.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_34.io_prev_entry_in_existing <= blocks_33.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_34.io_prev_entry_in_rank <= blocks_33.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_34.io_prev_entry_in_metadata <= blocks_33.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_34.io_prev_entry_in_subscript <= blocks_33.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_34.io_next_entry_in_existing <= blocks_35.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_34.io_next_entry_in_rank <= blocks_35.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_34.io_next_entry_in_metadata <= blocks_35.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_34.io_next_entry_in_subscript <= blocks_35.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_34.io_prev_cmp_in <= blocks_33.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_34.io_next_cmp_in <= blocks_35.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_35.clock <= clock
    blocks_35.reset <= reset
    blocks_35.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_35.io_prev_entry_in_existing <= blocks_34.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_35.io_prev_entry_in_rank <= blocks_34.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_35.io_prev_entry_in_metadata <= blocks_34.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_35.io_prev_entry_in_subscript <= blocks_34.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_35.io_next_entry_in_existing <= blocks_36.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_35.io_next_entry_in_rank <= blocks_36.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_35.io_next_entry_in_metadata <= blocks_36.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_35.io_next_entry_in_subscript <= blocks_36.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_35.io_prev_cmp_in <= blocks_34.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_35.io_next_cmp_in <= blocks_36.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_36.clock <= clock
    blocks_36.reset <= reset
    blocks_36.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_36.io_prev_entry_in_existing <= blocks_35.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_36.io_prev_entry_in_rank <= blocks_35.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_36.io_prev_entry_in_metadata <= blocks_35.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_36.io_prev_entry_in_subscript <= blocks_35.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_36.io_next_entry_in_existing <= blocks_37.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_36.io_next_entry_in_rank <= blocks_37.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_36.io_next_entry_in_metadata <= blocks_37.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_36.io_next_entry_in_subscript <= blocks_37.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_36.io_prev_cmp_in <= blocks_35.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_36.io_next_cmp_in <= blocks_37.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_37.clock <= clock
    blocks_37.reset <= reset
    blocks_37.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_37.io_prev_entry_in_existing <= blocks_36.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_37.io_prev_entry_in_rank <= blocks_36.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_37.io_prev_entry_in_metadata <= blocks_36.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_37.io_prev_entry_in_subscript <= blocks_36.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_37.io_next_entry_in_existing <= blocks_38.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_37.io_next_entry_in_rank <= blocks_38.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_37.io_next_entry_in_metadata <= blocks_38.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_37.io_next_entry_in_subscript <= blocks_38.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_37.io_prev_cmp_in <= blocks_36.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_37.io_next_cmp_in <= blocks_38.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_38.clock <= clock
    blocks_38.reset <= reset
    blocks_38.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_38.io_prev_entry_in_existing <= blocks_37.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_38.io_prev_entry_in_rank <= blocks_37.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_38.io_prev_entry_in_metadata <= blocks_37.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_38.io_prev_entry_in_subscript <= blocks_37.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_38.io_next_entry_in_existing <= blocks_39.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_38.io_next_entry_in_rank <= blocks_39.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_38.io_next_entry_in_metadata <= blocks_39.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_38.io_next_entry_in_subscript <= blocks_39.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_38.io_prev_cmp_in <= blocks_37.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_38.io_next_cmp_in <= blocks_39.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_39.clock <= clock
    blocks_39.reset <= reset
    blocks_39.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_39.io_prev_entry_in_existing <= blocks_38.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_39.io_prev_entry_in_rank <= blocks_38.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_39.io_prev_entry_in_metadata <= blocks_38.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_39.io_prev_entry_in_subscript <= blocks_38.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_39.io_next_entry_in_existing <= blocks_40.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_39.io_next_entry_in_rank <= blocks_40.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_39.io_next_entry_in_metadata <= blocks_40.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_39.io_next_entry_in_subscript <= blocks_40.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_39.io_prev_cmp_in <= blocks_38.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_39.io_next_cmp_in <= blocks_40.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_40.clock <= clock
    blocks_40.reset <= reset
    blocks_40.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_40.io_prev_entry_in_existing <= blocks_39.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_40.io_prev_entry_in_rank <= blocks_39.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_40.io_prev_entry_in_metadata <= blocks_39.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_40.io_prev_entry_in_subscript <= blocks_39.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_40.io_next_entry_in_existing <= blocks_41.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_40.io_next_entry_in_rank <= blocks_41.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_40.io_next_entry_in_metadata <= blocks_41.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_40.io_next_entry_in_subscript <= blocks_41.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_40.io_prev_cmp_in <= blocks_39.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_40.io_next_cmp_in <= blocks_41.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_41.clock <= clock
    blocks_41.reset <= reset
    blocks_41.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_41.io_prev_entry_in_existing <= blocks_40.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_41.io_prev_entry_in_rank <= blocks_40.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_41.io_prev_entry_in_metadata <= blocks_40.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_41.io_prev_entry_in_subscript <= blocks_40.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_41.io_next_entry_in_existing <= blocks_42.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_41.io_next_entry_in_rank <= blocks_42.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_41.io_next_entry_in_metadata <= blocks_42.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_41.io_next_entry_in_subscript <= blocks_42.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_41.io_prev_cmp_in <= blocks_40.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_41.io_next_cmp_in <= blocks_42.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_42.clock <= clock
    blocks_42.reset <= reset
    blocks_42.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_42.io_prev_entry_in_existing <= blocks_41.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_42.io_prev_entry_in_rank <= blocks_41.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_42.io_prev_entry_in_metadata <= blocks_41.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_42.io_prev_entry_in_subscript <= blocks_41.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_42.io_next_entry_in_existing <= blocks_43.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_42.io_next_entry_in_rank <= blocks_43.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_42.io_next_entry_in_metadata <= blocks_43.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_42.io_next_entry_in_subscript <= blocks_43.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_42.io_prev_cmp_in <= blocks_41.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_42.io_next_cmp_in <= blocks_43.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_43.clock <= clock
    blocks_43.reset <= reset
    blocks_43.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_43.io_prev_entry_in_existing <= blocks_42.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_43.io_prev_entry_in_rank <= blocks_42.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_43.io_prev_entry_in_metadata <= blocks_42.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_43.io_prev_entry_in_subscript <= blocks_42.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_43.io_next_entry_in_existing <= blocks_44.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_43.io_next_entry_in_rank <= blocks_44.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_43.io_next_entry_in_metadata <= blocks_44.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_43.io_next_entry_in_subscript <= blocks_44.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_43.io_prev_cmp_in <= blocks_42.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_43.io_next_cmp_in <= blocks_44.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_44.clock <= clock
    blocks_44.reset <= reset
    blocks_44.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_44.io_prev_entry_in_existing <= blocks_43.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_44.io_prev_entry_in_rank <= blocks_43.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_44.io_prev_entry_in_metadata <= blocks_43.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_44.io_prev_entry_in_subscript <= blocks_43.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_44.io_next_entry_in_existing <= blocks_45.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_44.io_next_entry_in_rank <= blocks_45.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_44.io_next_entry_in_metadata <= blocks_45.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_44.io_next_entry_in_subscript <= blocks_45.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_44.io_prev_cmp_in <= blocks_43.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_44.io_next_cmp_in <= blocks_45.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_45.clock <= clock
    blocks_45.reset <= reset
    blocks_45.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_45.io_prev_entry_in_existing <= blocks_44.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_45.io_prev_entry_in_rank <= blocks_44.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_45.io_prev_entry_in_metadata <= blocks_44.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_45.io_prev_entry_in_subscript <= blocks_44.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_45.io_next_entry_in_existing <= blocks_46.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_45.io_next_entry_in_rank <= blocks_46.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_45.io_next_entry_in_metadata <= blocks_46.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_45.io_next_entry_in_subscript <= blocks_46.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_45.io_prev_cmp_in <= blocks_44.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_45.io_next_cmp_in <= blocks_46.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_46.clock <= clock
    blocks_46.reset <= reset
    blocks_46.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_46.io_prev_entry_in_existing <= blocks_45.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_46.io_prev_entry_in_rank <= blocks_45.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_46.io_prev_entry_in_metadata <= blocks_45.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_46.io_prev_entry_in_subscript <= blocks_45.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_46.io_next_entry_in_existing <= blocks_47.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_46.io_next_entry_in_rank <= blocks_47.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_46.io_next_entry_in_metadata <= blocks_47.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_46.io_next_entry_in_subscript <= blocks_47.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_46.io_prev_cmp_in <= blocks_45.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_46.io_next_cmp_in <= blocks_47.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_47.clock <= clock
    blocks_47.reset <= reset
    blocks_47.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_47.io_prev_entry_in_existing <= blocks_46.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_47.io_prev_entry_in_rank <= blocks_46.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_47.io_prev_entry_in_metadata <= blocks_46.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_47.io_prev_entry_in_subscript <= blocks_46.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_47.io_next_entry_in_existing <= blocks_48.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_47.io_next_entry_in_rank <= blocks_48.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_47.io_next_entry_in_metadata <= blocks_48.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_47.io_next_entry_in_subscript <= blocks_48.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_47.io_prev_cmp_in <= blocks_46.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_47.io_next_cmp_in <= blocks_48.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_48.clock <= clock
    blocks_48.reset <= reset
    blocks_48.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_48.io_prev_entry_in_existing <= blocks_47.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_48.io_prev_entry_in_rank <= blocks_47.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_48.io_prev_entry_in_metadata <= blocks_47.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_48.io_prev_entry_in_subscript <= blocks_47.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_48.io_next_entry_in_existing <= blocks_49.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_48.io_next_entry_in_rank <= blocks_49.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_48.io_next_entry_in_metadata <= blocks_49.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_48.io_next_entry_in_subscript <= blocks_49.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_48.io_prev_cmp_in <= blocks_47.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_48.io_next_cmp_in <= blocks_49.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_49.clock <= clock
    blocks_49.reset <= reset
    blocks_49.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_49.io_prev_entry_in_existing <= blocks_48.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_49.io_prev_entry_in_rank <= blocks_48.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_49.io_prev_entry_in_metadata <= blocks_48.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_49.io_prev_entry_in_subscript <= blocks_48.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_49.io_next_entry_in_existing <= blocks_50.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_49.io_next_entry_in_rank <= blocks_50.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_49.io_next_entry_in_metadata <= blocks_50.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_49.io_next_entry_in_subscript <= blocks_50.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_49.io_prev_cmp_in <= blocks_48.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_49.io_next_cmp_in <= blocks_50.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_50.clock <= clock
    blocks_50.reset <= reset
    blocks_50.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_50.io_prev_entry_in_existing <= blocks_49.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_50.io_prev_entry_in_rank <= blocks_49.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_50.io_prev_entry_in_metadata <= blocks_49.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_50.io_prev_entry_in_subscript <= blocks_49.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_50.io_next_entry_in_existing <= blocks_51.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_50.io_next_entry_in_rank <= blocks_51.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_50.io_next_entry_in_metadata <= blocks_51.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_50.io_next_entry_in_subscript <= blocks_51.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_50.io_prev_cmp_in <= blocks_49.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_50.io_next_cmp_in <= blocks_51.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_51.clock <= clock
    blocks_51.reset <= reset
    blocks_51.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_51.io_prev_entry_in_existing <= blocks_50.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_51.io_prev_entry_in_rank <= blocks_50.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_51.io_prev_entry_in_metadata <= blocks_50.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_51.io_prev_entry_in_subscript <= blocks_50.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_51.io_next_entry_in_existing <= blocks_52.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_51.io_next_entry_in_rank <= blocks_52.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_51.io_next_entry_in_metadata <= blocks_52.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_51.io_next_entry_in_subscript <= blocks_52.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_51.io_prev_cmp_in <= blocks_50.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_51.io_next_cmp_in <= blocks_52.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_52.clock <= clock
    blocks_52.reset <= reset
    blocks_52.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_52.io_prev_entry_in_existing <= blocks_51.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_52.io_prev_entry_in_rank <= blocks_51.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_52.io_prev_entry_in_metadata <= blocks_51.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_52.io_prev_entry_in_subscript <= blocks_51.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_52.io_next_entry_in_existing <= blocks_53.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_52.io_next_entry_in_rank <= blocks_53.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_52.io_next_entry_in_metadata <= blocks_53.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_52.io_next_entry_in_subscript <= blocks_53.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_52.io_prev_cmp_in <= blocks_51.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_52.io_next_cmp_in <= blocks_53.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_53.clock <= clock
    blocks_53.reset <= reset
    blocks_53.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_53.io_prev_entry_in_existing <= blocks_52.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_53.io_prev_entry_in_rank <= blocks_52.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_53.io_prev_entry_in_metadata <= blocks_52.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_53.io_prev_entry_in_subscript <= blocks_52.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_53.io_next_entry_in_existing <= blocks_54.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_53.io_next_entry_in_rank <= blocks_54.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_53.io_next_entry_in_metadata <= blocks_54.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_53.io_next_entry_in_subscript <= blocks_54.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_53.io_prev_cmp_in <= blocks_52.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_53.io_next_cmp_in <= blocks_54.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_54.clock <= clock
    blocks_54.reset <= reset
    blocks_54.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_54.io_prev_entry_in_existing <= blocks_53.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_54.io_prev_entry_in_rank <= blocks_53.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_54.io_prev_entry_in_metadata <= blocks_53.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_54.io_prev_entry_in_subscript <= blocks_53.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_54.io_next_entry_in_existing <= blocks_55.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_54.io_next_entry_in_rank <= blocks_55.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_54.io_next_entry_in_metadata <= blocks_55.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_54.io_next_entry_in_subscript <= blocks_55.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_54.io_prev_cmp_in <= blocks_53.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_54.io_next_cmp_in <= blocks_55.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_55.clock <= clock
    blocks_55.reset <= reset
    blocks_55.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_55.io_prev_entry_in_existing <= blocks_54.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_55.io_prev_entry_in_rank <= blocks_54.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_55.io_prev_entry_in_metadata <= blocks_54.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_55.io_prev_entry_in_subscript <= blocks_54.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_55.io_next_entry_in_existing <= blocks_56.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_55.io_next_entry_in_rank <= blocks_56.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_55.io_next_entry_in_metadata <= blocks_56.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_55.io_next_entry_in_subscript <= blocks_56.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_55.io_prev_cmp_in <= blocks_54.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_55.io_next_cmp_in <= blocks_56.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_56.clock <= clock
    blocks_56.reset <= reset
    blocks_56.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_56.io_prev_entry_in_existing <= blocks_55.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_56.io_prev_entry_in_rank <= blocks_55.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_56.io_prev_entry_in_metadata <= blocks_55.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_56.io_prev_entry_in_subscript <= blocks_55.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_56.io_next_entry_in_existing <= blocks_57.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_56.io_next_entry_in_rank <= blocks_57.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_56.io_next_entry_in_metadata <= blocks_57.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_56.io_next_entry_in_subscript <= blocks_57.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_56.io_prev_cmp_in <= blocks_55.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_56.io_next_cmp_in <= blocks_57.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_57.clock <= clock
    blocks_57.reset <= reset
    blocks_57.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_57.io_prev_entry_in_existing <= blocks_56.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_57.io_prev_entry_in_rank <= blocks_56.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_57.io_prev_entry_in_metadata <= blocks_56.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_57.io_prev_entry_in_subscript <= blocks_56.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_57.io_next_entry_in_existing <= blocks_58.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_57.io_next_entry_in_rank <= blocks_58.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_57.io_next_entry_in_metadata <= blocks_58.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_57.io_next_entry_in_subscript <= blocks_58.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_57.io_prev_cmp_in <= blocks_56.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_57.io_next_cmp_in <= blocks_58.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_58.clock <= clock
    blocks_58.reset <= reset
    blocks_58.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_58.io_prev_entry_in_existing <= blocks_57.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_58.io_prev_entry_in_rank <= blocks_57.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_58.io_prev_entry_in_metadata <= blocks_57.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_58.io_prev_entry_in_subscript <= blocks_57.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_58.io_next_entry_in_existing <= blocks_59.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_58.io_next_entry_in_rank <= blocks_59.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_58.io_next_entry_in_metadata <= blocks_59.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_58.io_next_entry_in_subscript <= blocks_59.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_58.io_prev_cmp_in <= blocks_57.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_58.io_next_cmp_in <= blocks_59.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_59.clock <= clock
    blocks_59.reset <= reset
    blocks_59.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_59.io_prev_entry_in_existing <= blocks_58.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_59.io_prev_entry_in_rank <= blocks_58.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_59.io_prev_entry_in_metadata <= blocks_58.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_59.io_prev_entry_in_subscript <= blocks_58.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_59.io_next_entry_in_existing <= blocks_60.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_59.io_next_entry_in_rank <= blocks_60.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_59.io_next_entry_in_metadata <= blocks_60.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_59.io_next_entry_in_subscript <= blocks_60.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_59.io_prev_cmp_in <= blocks_58.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_59.io_next_cmp_in <= blocks_60.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_60.clock <= clock
    blocks_60.reset <= reset
    blocks_60.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_60.io_prev_entry_in_existing <= blocks_59.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_60.io_prev_entry_in_rank <= blocks_59.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_60.io_prev_entry_in_metadata <= blocks_59.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_60.io_prev_entry_in_subscript <= blocks_59.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_60.io_next_entry_in_existing <= blocks_61.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_60.io_next_entry_in_rank <= blocks_61.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_60.io_next_entry_in_metadata <= blocks_61.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_60.io_next_entry_in_subscript <= blocks_61.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_60.io_prev_cmp_in <= blocks_59.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_60.io_next_cmp_in <= blocks_61.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_61.clock <= clock
    blocks_61.reset <= reset
    blocks_61.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_61.io_prev_entry_in_existing <= blocks_60.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_61.io_prev_entry_in_rank <= blocks_60.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_61.io_prev_entry_in_metadata <= blocks_60.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_61.io_prev_entry_in_subscript <= blocks_60.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_61.io_next_entry_in_existing <= blocks_62.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_61.io_next_entry_in_rank <= blocks_62.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_61.io_next_entry_in_metadata <= blocks_62.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_61.io_next_entry_in_subscript <= blocks_62.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_61.io_prev_cmp_in <= blocks_60.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_61.io_next_cmp_in <= blocks_62.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_62.clock <= clock
    blocks_62.reset <= reset
    blocks_62.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_62.io_prev_entry_in_existing <= blocks_61.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_62.io_prev_entry_in_rank <= blocks_61.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_62.io_prev_entry_in_metadata <= blocks_61.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_62.io_prev_entry_in_subscript <= blocks_61.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_62.io_next_entry_in_existing <= blocks_63.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_62.io_next_entry_in_rank <= blocks_63.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_62.io_next_entry_in_metadata <= blocks_63.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_62.io_next_entry_in_subscript <= blocks_63.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 66:27]
    blocks_62.io_prev_cmp_in <= blocks_61.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_62.io_next_cmp_in <= blocks_63.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 67:27]
    blocks_63.clock <= clock
    blocks_63.reset <= reset
    blocks_63.io_op_in_push <= io_op_in_push @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_pop <= io_op_in_pop @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_replace <= io_op_in_replace @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_entry_in_existing <= io_op_in_entry_in_existing @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_entry_in_rank <= io_op_in_entry_in_rank @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_entry_in_metadata <= io_op_in_entry_in_metadata @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_op_in_entry_in_subscript <= io_op_in_entry_in_subscript @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 15:20]
    blocks_63.io_prev_entry_in_existing <= blocks_62.io_entry_out_existing @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_63.io_prev_entry_in_rank <= blocks_62.io_entry_out_rank @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_63.io_prev_entry_in_metadata <= blocks_62.io_entry_out_metadata @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_63.io_prev_entry_in_subscript <= blocks_62.io_entry_out_subscript @[src/main/scala/fpga/shiftregister/Block.scala 64:27]
    blocks_63.io_next_entry_in_existing is invalid
    blocks_63.io_next_entry_in_rank is invalid
    blocks_63.io_next_entry_in_metadata is invalid
    blocks_63.io_next_entry_in_subscript is invalid
    blocks_63.io_prev_cmp_in <= blocks_62.io_cmp_out @[src/main/scala/fpga/shiftregister/Block.scala 65:27]
    blocks_63.io_next_cmp_in <= UInt<1>("h1") @[src/main/scala/fpga/shiftregister/ShiftRegister.scala 33:30]
