
*** Running vivado
    with args -log dds_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_test.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dds_test.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 342.270 ; gain = 131.828
INFO: [Synth 8-638] synthesizing module 'dds_test' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/dds_test/synth/dds_test.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dds_test' (9#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/dds_test/synth/dds_test.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 520.262 ; gain = 309.820
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 520.262 ; gain = 309.820
INFO: [Device 21-403] Loading part xc7k325tfbg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 741.844 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     4|
|2     |LUT1       |    16|
|3     |LUT2       |    40|
|4     |LUT3       |    17|
|5     |LUT4       |     7|
|6     |LUT5       |     7|
|7     |LUT6       |    12|
|8     |RAMB18E1   |     1|
|9     |RAMB36E1   |     1|
|10    |RAMB36E1_1 |     1|
|11    |RAMB36E1_2 |     1|
|12    |RAMB36E1_3 |     1|
|13    |RAMB36E1_4 |     1|
|14    |RAMB36E1_5 |     1|
|15    |RAMB36E1_6 |     1|
|16    |SRL16E     |    19|
|17    |FDRE       |   184|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 741.844 ; gain = 531.402
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 741.844 ; gain = 478.867
