Protel Design System Design Rule Check
PCB File : C:\Users\onurk\OneDrive\Belgeler\Altium\Projects\Ders1\PCB1.PcbDoc
Date     : 9/3/2022
Time     : 2:08:30 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.229mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=1.778mm) (Preferred=0.279mm) (All)
Rule Violations :0

Processing Rule : SMD Entry (Side = Allowed) (Corner = Allowed) (Any Angle = Allowed) (Ignore First Corner = Allowed)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.381mm) (Conductor Width=0.381mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.127mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-1(49.8mm,41.95mm) on Top Layer And Pad U5-2(49.8mm,41.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-1(49.8mm,41.95mm) on Top Layer And Pad U5-2(49.8mm,41.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-10(49.8mm,37.45mm) on Top Layer And Pad U5-11(49.8mm,36.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-10(49.8mm,37.45mm) on Top Layer And Pad U5-9(49.8mm,37.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-13(51.3mm,34.95mm) on Top Layer And Pad U5-14(51.8mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-14(51.8mm,34.95mm) on Top Layer And Pad U5-15(52.3mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-15(52.3mm,34.95mm) on Top Layer And Pad U5-16(52.8mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-16(52.8mm,34.95mm) on Top Layer And Pad U5-17(53.3mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-17(53.3mm,34.95mm) on Top Layer And Pad U5-18(53.8mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-21(55.3mm,34.95mm) on Top Layer And Pad U5-22(55.8mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-22(55.8mm,34.95mm) on Top Layer And Pad U5-23(56.3mm,34.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-25(58.3mm,36.45mm) on Top Layer And Pad U5-26(58.3mm,36.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-26(58.3mm,36.95mm) on Top Layer And Pad U5-27(58.3mm,37.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-27(58.3mm,37.45mm) on Top Layer And Pad U5-28(58.3mm,37.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-29(58.3mm,38.45mm) on Top Layer And Pad U5-30(58.3mm,38.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-3(49.8mm,40.95mm) on Top Layer And Pad U5-4(49.8mm,40.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-30(58.3mm,38.95mm) on Top Layer And Pad U5-31(58.3mm,39.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-32(58.3mm,39.95mm) on Top Layer And Pad U5-33(58.3mm,40.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-33(58.3mm,40.45mm) on Top Layer And Pad U5-34(58.3mm,40.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-35(58.3mm,41.45mm) on Top Layer And Pad U5-36(58.3mm,41.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-37(56.8mm,43.45mm) on Top Layer And Pad U5-38(56.3mm,43.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-39(55.8mm,43.45mm) on Top Layer And Pad U5-40(55.3mm,43.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-4(49.8mm,40.45mm) on Top Layer And Pad U5-5(49.8mm,39.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-40(55.3mm,43.45mm) on Top Layer And Pad U5-41(54.8mm,43.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-43(53.8mm,43.45mm) on Top Layer And Pad U5-44(53.3mm,43.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-44(53.3mm,43.45mm) on Top Layer And Pad U5-45(52.8mm,43.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-6(49.8mm,39.45mm) on Top Layer And Pad U5-7(49.8mm,38.95mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.127mm) Between Pad U5-7(49.8mm,38.95mm) on Top Layer And Pad U5-8(49.8mm,38.45mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(13.75mm,12.597mm) on Top Layer And Pad U7-39(13.75mm,13.515mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(13.75mm,12.597mm) on Top Layer And Pad U7-39(14.667mm,12.597mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(13.75mm,13.515mm) on Multi-Layer And Pad U7-39(13.75mm,14.432mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(13.75mm,14.432mm) on Top Layer And Pad U7-39(14.667mm,14.432mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(14.667mm,12.597mm) on Multi-Layer And Pad U7-39(15.585mm,12.597mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(14.667mm,14.432mm) on Multi-Layer And Pad U7-39(15.585mm,14.432mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(15.585mm,12.597mm) on Top Layer And Pad U7-39(15.585mm,13.515mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(15.585mm,13.515mm) on Multi-Layer And Pad U7-39(15.585mm,14.432mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(15.585mm,14.432mm) on Top Layer And Pad U7-39(15.585mm,15.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(15.585mm,14.432mm) on Top Layer And Pad U7-39(16.502mm,14.432mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(15.585mm,15.35mm) on Multi-Layer And Pad U7-39(15.585mm,16.267mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(15.585mm,16.267mm) on Top Layer And Pad U7-39(16.502mm,16.267mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(16.502mm,14.432mm) on Multi-Layer And Pad U7-39(17.42mm,14.432mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(16.502mm,16.267mm) on Multi-Layer And Pad U7-39(17.42mm,16.267mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U7-39(17.42mm,14.432mm) on Top Layer And Pad U7-39(17.42mm,15.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U7-39(17.42mm,15.35mm) on Multi-Layer And Pad U7-39(17.42mm,16.267mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
Rule Violations :44

Processing Rule : Silk To Solder Mask (Clearance=0.127mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (42.787mm,42.65mm)(44.113mm,42.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (42.787mm,43.65mm)(44.113mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (44.113mm,42.65mm)(44.85mm,42.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (44.113mm,43.65mm)(44.85mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (44.85mm,42.65mm)(44.85mm,42.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (44.85mm,42.906mm)(44.85mm,43.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-1(44.25mm,43.15mm) on Top Layer And Track (44.85mm,43.394mm)(44.85mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.05mm,42.65mm)(42.05mm,42.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.05mm,42.65mm)(42.787mm,42.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.05mm,42.906mm)(42.05mm,43.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.05mm,43.394mm)(42.05mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.05mm,43.65mm)(42.787mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.787mm,42.65mm)(44.113mm,42.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(42.65mm,43.15mm) on Top Layer And Track (42.787mm,43.65mm)(44.113mm,43.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (42.537mm,33.45mm)(43.863mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (42.537mm,34.45mm)(43.863mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (43.863mm,33.45mm)(44.6mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (43.863mm,34.45mm)(44.6mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (44.6mm,33.45mm)(44.6mm,33.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (44.6mm,33.706mm)(44.6mm,34.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-1(44mm,33.95mm) on Top Layer And Track (44.6mm,34.194mm)(44.6mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (41.8mm,33.45mm)(41.8mm,33.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (41.8mm,33.45mm)(42.537mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (41.8mm,33.706mm)(41.8mm,34.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (41.8mm,34.194mm)(41.8mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (41.8mm,34.45mm)(42.537mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (42.537mm,33.45mm)(43.863mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C20-2(42.4mm,33.95mm) on Top Layer And Track (42.537mm,34.45mm)(43.863mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (48.55mm,44.55mm)(48.55mm,44.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (48.55mm,44.55mm)(49.287mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (48.55mm,44.806mm)(48.55mm,45.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (48.55mm,45.294mm)(48.55mm,45.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (48.55mm,45.55mm)(49.287mm,45.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (49.287mm,44.55mm)(50.612mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C25-1(49.15mm,45.05mm) on Top Layer And Track (49.287mm,45.55mm)(50.612mm,45.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (59.3mm,41.45mm)(59.3mm,41.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (59.3mm,41.45mm)(60.037mm,41.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (59.3mm,41.706mm)(59.3mm,42.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (59.3mm,42.194mm)(59.3mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (59.3mm,42.45mm)(60.037mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (60.037mm,41.45mm)(61.363mm,41.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C26-2(59.9mm,41.95mm) on Top Layer And Track (60.037mm,42.45mm)(61.363mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (47.45mm,34.15mm)(47.45mm,34.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (47.45mm,34.15mm)(47.706mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (47.45mm,34.887mm)(47.45mm,36.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (47.706mm,34.15mm)(48.194mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (48.194mm,34.15mm)(48.45mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (48.45mm,34.15mm)(48.45mm,34.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-1(47.95mm,34.75mm) on Top Layer And Track (48.45mm,34.887mm)(48.45mm,36.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (47.45mm,34.887mm)(47.45mm,36.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (47.45mm,36.213mm)(47.45mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (47.45mm,36.95mm)(47.706mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (47.706mm,36.95mm)(48.194mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (48.194mm,36.95mm)(48.45mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (48.45mm,34.887mm)(48.45mm,36.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C28-2(47.95mm,36.35mm) on Top Layer And Track (48.45mm,36.213mm)(48.45mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (83.9mm,20.1mm)(83.9mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (83.9mm,20.1mm)(84.156mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (83.9mm,20.837mm)(83.9mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (84.156mm,20.1mm)(84.644mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (84.644mm,20.1mm)(84.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (84.9mm,20.1mm)(84.9mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-1(84.4mm,20.7mm) on Bottom Layer And Track (84.9mm,20.837mm)(84.9mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (83.9mm,20.837mm)(83.9mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (83.9mm,22.162mm)(83.9mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (83.9mm,22.9mm)(84.156mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (84.156mm,22.9mm)(84.644mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (84.644mm,22.9mm)(84.9mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (84.9mm,20.837mm)(84.9mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C35-2(84.4mm,22.3mm) on Bottom Layer And Track (84.9mm,22.162mm)(84.9mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad C36-1(88.8mm,19.4mm) on Bottom Layer And Track (88mm,19.95mm)(88mm,21.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad C36-1(88.8mm,19.4mm) on Bottom Layer And Track (89.6mm,19.95mm)(89.6mm,21.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad C36-2(88.8mm,22.3mm) on Bottom Layer And Track (88mm,19.95mm)(88mm,21.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad C36-2(88.8mm,22.3mm) on Bottom Layer And Track (89.6mm,19.95mm)(89.6mm,21.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (73.65mm,20.687mm)(73.65mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (73.65mm,22.013mm)(73.65mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (73.65mm,22.75mm)(73.906mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (73.906mm,22.75mm)(74.394mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (74.394mm,22.75mm)(74.65mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (74.65mm,20.687mm)(74.65mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-1(74.15mm,22.15mm) on Bottom Layer And Track (74.65mm,22.013mm)(74.65mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (73.65mm,19.95mm)(73.65mm,20.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (73.65mm,19.95mm)(73.906mm,19.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (73.65mm,20.687mm)(73.65mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (73.906mm,19.95mm)(74.394mm,19.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (74.394mm,19.95mm)(74.65mm,19.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (74.65mm,19.95mm)(74.65mm,20.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C37-2(74.15mm,20.55mm) on Bottom Layer And Track (74.65mm,20.687mm)(74.65mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (85.95mm,17.788mm)(85.95mm,19.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (85.95mm,19.113mm)(85.95mm,19.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (85.95mm,19.85mm)(86.206mm,19.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (86.206mm,19.85mm)(86.694mm,19.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (86.694mm,19.85mm)(86.95mm,19.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (86.95mm,17.788mm)(86.95mm,19.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-1(86.45mm,19.25mm) on Bottom Layer And Track (86.95mm,19.113mm)(86.95mm,19.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (85.95mm,17.05mm)(85.95mm,17.788mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (85.95mm,17.05mm)(86.206mm,17.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (85.95mm,17.788mm)(85.95mm,19.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (86.206mm,17.05mm)(86.694mm,17.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (86.694mm,17.05mm)(86.95mm,17.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (86.95mm,17.05mm)(86.95mm,17.788mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C38-2(86.45mm,17.65mm) on Bottom Layer And Track (86.95mm,17.788mm)(86.95mm,19.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (86.15mm,1.35mm)(86.15mm,2.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (86.15mm,1.35mm)(86.406mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (86.15mm,2.087mm)(86.15mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (86.406mm,1.35mm)(86.894mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (86.894mm,1.35mm)(87.15mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (87.15mm,1.35mm)(87.15mm,2.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C45-2(86.65mm,1.95mm) on Bottom Layer And Track (87.15mm,2.087mm)(87.15mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad C5-2(20.9mm,41.35mm) on Top Layer And Track (20mm,37.85mm)(20mm,40.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad C5-2(20.9mm,41.35mm) on Top Layer And Track (20mm,42.55mm)(20mm,44.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.127mm) Between Pad D4-1(17.84mm,29.15mm) on Top Layer And Track (17.25mm,27.25mm)(17.25mm,27.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.127mm) Between Pad D4-1(17.84mm,29.15mm) on Top Layer And Track (17.25mm,30.65mm)(17.25mm,31.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.127mm) Between Pad D4-2(22.26mm,29.15mm) on Top Layer And Track (22.85mm,27.25mm)(22.85mm,27.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.127mm) Between Pad D4-2(22.26mm,29.15mm) on Top Layer And Track (22.85mm,30.65mm)(22.85mm,31.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad F1-1(23.8mm,52.052mm) on Top Layer And Track (21.1mm,51.25mm)(22.9mm,51.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad F1-1(23.8mm,52.052mm) on Top Layer And Track (21.1mm,52.85mm)(22.9mm,52.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad F1-2(20.2mm,52.048mm) on Top Layer And Track (21.1mm,51.25mm)(22.9mm,51.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad F1-2(20.2mm,52.048mm) on Top Layer And Track (21.1mm,52.85mm)(22.9mm,52.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad J5-1(15.975mm,44.8mm) on Top Layer And Track (17.55mm,37.75mm)(17.55mm,42.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad J5-1(15.975mm,44.8mm) on Top Layer And Track (17.5mm,46.65mm)(17.5mm,53.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad J5-2(7.025mm,51.9mm) on Top Layer And Track (10.3mm,53.15mm)(17.5mm,53.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad J5-3(7.025mm,39mm) on Top Layer And Track (10.3mm,37.75mm)(17.55mm,37.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.127mm) Between Pad J6-5(59.45mm,57.08mm) on Top Layer And Track (58.6mm,57.95mm)(58.6mm,58.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q2-3(62.068mm,62.427mm) on Top Layer And Text "Q2" (63.1mm,62.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q2-3(62.068mm,62.427mm) on Top Layer And Track (61.873mm,60.977mm)(61.873mm,61.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q2-3(62.068mm,62.427mm) on Top Layer And Track (61.873mm,63.027mm)(61.873mm,63.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q4-3(12.555mm,3.8mm) on Top Layer And Track (12.75mm,2.35mm)(12.75mm,3.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q4-3(12.555mm,3.8mm) on Top Layer And Track (12.75mm,4.4mm)(12.75mm,5.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (60.8mm,36.95mm)(60.8mm,37.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (60.8mm,36.95mm)(61.537mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (60.8mm,37.206mm)(60.8mm,37.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (60.8mm,37.694mm)(60.8mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (60.8mm,37.95mm)(61.537mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (61.537mm,36.95mm)(62.863mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(61.4mm,37.45mm) on Top Layer And Track (61.537mm,37.95mm)(62.863mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (61.537mm,36.95mm)(62.863mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (61.537mm,37.95mm)(62.863mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (62.863mm,36.95mm)(63.6mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (62.863mm,37.95mm)(63.6mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (63.6mm,36.95mm)(63.6mm,37.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (63.6mm,37.206mm)(63.6mm,37.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-2(63mm,37.45mm) on Top Layer And Track (63.6mm,37.694mm)(63.6mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (52.1mm,28.587mm)(52.1mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (52.1mm,29.912mm)(52.1mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (52.1mm,30.65mm)(52.356mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (52.356mm,30.65mm)(52.844mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (52.844mm,30.65mm)(53.1mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (53.1mm,28.587mm)(53.1mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(52.6mm,30.05mm) on Top Layer And Track (53.1mm,29.912mm)(53.1mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Text "R14" (51.75mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (50.8mm,27.85mm)(50.8mm,28.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (50.8mm,27.85mm)(51.056mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (50.8mm,28.587mm)(50.8mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (51.056mm,27.85mm)(51.544mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (51.544mm,27.85mm)(51.8mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (51.8mm,27.85mm)(51.8mm,28.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(51.3mm,28.45mm) on Top Layer And Track (51.8mm,28.587mm)(51.8mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (50.8mm,28.587mm)(50.8mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (50.8mm,29.912mm)(50.8mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (50.8mm,30.65mm)(51.056mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (51.056mm,30.65mm)(51.544mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (51.544mm,30.65mm)(51.8mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (51.8mm,28.587mm)(51.8mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(51.3mm,30.05mm) on Top Layer And Track (51.8mm,29.912mm)(51.8mm,30.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (63.8mm,20.6mm)(63.8mm,20.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (63.8mm,20.6mm)(64.537mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (63.8mm,20.856mm)(63.8mm,21.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (63.8mm,21.344mm)(63.8mm,21.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (63.8mm,21.6mm)(64.537mm,21.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (64.537mm,20.6mm)(65.862mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(64.4mm,21.1mm) on Top Layer And Track (64.537mm,21.6mm)(65.862mm,21.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (14.5mm,29.488mm)(14.5mm,30.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (14.5mm,30.813mm)(14.5mm,31.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (14.5mm,31.55mm)(14.756mm,31.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (14.756mm,31.55mm)(15.244mm,31.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (15.244mm,31.55mm)(15.5mm,31.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (15.5mm,29.488mm)(15.5mm,30.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15mm,30.95mm) on Top Layer And Track (15.5mm,30.813mm)(15.5mm,31.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (51.296mm,22.615mm)(51.296mm,23.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (51.296mm,22.615mm)(51.552mm,22.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (51.296mm,23.353mm)(51.296mm,24.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (51.552mm,22.615mm)(52.039mm,22.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (52.039mm,22.615mm)(52.296mm,22.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (52.296mm,22.615mm)(52.296mm,23.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(51.796mm,23.215mm) on Top Layer And Track (52.296mm,23.353mm)(52.296mm,24.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (51.296mm,23.353mm)(51.296mm,24.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (51.296mm,24.678mm)(51.296mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (51.296mm,25.415mm)(51.552mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (51.552mm,25.415mm)(52.039mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (52.039mm,25.415mm)(52.296mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (52.296mm,23.353mm)(52.296mm,24.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(51.796mm,24.815mm) on Top Layer And Track (52.296mm,24.678mm)(52.296mm,25.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (51.3mm,20.488mm)(51.3mm,21.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (51.3mm,21.813mm)(51.3mm,22.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (51.3mm,22.55mm)(51.556mm,22.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (51.556mm,22.55mm)(52.044mm,22.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (52.044mm,22.55mm)(52.3mm,22.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (52.3mm,20.488mm)(52.3mm,21.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(51.8mm,21.95mm) on Top Layer And Track (52.3mm,21.813mm)(52.3mm,22.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (51.3mm,19.75mm)(51.3mm,20.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (51.3mm,19.75mm)(51.556mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (51.3mm,20.488mm)(51.3mm,21.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (51.556mm,19.75mm)(52.044mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (52.044mm,19.75mm)(52.3mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (52.3mm,19.75mm)(52.3mm,20.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(51.8mm,20.35mm) on Top Layer And Track (52.3mm,20.488mm)(52.3mm,21.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (10.6mm,2.525mm)(10.6mm,3.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (10.6mm,2.525mm)(10.856mm,2.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (10.6mm,3.263mm)(10.6mm,4.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (10.856mm,2.525mm)(11.344mm,2.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (11.344mm,2.525mm)(11.6mm,2.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (11.6mm,2.525mm)(11.6mm,3.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(11.1mm,3.125mm) on Top Layer And Track (11.6mm,3.263mm)(11.6mm,4.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (10.6mm,3.263mm)(10.6mm,4.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (10.6mm,4.588mm)(10.6mm,5.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (10.6mm,5.325mm)(10.856mm,5.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (10.856mm,5.325mm)(11.344mm,5.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (11.344mm,5.325mm)(11.6mm,5.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (11.6mm,3.263mm)(11.6mm,4.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(11.1mm,4.725mm) on Top Layer And Track (11.6mm,4.588mm)(11.6mm,5.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (58.3mm,59.35mm)(58.3mm,59.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (58.3mm,59.35mm)(59.038mm,59.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (58.3mm,59.606mm)(58.3mm,60.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (58.3mm,60.094mm)(58.3mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (58.3mm,60.35mm)(59.038mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (59.038mm,59.35mm)(60.363mm,59.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.9mm,59.85mm) on Top Layer And Track (59.038mm,60.35mm)(60.363mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (27.85mm,5.537mm)(27.85mm,6.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (27.85mm,6.863mm)(27.85mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (27.85mm,7.6mm)(28.106mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (28.106mm,7.6mm)(28.594mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (28.594mm,7.6mm)(28.85mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (28.85mm,5.537mm)(28.85mm,6.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(28.35mm,7mm) on Top Layer And Track (28.85mm,6.863mm)(28.85mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (27.85mm,4.8mm)(27.85mm,5.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (27.85mm,4.8mm)(28.106mm,4.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (27.85mm,5.537mm)(27.85mm,6.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (28.106mm,4.8mm)(28.594mm,4.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (28.594mm,4.8mm)(28.85mm,4.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (28.85mm,4.8mm)(28.85mm,5.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(28.35mm,5.4mm) on Top Layer And Track (28.85mm,5.537mm)(28.85mm,6.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (74.95mm,20.687mm)(74.95mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (74.95mm,22.013mm)(74.95mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (74.95mm,22.75mm)(75.206mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (75.206mm,22.75mm)(75.694mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (75.694mm,22.75mm)(75.95mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (75.95mm,20.687mm)(75.95mm,22.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(75.45mm,22.15mm) on Bottom Layer And Track (75.95mm,22.013mm)(75.95mm,22.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (85.2mm,20.1mm)(85.2mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (85.2mm,20.1mm)(85.456mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (85.2mm,20.837mm)(85.2mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (85.456mm,20.1mm)(85.944mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (85.944mm,20.1mm)(86.2mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (86.2mm,20.1mm)(86.2mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.7mm,20.7mm) on Bottom Layer And Track (86.2mm,20.837mm)(86.2mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (85.2mm,20.837mm)(85.2mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (85.2mm,22.162mm)(85.2mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (85.2mm,22.9mm)(85.456mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (85.456mm,22.9mm)(85.944mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (85.944mm,22.9mm)(86.2mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (86.2mm,20.837mm)(86.2mm,22.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.7mm,22.3mm) on Bottom Layer And Track (86.2mm,22.162mm)(86.2mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-2(87mm,20.7mm) on Bottom Layer And Track (86.5mm,20.1mm)(86.5mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R25-2(87mm,20.7mm) on Bottom Layer And Track (86.5mm,20.1mm)(86.756mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R25-2(87mm,20.7mm) on Bottom Layer And Track (86.756mm,20.1mm)(87.244mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R25-2(87mm,20.7mm) on Bottom Layer And Track (87.244mm,20.1mm)(87.5mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-2(87mm,20.7mm) on Bottom Layer And Track (87.5mm,20.1mm)(87.5mm,20.837mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (84.4mm,17.737mm)(84.4mm,19.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (84.4mm,17mm)(84.4mm,17.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (84.4mm,17mm)(84.656mm,17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (84.656mm,17mm)(85.144mm,17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (85.144mm,17mm)(85.4mm,17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (85.4mm,17.737mm)(85.4mm,19.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(84.9mm,17.6mm) on Bottom Layer And Track (85.4mm,17mm)(85.4mm,17.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (84.4mm,17.737mm)(84.4mm,19.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (84.4mm,19.062mm)(84.4mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (84.4mm,19.8mm)(84.656mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (84.656mm,19.8mm)(85.144mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (85.144mm,19.8mm)(85.4mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (85.4mm,17.737mm)(85.4mm,19.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(84.9mm,19.2mm) on Bottom Layer And Track (85.4mm,19.062mm)(85.4mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (73.888mm,18.7mm)(75.213mm,18.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (73.888mm,19.7mm)(75.213mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (75.213mm,18.7mm)(75.95mm,18.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (75.213mm,19.7mm)(75.95mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (75.95mm,18.7mm)(75.95mm,18.956mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (75.95mm,18.956mm)(75.95mm,19.444mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-1(75.35mm,19.2mm) on Bottom Layer And Track (75.95mm,19.444mm)(75.95mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.15mm,18.7mm)(73.15mm,18.956mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.15mm,18.7mm)(73.888mm,18.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.15mm,18.956mm)(73.15mm,19.444mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.15mm,19.444mm)(73.15mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.15mm,19.7mm)(73.888mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.888mm,18.7mm)(75.213mm,18.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(73.75mm,19.2mm) on Bottom Layer And Track (73.888mm,19.7mm)(75.213mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (73.888mm,17.4mm)(75.213mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (73.888mm,18.4mm)(75.213mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (75.213mm,17.4mm)(75.95mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (75.213mm,18.4mm)(75.95mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (75.95mm,17.4mm)(75.95mm,17.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (75.95mm,17.656mm)(75.95mm,18.144mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-1(75.35mm,17.9mm) on Bottom Layer And Track (75.95mm,18.144mm)(75.95mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.15mm,17.4mm)(73.15mm,17.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.15mm,17.4mm)(73.888mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.15mm,17.656mm)(73.15mm,18.144mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.15mm,18.144mm)(73.15mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.15mm,18.4mm)(73.888mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.888mm,17.4mm)(75.213mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(73.75mm,17.9mm) on Bottom Layer And Track (73.888mm,18.4mm)(75.213mm,18.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (80.623mm,13.977mm)(80.623mm,14.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (80.623mm,13.977mm)(81.36mm,13.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (80.623mm,14.234mm)(80.623mm,14.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (80.623mm,14.721mm)(80.623mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (80.623mm,14.977mm)(81.36mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (81.36mm,13.977mm)(82.685mm,13.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(81.223mm,14.477mm) on Top Layer And Track (81.36mm,14.977mm)(82.685mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (81.36mm,13.977mm)(82.685mm,13.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (81.36mm,14.977mm)(82.685mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (82.685mm,13.977mm)(83.423mm,13.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (82.685mm,14.977mm)(83.423mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (83.423mm,13.977mm)(83.423mm,14.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (83.423mm,14.234mm)(83.423mm,14.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-2(82.823mm,14.477mm) on Top Layer And Track (83.423mm,14.721mm)(83.423mm,14.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (80.4mm,4.4mm)(80.4mm,5.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (80.4mm,4.4mm)(80.656mm,4.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (80.4mm,5.138mm)(80.4mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (80.656mm,4.4mm)(81.144mm,4.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (81.144mm,4.4mm)(81.4mm,4.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (81.4mm,4.4mm)(81.4mm,5.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(80.9mm,5mm) on Bottom Layer And Track (81.4mm,5.138mm)(81.4mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (80.4mm,5.138mm)(80.4mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (80.4mm,6.463mm)(80.4mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (80.4mm,7.2mm)(80.656mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (80.656mm,7.2mm)(81.144mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (81.144mm,7.2mm)(81.4mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (81.4mm,5.138mm)(81.4mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(80.9mm,6.6mm) on Bottom Layer And Track (81.4mm,6.463mm)(81.4mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (80.4mm,1.35mm)(80.4mm,2.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (80.4mm,1.35mm)(80.656mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (80.4mm,2.087mm)(80.4mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (80.656mm,1.35mm)(81.144mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (81.144mm,1.35mm)(81.4mm,1.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (81.4mm,1.35mm)(81.4mm,2.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(80.9mm,1.95mm) on Bottom Layer And Track (81.4mm,2.087mm)(81.4mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (80.4mm,2.087mm)(80.4mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (80.4mm,3.413mm)(80.4mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (80.4mm,4.15mm)(80.656mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (80.656mm,4.15mm)(81.144mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (81.144mm,4.15mm)(81.4mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (81.4mm,2.087mm)(81.4mm,3.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(80.9mm,3.55mm) on Bottom Layer And Track (81.4mm,3.413mm)(81.4mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (56.9mm,61.887mm)(56.9mm,63.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (56.9mm,63.212mm)(56.9mm,63.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (56.9mm,63.95mm)(57.156mm,63.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (57.156mm,63.95mm)(57.644mm,63.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (57.644mm,63.95mm)(57.9mm,63.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (57.9mm,61.887mm)(57.9mm,63.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(57.4mm,63.35mm) on Top Layer And Track (57.9mm,63.212mm)(57.9mm,63.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (56.9mm,61.15mm)(56.9mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (56.9mm,61.15mm)(57.156mm,61.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (56.9mm,61.887mm)(56.9mm,63.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (57.156mm,61.15mm)(57.644mm,61.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (57.644mm,61.15mm)(57.9mm,61.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (57.9mm,61.15mm)(57.9mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(57.4mm,61.75mm) on Top Layer And Track (57.9mm,61.887mm)(57.9mm,63.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (58.25mm,61.35mm)(58.25mm,62.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (58.25mm,61.35mm)(58.506mm,61.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (58.25mm,62.087mm)(58.25mm,63.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (58.506mm,61.35mm)(58.994mm,61.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (58.994mm,61.35mm)(59.25mm,61.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (59.25mm,61.35mm)(59.25mm,62.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(58.75mm,61.95mm) on Top Layer And Track (59.25mm,62.087mm)(59.25mm,63.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (58.25mm,62.087mm)(58.25mm,63.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (58.25mm,63.412mm)(58.25mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (58.25mm,64.15mm)(58.506mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (58.506mm,64.15mm)(58.994mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (58.994mm,64.15mm)(59.25mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (59.25mm,62.087mm)(59.25mm,63.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(58.75mm,63.55mm) on Top Layer And Track (59.25mm,63.412mm)(59.25mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (61.6mm,39.05mm)(61.6mm,39.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (61.6mm,39.05mm)(62.338mm,39.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (61.6mm,39.306mm)(61.6mm,39.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (61.6mm,39.794mm)(61.6mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (61.6mm,40.05mm)(62.338mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (62.338mm,39.05mm)(63.663mm,39.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(62.2mm,39.55mm) on Top Layer And Track (62.338mm,40.05mm)(63.663mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (62.338mm,39.05mm)(63.663mm,39.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (62.338mm,40.05mm)(63.663mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (63.663mm,39.05mm)(64.4mm,39.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (63.663mm,40.05mm)(64.4mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (64.4mm,39.05mm)(64.4mm,39.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (64.4mm,39.306mm)(64.4mm,39.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-2(63.8mm,39.55mm) on Top Layer And Track (64.4mm,39.794mm)(64.4mm,40.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (61.6mm,40.2mm)(61.6mm,40.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (61.6mm,40.2mm)(62.338mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (61.6mm,40.456mm)(61.6mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (61.6mm,40.944mm)(61.6mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (61.6mm,41.2mm)(62.338mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (62.338mm,40.2mm)(63.663mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(62.2mm,40.7mm) on Top Layer And Track (62.338mm,41.2mm)(63.663mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (62.338mm,40.2mm)(63.663mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (62.338mm,41.2mm)(63.663mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (63.663mm,40.2mm)(64.4mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (63.663mm,41.2mm)(64.4mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (64.4mm,40.2mm)(64.4mm,40.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (64.4mm,40.456mm)(64.4mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-2(63.8mm,40.7mm) on Top Layer And Track (64.4mm,40.944mm)(64.4mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (42.538mm,34.7mm)(43.863mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (42.538mm,35.7mm)(43.863mm,35.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (43.863mm,34.7mm)(44.6mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (43.863mm,35.7mm)(44.6mm,35.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (44.6mm,34.7mm)(44.6mm,34.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (44.6mm,34.956mm)(44.6mm,35.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R9-2(44mm,35.2mm) on Top Layer And Track (44.6mm,35.444mm)(44.6mm,35.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.127mm) Between Pad RL1-1(55.21mm,81.2mm) on Multi-Layer And Track (56.6mm,64.45mm)(56.6mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.127mm) Between Pad RL1-3(47.69mm,83.74mm) on Multi-Layer And Track (46.1mm,85.15mm)(54.3mm,85.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.127mm) Between Pad RL1-4(55.21mm,65.96mm) on Multi-Layer And Track (56.6mm,64.45mm)(56.6mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.127mm) Between Pad RL1-5(47.59mm,65.96mm) on Multi-Layer And Track (46.1mm,64.45mm)(46.1mm,85.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.127mm) Between Pad RL2-4(68.21mm,65.96mm) on Multi-Layer And Track (69.6mm,64.45mm)(69.6mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.127mm) Between Pad RL2-5(60.59mm,65.96mm) on Multi-Layer And Track (59.1mm,64.45mm)(59.1mm,85.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(21mm,0.8mm) on Top Layer And Track (20.7mm,1.35mm)(20.7mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(21mm,2.9mm) on Top Layer And Track (20.7mm,1.35mm)(20.7mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(21mm,2.9mm) on Top Layer And Track (20.7mm,3.45mm)(20.7mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.3mm,0.8mm) on Top Layer And Track (28.6mm,1.35mm)(28.6mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.3mm,2.9mm) on Top Layer And Track (28.6mm,1.35mm)(28.6mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.3mm,2.9mm) on Top Layer And Track (28.6mm,3.45mm)(28.6mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U2-3(37.65mm,37.65mm) on Top Layer And Text "C15" (36.95mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad U3-4(54.85mm,7.745mm) on Top Layer And Track (54.2mm,7.5mm)(54.4mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad U3-6(56.75mm,7.745mm) on Top Layer And Track (57.2mm,7.5mm)(57.4mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-10(77.39mm,16.53mm) on Bottom Layer And Track (78.15mm,13.35mm)(78.15mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-11(77.39mm,17.8mm) on Bottom Layer And Track (78.15mm,13.35mm)(78.15mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-12(77.39mm,19.07mm) on Bottom Layer And Track (78.15mm,13.35mm)(78.15mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-2(82.71mm,20.34mm) on Bottom Layer And Track (81.95mm,13.35mm)(81.95mm,22.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-3(82.71mm,19.07mm) on Bottom Layer And Track (81.95mm,13.35mm)(81.95mm,22.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-4(82.71mm,17.8mm) on Bottom Layer And Track (81.95mm,13.35mm)(81.95mm,22.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-5(82.71mm,16.53mm) on Bottom Layer And Track (81.95mm,13.35mm)(81.95mm,22.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.127mm) Between Pad U8-9(77.39mm,15.26mm) on Bottom Layer And Track (78.15mm,13.35mm)(78.15mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad U9-1(82.7mm,1.9mm) on Bottom Layer And Track (83.4mm,1.45mm)(83.4mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.127mm) Between Pad U9-1(82.7mm,1.9mm) on Bottom Layer And Track (83.4mm,1.45mm)(83.776mm,1.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad U9-2(82.7mm,2.85mm) on Bottom Layer And Track (83.4mm,1.45mm)(83.4mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad U9-3(82.7mm,3.8mm) on Bottom Layer And Track (83.4mm,1.45mm)(83.4mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.127mm) Between Pad U9-3(82.7mm,3.8mm) on Bottom Layer And Track (83.4mm,4.25mm)(84.6mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.127mm) Between Pad U9-4(85.3mm,3.8mm) on Bottom Layer And Track (83.4mm,4.25mm)(84.6mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad U9-4(85.3mm,3.8mm) on Bottom Layer And Track (84.6mm,1.45mm)(84.6mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.127mm) Between Pad U9-5(85.3mm,1.9mm) on Bottom Layer And Track (84.224mm,1.45mm)(84.6mm,1.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad U9-5(85.3mm,1.9mm) on Bottom Layer And Track (84.6mm,1.45mm)(84.6mm,4.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad USB1-(51.6mm,2.213mm) on Top Layer And Track (50.5mm,0.2mm)(50.5mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.127mm) Between Pad USB1-(52.35mm,4.763mm) on Top Layer And Track (50.5mm,5.7mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.127mm) Between Pad USB1-(58.55mm,4.763mm) on Top Layer And Track (50.5mm,5.7mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad USB1-(59.3mm,2.213mm) on Top Layer And Track (60.4mm,0.2mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.127mm) Between Pad USB1-3(55.45mm,4.888mm) on Top Layer And Track (50.5mm,5.7mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.127mm) Between Pad USB1-4(54.8mm,4.888mm) on Top Layer And Track (50.5mm,5.7mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.127mm) Between Pad USB1-5(54.15mm,4.888mm) on Top Layer And Track (50.5mm,5.7mm)(60.4mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad X2-1(44.82mm,37.814mm) on Top Layer And Track (45.916mm,38.062mm)(47.188mm,39.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad X2-4(43.264mm,39.37mm) on Top Layer And Track (43.512mm,40.466mm)(44.784mm,41.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
Rule Violations :456

Processing Rule : Silk to Silk (Clearance=0mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0.254mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02