AL_SRDS_REG_TYPE_PMA,VAR_0
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_MASK,VAR_1
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_REG_NUM,VAR_2
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_VAL_REGS,VAR_3
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_MASK,VAR_4
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_REG_NUM,VAR_5
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_VAL_ASSERT,VAR_6
SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_VAL_DEASSERT,VAR_7
_al_serdes_lane_rx_rate_change_sw_flow_dis,FUNC_0
_al_serdes_lane_rx_rate_change_sw_flow_en_cond,FUNC_1
al_serdes_grp_reg_masked_write,FUNC_2
al_serdes_pma_hard_reset_lane,FUNC_3
obj,VAR_8
lane,VAR_9
enable,VAR_10
