// Seed: 2979883063
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd30
) (
    output uwire id_0,
    input  tri1  _id_1,
    output wire  id_2
    , id_4
);
  assign id_2 = id_1 == -1;
  logic [(  -1  ) : 1] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  logic id_7;
  ;
  wire [1 : id_1] id_8;
endmodule
