
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.221258                       # Number of seconds simulated
sim_ticks                                221257730500                       # Number of ticks simulated
final_tick                               221257730500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 234909                       # Simulator instruction rate (inst/s)
host_op_rate                                   267278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              158169713                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674212                       # Number of bytes of host memory used
host_seconds                                  1398.86                       # Real time elapsed on the host
sim_insts                                   328605771                       # Number of instructions simulated
sim_ops                                     373885101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          334720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     15905856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16269824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14081088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14081088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       248529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        220017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             132190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1512806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      71888363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73533358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        132190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           132190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63641112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63641112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63641112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            132190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1512806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     71888363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137174470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      254217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     220017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   220017                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16259136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14079680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16269888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14081088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13783                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  221257713500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               220017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  221916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.618205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.465526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.797340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54028     37.87%     37.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44349     31.08%     68.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17284     12.11%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7895      5.53%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10946      7.67%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5592      3.92%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1317      0.92%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          649      0.45%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          624      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142684                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.200033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.142322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11982     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.358925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.313614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.376389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              358      2.99%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      0.53%      3.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9955     83.08%     86.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              497      4.15%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              240      2.00%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              246      2.05%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              178      1.49%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              179      1.49%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              132      1.10%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              105      0.88%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11983                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6206749584                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10970168334                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1270245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24431.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43181.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        73.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   215383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     466558.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                510438600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                271289370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               910657020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              576564660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13246721280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7797271110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1090905600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     38793424230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14329482240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20885255055                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            98418298425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            444.812919                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         201305174809                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1962104084                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5625504000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  78913935250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  37315301928                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12364911357                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  85075973881                       # Time in different power states
system.mem_ctrls_1.actEnergy                508382280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                270196410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               903252840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              571809240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12855195600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7260007350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1057884960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     37760227410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13797659520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      22061146650                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            97051133790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.633865                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         202570312791                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1857498021                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5459506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  83830890500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  35929907834                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11370413688                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  82809514457                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               160027825                       # Number of BP lookups
system.cpu.branchPred.condPredicted          64444812                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          10301412                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             97830094                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                85720637                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.621951                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                51336357                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             978903                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          568263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                480                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           567783                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      7287128                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   129                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        442515462                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9839660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      699227857                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   160027825                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          137057474                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     422313398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                20618774                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           454                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          423                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 239423945                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   330                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          442463516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.823908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.082722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 38019634      8.59%      8.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                191105264     43.19%     51.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24108277      5.45%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                189230341     42.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            442463516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.361632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.580121                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38384693                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              77477355                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 292494987                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              23797529                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               10308952                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             74376597                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1333                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              706394137                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              37683226                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               10308952                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 73655156                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                37091977                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       26861033                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 279903365                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14643033                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              663440002                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              18262310                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               7785827                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     65                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2293652                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  30999                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              829                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           616089733                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             804027402                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        665336378                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             6979                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             370893916                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                245195817                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1862481                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        1315855                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29544741                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            186734787                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            74573012                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          39594332                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1311083                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  607902820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1315621                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 545785513                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5476823                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       235333339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    123856731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         315275                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     442463516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.233515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.126146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           160153572     36.20%     36.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            95670455     21.62%     57.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           113783427     25.72%     83.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            68876047     15.57%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3980012      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       442463516                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36893975     29.92%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    199      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               67308162     54.58%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              19110986     15.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               202      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             308280903     56.48%     56.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1501727      0.28%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  808      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            170550137     31.25%     88.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            65449808     11.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              545785513                       # Type of FU issued
system.cpu.iq.rate                           1.233370                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   123313326                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.225937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1662811846                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         844553258                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    512950447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              669091703                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         43875016                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     76783658                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       285777                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8254                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19788379                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      5766564                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               10308952                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                24721308                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                332058                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           644689623                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             186734787                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             74573012                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            1315620                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     62                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                344234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8254                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        9297409                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1799154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             11096563                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             526089561                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             163578272                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19695952                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      35471182                       # number of nop insts executed
system.cpu.iew.exec_refs                    226005069                       # number of memory reference insts executed
system.cpu.iew.exec_branches                100810803                       # Number of branches executed
system.cpu.iew.exec_stores                   62426797                       # Number of stores executed
system.cpu.iew.exec_rate                     1.188861                       # Inst execution rate
system.cpu.iew.wb_sent                      513888154                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     512955353                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 311372270                       # num instructions producing a value
system.cpu.iew.wb_consumers                 465029379                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.159181                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.669575                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       244022942                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1000346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          10300977                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    407433419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.936230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.736340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    248159885     60.91%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     79018999     19.39%     80.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     36453320      8.95%     89.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9032543      2.22%     91.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     12230311      3.00%     94.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      5923615      1.45%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3839393      0.94%     96.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1350268      0.33%     97.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11425085      2.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    407433419                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            336172171                       # Number of instructions committed
system.cpu.commit.committedOps              381451501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      164735762                       # Number of memory references committed
system.cpu.commit.loads                     109951129                       # Number of loads committed
system.cpu.commit.membars                     1000216                       # Number of memory barriers committed
system.cpu.commit.branches                   63101514                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 337424266                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9567964                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        215212439     56.42%     56.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1500462      0.39%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       109951129     28.82%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       54784633     14.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         381451501                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11425085                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1021481100                       # The number of ROB reads
system.cpu.rob.rob_writes                  1285984177                       # The number of ROB writes
system.cpu.timesIdled                             377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   328605771                       # Number of Instructions Simulated
system.cpu.committedOps                     373885101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.346645                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.346645                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.742586                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.742586                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                554425616                       # number of integer regfile reads
system.cpu.int_regfile_writes               396069338                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6073                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3291                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 109435926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                109613301                       # number of cc regfile writes
system.cpu.misc_regfile_reads               530211919                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2000431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1192670                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.038529                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           165810698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1193694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.905530                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         689149500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.038529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         338431682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        338431682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    110018451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110018451                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     53478996                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53478996                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      1313036                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1313036                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      1000215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1000215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     163497447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        163497447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    163497447                       # number of overall hits
system.cpu.dcache.overall_hits::total       163497447                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2502280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2502280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       305427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305427                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          589                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          589                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2807707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2807707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2807707                       # number of overall misses
system.cpu.dcache.overall_misses::total       2807707                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  18826613500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18826613500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3425899440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3425899440                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     62704500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62704500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  22252512940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22252512940                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  22252512940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22252512940                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    112520731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    112520731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1313625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1313625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    166305154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    166305154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    166305154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    166305154                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022238                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005679                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000448                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000448                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016883                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  7523.783709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7523.783709                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11216.753725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11216.753725                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 106459.252971                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 106459.252971                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  7925.511081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7925.511081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  7925.511081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7925.511081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1101                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.288828                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1192670                       # number of writebacks
system.cpu.dcache.writebacks::total           1192670                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1595677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1595677                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        18566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18566                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          359                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          359                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1614243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1614243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1614243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1614243                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       906603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       906603                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286861                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          230                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          230                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1193464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1193464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1193464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1193464                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7447458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7447458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2911961942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2911961942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     53964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     53964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10359419942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10359419942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10359419942                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10359419942                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007176                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8214.684928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8214.684928                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10151.125256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10151.125256                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 234628.260870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 234628.260870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8680.127714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8680.127714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8680.127714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8680.127714                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               308                       # number of replacements
system.cpu.icache.tags.tagsinuse           323.325161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           239423171                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          361120.921569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   323.325161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.631494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.631494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         478848549                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        478848549                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    239423171                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       239423171                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     239423171                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        239423171                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    239423171                       # number of overall hits
system.cpu.icache.overall_hits::total       239423171                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57010989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57010989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57010989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57010989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57010989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57010989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    239423943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    239423943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    239423943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    239423943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    239423943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    239423943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73848.431347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73848.431347                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73848.431347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73848.431347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73848.431347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73848.431347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16076                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.638889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          308                       # number of writebacks
system.cpu.icache.writebacks::total               308                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          665                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          665                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49739491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49739491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49739491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49739491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49739491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49739491                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74796.227068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74796.227068                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74796.227068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74796.227068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74796.227068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74796.227068                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          2250582                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2250600                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173584                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    220532                       # number of replacements
system.l2.tags.tagsinuse                 29737.077829                       # Cycle average of tags in use
system.l2.tags.total_refs                     1183902                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.692066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29715.286687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    21.791142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.906839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.907504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000610                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969482                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20535550                       # Number of tag accesses
system.l2.tags.data_accesses                 20535550                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1187680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1187680                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4781                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             282668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                282668                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                207                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         905784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            905784                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   207                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1188452                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1188659                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  207                       # number of overall hits
system.l2.overall_hits::cpu.data              1188452                       # number of overall hits
system.l2.overall_hits::total                 1188659                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             4193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4193                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              458                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1049                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 458                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5242                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5700                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                458                       # number of overall misses
system.l2.overall_misses::cpu.data               5242                       # number of overall misses
system.l2.overall_misses::total                  5700                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    643647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     643647500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     47777500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47777500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    252333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    252333000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     895980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        943758000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47777500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    895980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       943758000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1187680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1187680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4781                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         286861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       906833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        906833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               665                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1193694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1194359                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              665                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1193694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1194359                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.014617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014617                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.688722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.688722                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001157                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.688722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.004391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004772                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.688722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.004391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004772                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 153505.246840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153505.246840                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 104317.685590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104317.685590                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 240546.234509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 240546.234509                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 104317.685590                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 170923.407097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165571.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 104317.685590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 170923.407097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165571.578947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       112                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               220017                       # number of writebacks
system.l2.writebacks::total                    220017                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data             8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       248819                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         248819                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         4185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4185                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          458                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1045                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       248819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254507                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  18009296482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  18009296482                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    617118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    617118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    245809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    245809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    862928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    907963500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    862928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  18009296482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18917259982                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.014589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.688722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.688722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001152                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.688722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.004381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.688722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.004381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213091                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 72379.104819                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72379.104819                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 147459.617682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 147459.617682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 98330.786026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98330.786026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 235224.401914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 235224.401914                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 98330.786026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 164995.793499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 159627.900844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 98330.786026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 164995.793499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 72379.104819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74329.036066                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        474749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       221052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220017                       # Transaction distribution
system.membus.trans_dist::CleanEvict              515                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4185                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       728965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 728965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30350912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30350912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254217                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1520435692                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1336427609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2387337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1192982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          517                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            290                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 221257730500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            907496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1407697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             515                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           276435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286861                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       906833                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3580058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3581694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        62144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    152727296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              152789440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          496967                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14081088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1691326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1690515     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    811      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1691326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2386646500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            994999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1790541499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
