library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
use ieee.math_real.all;

entity test is
port ( );
end test;


architecture test_arch of test is 
signal clk : std_logic;
begin
clk<= not clk after 50ps;

test_instance  : processor_iitb port map (clk);

end test_arch;