
*** Running vivado
    with args -log processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 520.855 ; gain = 215.355
Command: read_checkpoint -auto_incremental -incremental C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.srcs/utils_1/imports/synth_1/testbench.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.srcs/utils_1/imports/synth_1/testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top processor_top -part xc7a35tcpg236-1 -directive PerformanceOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1363.969 ; gain = 441.590
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'shift_left', assumed default net type 'wire' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:116]
INFO: [Synth 8-11241] undeclared symbol 'mul_op', assumed default net type 'wire' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:107]
INFO: [Synth 8-6157] synthesizing module 'processor_top' [C:/code-projs/CIS4900/8-bit-RISC-RNS/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/synth_1/.Xil/Vivado-51444-BEN-DESKTOP/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/synth_1/.Xil/Vivado-51444-BEN-DESKTOP/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ctrl_ProgCtr' [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v:3]
	Parameter PROG_CTR_WID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ctrl_ProgCtr' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v:3]
INFO: [Synth 8-6157] synthesizing module 'Instr_Mem' [C:/code-projs/CIS4900/8-bit-RISC-RNS/Instr_Mem.v:3]
	Parameter PROG_CTR_WID bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/code-projs/CIS4900/8-bit-RISC-RNS/test_progs/big_mem_test/big_mem_test.txt' is read successfully [C:/code-projs/CIS4900/8-bit-RISC-RNS/Instr_Mem.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Mem' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/Instr_Mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/code-projs/CIS4900/8-bit-RISC-RNS/Data_Mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/Data_Mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/code-projs/CIS4900/8-bit-RISC-RNS/Reg_File.v:4]
	Parameter NUM_DOMAINS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/Reg_File.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_IFID' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v:5]
	Parameter PROG_CTR_WID bound to: 10 - type: integer 
	Parameter NUM_DOMAINS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PL_IFID' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v:5]
INFO: [Synth 8-6157] synthesizing module 'PL_EX' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_EX.v:4]
	Parameter NUM_DOMAINS bound to: 2 - type: integer 
	Parameter PROG_CTR_WID bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PL_ALU_RNS' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:94]
	Parameter modulus bound to: 9'b010000001 
INFO: [Synth 8-6157] synthesizing module 'RNS_fit_129' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:70]
INFO: [Synth 8-6155] done synthesizing module 'RNS_fit_129' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:70]
INFO: [Synth 8-6157] synthesizing module 'RNS_complement' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RNS_complement' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:4]
INFO: [Synth 8-6157] synthesizing module 'RNS_adder' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RNS_adder' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:26]
INFO: [Synth 8-6157] synthesizing module 'RNS_sub' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:37]
WARNING: [Synth 8-567] referenced signal 'modulus' should be on the sensitivity list [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:48]
INFO: [Synth 8-6155] done synthesizing module 'RNS_sub' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:37]
INFO: [Synth 8-6157] synthesizing module 'RNS_multiplier' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:55]
INFO: [Synth 8-6155] done synthesizing module 'RNS_multiplier' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PL_ALU_RNS' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:94]
INFO: [Synth 8-6157] synthesizing module 'PL_ALU_RNS__parameterized0' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:94]
	Parameter modulus bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'RNS_fit_256' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:85]
INFO: [Synth 8-6155] done synthesizing module 'RNS_fit_256' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:85]
INFO: [Synth 8-6155] done synthesizing module 'PL_ALU_RNS__parameterized0' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:94]
INFO: [Synth 8-6157] synthesizing module 'PL_ALU' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:90]
INFO: [Synth 8-6157] synthesizing module 'complement' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'complement' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:32]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:45]
INFO: [Synth 8-6157] synthesizing module 'logical' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:60]
INFO: [Synth 8-6155] done synthesizing module 'logical' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:60]
INFO: [Synth 8-6155] done synthesizing module 'PL_ALU' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:90]
INFO: [Synth 8-6155] done synthesizing module 'PL_EX' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_EX.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_MEMWB' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v:3]
	Parameter NUM_DOMAINS bound to: 2 - type: integer 
	Parameter PROG_CTR_WID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PL_MEMWB' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v:3]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v:3]
	Parameter NUM_DOMAINS bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'op3_addr_IDtoEX' should be on the sensitivity list [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_BranchPred' [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_BranchPred' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v:3]
INFO: [Synth 8-6155] done synthesizing module 'processor_top' (0#1) [C:/code-projs/CIS4900/8-bit-RISC-RNS/top.v:4]
WARNING: [Synth 8-7129] Port ALU_ctrl[5] in module PL_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[9] in module PL_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_complement in module RNS_complement is either unconnected or has no load
WARNING: [Synth 8-7129] Port add_op in module RNS_complement is either unconnected or has no load
WARNING: [Synth 8-7129] Port mul_op in module RNS_complement is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[15] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[14] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[13] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[12] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[11] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[10] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[9] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_in[8] in module RNS_fit_256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[1] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[2] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[3] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[4] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[5] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[6] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[7] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[9] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[10] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[11] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[12] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[13] in module PL_ALU_RNS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[1] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[2] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[3] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[4] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[5] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[6] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[7] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[9] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[10] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[11] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[12] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_ctrl[13] in module PL_ALU_RNS is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFID_reg[18] in module PL_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFID_reg[19] in module PL_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFID_reg[20] in module PL_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFID_reg[21] in module PL_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFID_reg[22] in module PL_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[3] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Instr_Mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.520 ; gain = 556.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.520 ; gain = 556.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.520 ; gain = 556.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1478.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_wizard'
Finished Parsing XDC File [c:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_wizard'
Parsing XDC File [C:/code-projs/CIS4900/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/code-projs/CIS4900/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/code-projs/CIS4900/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1581.422 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'prog_ctr_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_prog_ctr_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'op1_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'op1_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	  26 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6430] The Block RAM "processor_top/data_mem/memory_file_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem/memory_file_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem/memory_file_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "processor_top/data_mem/memory_file_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem/memory_file_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[9]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[8]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[7]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[6]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[5]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[4]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[3]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[2]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[1]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (programcounter/prog_ctr_reg[0]__0) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[15]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[14]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[13]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[12]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[11]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[10]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[9]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[8]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/instruction_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[9]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[8]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_IFID/nxt_prog_ctr_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op1_reg[0]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[7]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[6]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[5]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[4]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[3]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[2]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[1]) is unused and will be removed from module processor_top.
WARNING: [Synth 8-3332] Sequential element (stage_EX/ALU/comp_inst/op2_reg[0]) is unused and will be removed from module processor_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|Instr_Mem     | instr_mem  | 32x16         | LUT            | 
|processor_top | p_0_out    | 32x16         | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |IBUF    |     1|
|3     |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.422 ; gain = 556.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.422 ; gain = 659.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 9bc00c7f
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1581.422 ; gain = 1047.516
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.runs/synth_1/processor_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_top_utilization_synth.rpt -pb processor_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 18:36:47 2025...
