// Seed: 2394350168
module module_0 (
    input tri0 id_0
    , id_6,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri id_4
);
  id_7 :
  assert property (@(posedge id_3) 1)
  else $display(1);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4
);
  tri id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_7 = id_7;
  assign id_6 = (1 - 1);
endmodule
