"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[9621],{768:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>d,contentTitle:()=>i,default:()=>l,frontMatter:()=>c,metadata:()=>s,toc:()=>m});const s=JSON.parse('{"id":"knowledge/Computer-Science/systems/index","title":"Systems","description":"","source":"@site/docs/knowledge/02-Computer-Science/systems/index.md","sourceDirName":"knowledge/02-Computer-Science/systems","slug":"/knowledge/Computer-Science/systems/","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/systems/","draft":false,"unlisted":false,"editUrl":"https://github.com/ReikiC/MY-WEBSITE/tree/main/docs/knowledge/02-Computer-Science/systems/index.md","tags":[],"version":"current","frontMatter":{},"sidebar":"knowledgSidebar","previous":{"title":"VHDL & Verilog","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/vhdl-verilog/"},"next":{"title":"\u5fae\u7535\u5b50\u5b66","permalink":"/MY-WEBSITE/docs/category/\u5fae\u7535\u5b50\u5b66-1"}}');var o=n(4848),r=n(8453);const c={},i="Systems",d={},m=[];function a(e){const t={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,o.jsx)(t.header,{children:(0,o.jsx)(t.h1,{id:"systems",children:"Systems"})})}function l(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,o.jsx)(t,{...e,children:(0,o.jsx)(a,{...e})}):a(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>c,x:()=>i});var s=n(6540);const o={},r=s.createContext(o);function c(e){const t=s.useContext(r);return s.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function i(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:c(e.components),s.createElement(r.Provider,{value:t},e.children)}}}]);