<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_5_1</h1></br><li>7.10.1.1.135 SYR_SM_MCU_5_1</br></li><li>7.10.1.1.135.1 Description</br></li><li>7.10.1.1.135.1.0-1 Brief description:Implementing memory access protection using SMPU.
Access protection of safety-related applications and non-safety-related applications must be set appropriately.

The SMPU concurrently monitors and evaluates system bus
transactions including PBRIDGE. It can be configured using VectorAUTOSAR OS System Memory Protection Unit (SMPU).</br></li><li>7.10.1.1.135.1.0-2 Preconditions:</br></li><li>7.10.1.1.135.1.0-3 Trigger:</br></li><li>7.10.1.1.135.1.0-4 Input data:</br></li><li>7.10.1.1.135.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.135.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.135.1.0-7 Output data:</br></li><li>7.10.1.1.135.1.0-8 Postconditions:</br></li><li>7.10.1.1.135.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.135.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.135.2 Differences to CRS</br></li><li>7.10.1.1.135.2.0-1 xxx</br></li><li>7.10.1.1.135.3 Questions and Answers</br></li><li>7.10.1.1.135.3.0-1 xxx</br></li>