*****************************************************************

  Device    [PLL_ANALOG]

  Author    [guoxi]

  Abstract  [The Prim Device Of PLL_ANALOG]

  Revision History:

********************************************************************************/
prim
device PLL_ANALOG
{
    parameter
    (
        config string  CP_DYN_IDIV_EN  = "FALSE", //"TRUE"; "FALSE"
        config string  CP_DYN_FDIV_EN  = "FALSE", //"TRUE"; "FALSE"
        config string  CP_DYN_ODIV0_EN = "FALSE", //"TRUE" or "FALSE"
        config string  CP_DYN_ODIV1_EN = "FALSE", //"TRUE" or "FALSE"
        config string  CP_DYN_ODIV2_EN = "FALSE", //"TRUE" or "FALSE"
        config string  CP_DYN_ODIV3_EN = "FALSE", //"TRUE" or "FALSE"
        config string  CP_DYN_ODIV4_EN = "FALSE", //"TRUE" or "FALSE"
        config bit     CP_CLK_VCO_SEL  = 1'b0,    //0~1       
        
        config int     CP_IDIV = 1,    //1~512
        config int     CP_FDIV = 1,    //1~512
        config int     CP_ODIV0 = 1,    //1~512
        config int     CP_ODIV1 = 1,    //1~512
        config int     CP_ODIV2 = 1,    //1~512
        config int     CP_ODIV3 = 1,    //1~512
        config int     CP_ODIV4 = 1,    //1~512
        
        config int     CP_ODIV_CON  = 1,    //1~31
        config int     CP_FBDIV_SEL = 0     //0~5
    );
    port 
    (
        input  CLK_IN,
        input  CLK_FB,
        input  IDIV_DYNSEL[9:0],
        input  FDIV_DYNSEL[9:0],
        input  ODIV0_DYNSEL[9:0],
        input  ODIV1_DYNSEL[9:0],
        input  ODIV2_DYNSEL[9:0],
        input  ODIV3_DYNSEL[9:0],
        input  ODIV4_DYNSEL[9:0],
        input  RST_N,
        
        output LOCK,
        output CLK_VCO[7:0]
    );

}; // end of device PLL_ANALOG

