{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679993309328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679993309329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 11:48:29 2023 " "Processing started: Tue Mar 28 11:48:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679993309329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993309329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993309329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679993309644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679993309644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "../day_5/common/selector.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/selector.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/register_no_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/register_no_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_no_rst " "Found entity 1: register_no_rst" {  } { { "../day_5/common/register_no_rst.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/register_no_rst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../day_5/common/register.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../day_5/common/counter.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/strobe_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/strobe_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_gen " "Found entity 1: strobe_gen" {  } { { "../day_5/common/strobe_gen.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/sync_and_debounce_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/sync_and_debounce_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce_one " "Found entity 1: sync_and_debounce_one" {  } { { "../common/sync_and_debounce_one.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce_one.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/sync_and_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/sync_and_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce " "Found entity 1: sync_and_debounce" {  } { { "../common/sync_and_debounce.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../common/seven_segment.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/seven_segment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file rand_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_shift " "Found entity 1: rand_shift" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679993319461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce sync_and_debounce:i_sync_and_debounce_key " "Elaborating entity \"sync_and_debounce\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\"" {  } { { "top.sv" "i_sync_and_debounce_key" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce_one sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one " "Elaborating entity \"sync_and_debounce_one\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one\"" {  } { { "../common/sync_and_debounce.sv" "gen_sync_and_debounce\[0\].i_sync_and_debounce_one" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:i_key_reg " "Elaborating entity \"register\" for hierarchy \"register:i_key_reg\"" {  } { { "top.sv" "i_key_reg" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:i_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:i_fsm\"" {  } { { "top.sv" "i_fsm" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(35) " "Verilog HDL Case Statement information at fsm.sv(35): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679993319480 "|top|fsm:i_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(97) " "Verilog HDL Case Statement information at fsm.sv(97): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679993319480 "|top|fsm:i_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe0 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe0\"" {  } { { "top.sv" "i_num_strobe0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe0\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe0\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe0\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe0\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe1 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe1\"" {  } { { "top.sv" "i_num_strobe1" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe1\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe1\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe1\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe1\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe2 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe2\"" {  } { { "top.sv" "i_num_strobe2" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe2\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe2\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe2\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe2\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe3 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe3\"" {  } { { "top.sv" "i_num_strobe3" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe3\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe3\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe3\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe3\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_shift rand_shift:i_rand_shift0 " "Elaborating entity \"rand_shift\" for hierarchy \"rand_shift:i_rand_shift0\"" {  } { { "top.sv" "i_rand_shift0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319505 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 cnt rand_shift.sv(13) " "Verilog HDL error at rand_shift.sv(13): index 4 cannot fall outside the declared range \[3:0\] for vector \"cnt\"" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 13 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt rand_shift.sv(9) " "Verilog HDL Always Construct warning at rand_shift.sv(9): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 "|top|rand_shift:i_rand_shift0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rand_shift:i_rand_shift0 " "Can't elaborate user hierarchy \"rand_shift:i_rand_shift0\"" {  } { { "top.sv" "i_rand_shift0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 138 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 11:48:39 2023 " "Processing ended: Tue Mar 28 11:48:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993320287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679993309328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679993309329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 11:48:29 2023 " "Processing started: Tue Mar 28 11:48:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679993309329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993309329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993309329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679993309644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679993309644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "../day_5/common/selector.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/selector.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/register_no_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/register_no_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_no_rst " "Found entity 1: register_no_rst" {  } { { "../day_5/common/register_no_rst.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/register_no_rst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../day_5/common/register.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../day_5/common/counter.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/day_5/common/strobe_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/day_5/common/strobe_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_gen " "Found entity 1: strobe_gen" {  } { { "../day_5/common/strobe_gen.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/sync_and_debounce_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/sync_and_debounce_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce_one " "Found entity 1: sync_and_debounce_one" {  } { { "../common/sync_and_debounce_one.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce_one.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/sync_and_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/sync_and_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce " "Found entity 1: sync_and_debounce" {  } { { "../common/sync_and_debounce.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/study/day_5/common/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/study/day_5/common/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../common/seven_segment.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/common/seven_segment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file rand_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_shift " "Found entity 1: rand_shift" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679993319423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679993319461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce sync_and_debounce:i_sync_and_debounce_key " "Elaborating entity \"sync_and_debounce\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\"" {  } { { "top.sv" "i_sync_and_debounce_key" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce_one sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one " "Elaborating entity \"sync_and_debounce_one\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one\"" {  } { { "../common/sync_and_debounce.sv" "gen_sync_and_debounce\[0\].i_sync_and_debounce_one" { Text "C:/FPGA_Projects/STUDY/day_5/common/sync_and_debounce.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:i_key_reg " "Elaborating entity \"register\" for hierarchy \"register:i_key_reg\"" {  } { { "top.sv" "i_key_reg" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:i_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:i_fsm\"" {  } { { "top.sv" "i_fsm" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(35) " "Verilog HDL Case Statement information at fsm.sv(35): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679993319480 "|top|fsm:i_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(97) " "Verilog HDL Case Statement information at fsm.sv(97): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/fsm.sv" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679993319480 "|top|fsm:i_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe0 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe0\"" {  } { { "top.sv" "i_num_strobe0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe0\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe0\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe0\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe0\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe1 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe1\"" {  } { { "top.sv" "i_num_strobe1" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe1\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe1\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe1\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe1\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe2 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe2\"" {  } { { "top.sv" "i_num_strobe2" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe2\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe2\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe2\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe2\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_num_strobe3 " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_num_strobe3\"" {  } { { "top.sv" "i_num_strobe3" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_num_strobe3\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_num_strobe3\|counter:i_counter\"" {  } { { "../day_5/common/strobe_gen.sv" "i_counter" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/strobe_gen.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_num_strobe3\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_num_strobe3\|counter:i_counter\|register:i_reg\"" {  } { { "../day_5/common/counter.sv" "i_reg" { Text "C:/FPGA_Projects/STUDY/day_5/day_5/common/counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_shift rand_shift:i_rand_shift0 " "Elaborating entity \"rand_shift\" for hierarchy \"rand_shift:i_rand_shift0\"" {  } { { "top.sv" "i_rand_shift0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319505 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 cnt rand_shift.sv(13) " "Verilog HDL error at rand_shift.sv(13): index 4 cannot fall outside the declared range \[3:0\] for vector \"cnt\"" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 13 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt rand_shift.sv(9) " "Verilog HDL Always Construct warning at rand_shift.sv(9): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "rand_shift.sv" "" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/rand_shift.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 "|top|rand_shift:i_rand_shift0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rand_shift:i_rand_shift0 " "Can't elaborate user hierarchy \"rand_shift:i_rand_shift0\"" {  } { { "top.sv" "i_rand_shift0" { Text "C:/FPGA_Projects/STUDY/day_5/MyGame/top.sv" 138 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679993319510 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 11:48:39 2023 " "Processing ended: Tue Mar 28 11:48:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679993319583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679993319583 ""}
