
*** Running vivado
    with args -log Z_system_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source Z_system_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Z_system_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /root/base_zc706/base_zc706.cache/wt [current_project]
# set_property parent.project_path /root/base_zc706/base_zc706.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc706:part0:1.1 [current_project]
# set_property ip_repo_paths /root/base_zc706/ip [current_project]
# add_files /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/base_zc706/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/synth/Z_system_axi_ethernet_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_0/Z_system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_1/Z_system_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/synth/Z_system_axi_ethernet_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/synth/Z_system_axi_ethernet_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/synth/Z_system_axi_ethernet_3_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_0/Z_system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_1/Z_system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system_ooc.xdc]
# set_property is_locked true [get_files /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd]
# read_verilog -library xil_defaultlib /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system_wrapper.v
# read_xdc /root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc
# set_property used_in_implementation false [get_files /root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file Z_system_wrapper.hwdef }
# synth_design -top Z_system_wrapper -part xc7z045ffg900-2
Command: synth_design -top Z_system_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14297]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14298]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14299]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14300]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14301]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14302]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14303]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14304]
WARNING: [Synth 8-2306] macro log2 redefined [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:110]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 995.367 ; gain = 245.047 ; free physical = 1537 ; free virtual = 5636
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Z_system_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'Z_system' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/synth/Z_system_axi_ethernet_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/hdl/bd_0.v:12]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_buf_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:166]
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:31731' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:387]
INFO: [Synth 8-638] synthesizing module 'axi_ethernet_buffer_v2_0__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:31913]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT0' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32177]
INFO: [Synth 8-638] synthesizing module 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1163]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'data_sync' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1206]
INFO: [Synth 8-638] synthesizing module 'sync_block__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:285]
INFO: [Synth 8-113] binding component instance 'data_sync0_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:321]
INFO: [Synth 8-113] binding component instance 'data_sync1_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:333]
INFO: [Synth 8-113] binding component instance 'data_sync2_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:345]
INFO: [Synth 8-113] binding component instance 'data_sync3_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:357]
INFO: [Synth 8-113] binding component instance 'data_sync4_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:369]
INFO: [Synth 8-113] binding component instance 'data_sync5_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:381]
INFO: [Synth 8-113] binding component instance 'data_sync6_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-113] binding component instance 'data_sync7_i' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'sync_block__parameterized0' (3#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_pulse_clk_cross' (4#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1163]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT1' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32187]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT2' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32197]
INFO: [Synth 8-3491] module 'reset_combiner' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11036' bound to instance 'COMBINE_RESETS' of component 'reset_combiner' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32208]
INFO: [Synth 8-638] synthesizing module 'reset_combiner__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11069]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXCLIENT' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11271]
INFO: [Synth 8-638] synthesizing module 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:692]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:486' bound to instance 'ClkA_reset_inst' of component 'sync_reset' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:702]
INFO: [Synth 8-638] synthesizing module 'sync_reset__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:503]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:504]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:504]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:505]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:505]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:506]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:506]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:507]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:507]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:508]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:508]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:509]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:509]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:510]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:510]
INFO: [Synth 8-256] done synthesizing module 'sync_reset__parameterized0' (5#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:503]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:486' bound to instance 'ClkB_reset_inst' of component 'sync_reset' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_reset_clk_cross' (6#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:692]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXCLIENT' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11285]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_GTX' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11299]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11316]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11330]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11344]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11358]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11375]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11388]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11401]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXC_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11417]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXC_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11430]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'RXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11446]
INFO: [Synth 8-256] done synthesizing module 'reset_combiner__parameterized0' (7#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11069]
INFO: [Synth 8-3491] module 'registers' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30165' bound to instance 'I_REGISTERS' of component 'registers' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32265]
INFO: [Synth 8-638] synthesizing module 'registers__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30222]
INFO: [Synth 8-3491] module 'reg_cr' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10503' bound to instance 'CR_I' of component 'reg_cr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30432]
INFO: [Synth 8-638] synthesizing module 'reg_cr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10520]
INFO: [Synth 8-256] done synthesizing module 'reg_cr' (8#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10520]
INFO: [Synth 8-3491] module 'reg_tp' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9691' bound to instance 'TP_I' of component 'reg_tp' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30445]
INFO: [Synth 8-638] synthesizing module 'reg_tp' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9708]
INFO: [Synth 8-256] done synthesizing module 'reg_tp' (9#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9708]
INFO: [Synth 8-3491] module 'reg_ifgp' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10183' bound to instance 'IFGP_I' of component 'reg_ifgp' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30458]
INFO: [Synth 8-638] synthesizing module 'reg_ifgp' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10199]
INFO: [Synth 8-256] done synthesizing module 'reg_ifgp' (10#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10199]
INFO: [Synth 8-3491] module 'reg_is' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9858' bound to instance 'IS_I' of component 'reg_is' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30470]
INFO: [Synth 8-638] synthesizing module 'reg_is' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9875]
INFO: [Synth 8-256] done synthesizing module 'reg_is' (11#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9875]
INFO: [Synth 8-3491] module 'reg_ip' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10021' bound to instance 'IP_I' of component 'reg_ip' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30483]
INFO: [Synth 8-638] synthesizing module 'reg_ip' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10038]
INFO: [Synth 8-256] done synthesizing module 'reg_ip' (12#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10038]
INFO: [Synth 8-3491] module 'reg_ie' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10343' bound to instance 'IE_I' of component 'reg_ie' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30496]
INFO: [Synth 8-638] synthesizing module 'reg_ie' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10359]
INFO: [Synth 8-256] done synthesizing module 'reg_ie' (13#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10359]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TTAG_I' of component 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30508]
INFO: [Synth 8-638] synthesizing module 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10694]
INFO: [Synth 8-256] done synthesizing module 'reg_32b' (14#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10694]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'RTAG_I' of component 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30520]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'UAWL_I' of component 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30532]
INFO: [Synth 8-3491] module 'reg_16bl' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10845' bound to instance 'UAWU_I' of component 'reg_16bl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30544]
INFO: [Synth 8-638] synthesizing module 'reg_16bl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10862]
INFO: [Synth 8-256] done synthesizing module 'reg_16bl' (15#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10862]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TPID0_I' of component 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30556]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TPID1_I' of component 'reg_32b' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30568]
INFO: [Synth 8-256] done synthesizing module 'registers__parameterized0' (16#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30222]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (17#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (18#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (19#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-3491] module 'addr_response_shim' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27300' bound to instance 'I_ADDR_SHIM' of component 'addr_response_shim' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32440]
INFO: [Synth 8-638] synthesizing module 'addr_response_shim__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27343]
INFO: [Synth 8-256] done synthesizing module 'addr_response_shim__parameterized0' (20#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27343]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_rx_mac_config' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32498]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_tx_mac_config' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32508]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_axi_str_config' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32518]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TAG_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32530]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized0' (21#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TPID0_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32542]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TPID1_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32554]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'UAWL_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32566]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'UAWU_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32578]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized2' (21#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'RAF_REG_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized4' (21#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32603]
INFO: [Synth 8-3491] module 'bus_and_enable_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:948' bound to instance 'TX_PAUSE_FRAME_CROSS_I' of component 'bus_and_enable_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32716]
INFO: [Synth 8-638] synthesizing module 'bus_and_enable_clk_cross__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:967]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'data_sync' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1013]
INFO: [Synth 8-256] done synthesizing module 'bus_and_enable_clk_cross__parameterized0' (22#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:967]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TX_IFGP_CROSS_I' of component 'bus_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32734]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized6' (22#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'TXCLCLK2AXICLK_ISR_1' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32747]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'TXCLCLK2AXICLK_ISR_5' of component 'actv_hi_pulse_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32758]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'RXCLCLK2AXICLK_ISR_6' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32769]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'CLK2AXICLK_ISR_7' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32778]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'TXCLCLK2AXICLK_ISR_8' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32787]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXITX_2_TXCLIENT_FSM_GO' of component 'actv_hi_reset_clk_cross' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32876]
INFO: [Synth 8-3491] module 'rx_if' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28868' bound to instance 'RCV_INTFCE_I' of component 'rx_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32899]
INFO: [Synth 8-638] synthesizing module 'rx_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28947]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29172]
INFO: [Synth 8-3491] module 'rx_mem_if' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28332' bound to instance 'RX_DP_MEM_IF_I' of component 'rx_mem_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29323]
INFO: [Synth 8-638] synthesizing module 'rx_mem_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28375]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (23#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18343]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18344]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18389]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (24#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (25#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (26#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (27#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (28#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (29#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (30#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18343]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18344]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18389]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (31#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'rx_mem_if__parameterized0' (32#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28375]
INFO: [Synth 8-3491] module 'rx_emac_if' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5013' bound to instance 'RX_EMAC_IF_I' of component 'rx_emac_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29362]
INFO: [Synth 8-638] synthesizing module 'rx_emac_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5089]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Synth 8-3491] module 'sync_block' declared at '/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:6840]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net saveExtendedMulticastReject in module/entity rx_emac_if__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5323]
WARNING: [Synth 8-3848] Net rxCsumVld in module/entity rx_emac_if__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5319]
INFO: [Synth 8-256] done synthesizing module 'rx_emac_if__parameterized0' (33#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5089]
INFO: [Synth 8-638] synthesizing module 'rx_axistream_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:8372]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:8749]
INFO: [Synth 8-638] synthesizing module 'basic_sfifo_fg__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1383]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (34#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (35#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (36#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (37#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (38#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare' (39#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (40#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (41#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (42#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (43#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (44#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (45#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (46#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (47#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (48#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (49#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (50#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (51#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (52#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'basic_sfifo_fg__parameterized0' (53#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1383]
INFO: [Synth 8-256] done synthesizing module 'rx_axistream_if__parameterized0' (54#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:8372]
INFO: [Synth 8-256] done synthesizing module 'rx_if__parameterized0' (55#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28947]
INFO: [Synth 8-638] synthesizing module 'tx_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29726]
INFO: [Synth 8-638] synthesizing module 'tx_axistream_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:26939]
INFO: [Synth 8-638] synthesizing module 'tx_basic_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:23655]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:24808]
INFO: [Synth 8-4471] merging register 'txc_we_reg' into 'Axi_Str_TxC_2_Mem_We_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:24398]
INFO: [Synth 8-256] done synthesizing module 'tx_basic_if__parameterized0' (56#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:23655]
INFO: [Synth 8-256] done synthesizing module 'tx_axistream_if__parameterized0' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:26939]
INFO: [Synth 8-638] synthesizing module 'tx_mem_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27941]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18344]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18389]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (57#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:106204]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:106205]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:106250]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (58#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tx_mem_if__parameterized0' (59#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27941]
INFO: [Synth 8-638] synthesizing module 'tx_emac_if__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:25681]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:25838]
INFO: [Synth 8-256] done synthesizing module 'tx_emac_if__parameterized0' (60#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:25681]
INFO: [Synth 8-256] done synthesizing module 'tx_if__parameterized0' (61#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29726]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernet_buffer_v2_0__parameterized0' (62#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:31913]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_buf_0' (63#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_0_eth_buf_0' requires 102 connections, but only 97 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/hdl/bd_0.v:293]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.v:67]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_support' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_support_clocking' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_clocking.v:67]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (64#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:616]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (65#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:616]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_support_clocking' (66#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_clocking.v:67]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_support_resets' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_resets.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block_reset_sync' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_reset_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'FDPE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2954]
INFO: [Synth 8-256] done synthesizing module 'FDPE' (67#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2954]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block_reset_sync' (68#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_reset_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block_sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (69#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block_sync_block' (70#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_support_resets' (71#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_resets.v:57]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (72#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_block.v:117]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_clk_en_gen' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_clk_en_gen' (73#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_rgmii_v2_0_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_0_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (74#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (75#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (76#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (77#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (78#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-256] done synthesizing module 'BUFR' (79#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (80#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12123]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (81#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12123]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_rgmii_v2_0_if' (82#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_0_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_axi4_lite_ipif_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_axi_lite_ipif' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_slave_attachment' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_address_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_address_decoder' (83#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_counter_f' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_counter_f' (84#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_slave_attachment' (85#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_axi_lite_ipif' (86#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_axi4_lite_ipif_wrapper' (87#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_vector_decode' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_vector_decode' (88#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:17168]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1522]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1523]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1523]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1524]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1524]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1525]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1525]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1526]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1526]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1527]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1527]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1528]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1528]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1529]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1529]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset' (89#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1522]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_tx' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7446]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7476]
INFO: [Synth 8-4471] merging register 'hd_tieoff.force_quiet_reg' into 'hd_tieoff.extension_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7904]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_tx' (90#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7446]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_rx' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7101]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_rx' (91#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7101]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_ipic_mux' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14242]
INFO: [Synth 8-155] case statement is not full and has no default [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14424]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_ipic_mux' (92#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:14242]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15494]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf' (93#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15494]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_axi_intf' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15121]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15190]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_axi_intf' (94#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15121]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_control' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9969]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8286]
INFO: [Synth 8-3936] Found unconnected internal register 'data_valid_shift_reg' and it is trimmed from '9' to '8' bits. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8435]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_cntl' (95#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8286]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9402]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (96#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (96#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (96#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (96#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (96#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_cntl' (97#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9402]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8812]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8906]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].pri_state_reg[1][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].pri_state_reg[2][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].pri_state_reg[3][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].pri_state_reg[4][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].pri_state_reg[5][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].pri_state_reg[6][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].pri_state_reg[7][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9059]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl' (98#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8812]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_sync_req' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7975]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_sync_req' (99#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:7975]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_pause' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8079]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1679]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1706]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1718]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1730]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1742]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1754]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block' (100#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1679]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_pause' (101#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8079]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_control' (102#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9969]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:6435]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:6493]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:6507]
INFO: [Synth 8-638] synthesizing module 'CRC_64_32' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'CC8CE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'X36_1I4' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:602]
INFO: [Synth 8-113] binding component instance 'X36_1I26' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:608]
INFO: [Synth 8-113] binding component instance 'X36_1I233' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:614]
INFO: [Synth 8-113] binding component instance 'X36_1I246' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:620]
INFO: [Synth 8-113] binding component instance 'X36_1I263' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:626]
INFO: [Synth 8-113] binding component instance 'X36_1I276' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:633]
INFO: [Synth 8-113] binding component instance 'X36_1I289' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:640]
INFO: [Synth 8-113] binding component instance 'X36_1I956' to cell 'LUT2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:647]
INFO: [Synth 8-113] binding component instance 'X36_1I923' to cell 'VCC' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:656]
INFO: [Synth 8-113] binding component instance 'X36_1I886' to cell 'GND' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:659]
INFO: [Synth 8-113] binding component instance 'X36_1I285' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:662]
INFO: [Synth 8-113] binding component instance 'X36_1I272' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:668]
INFO: [Synth 8-113] binding component instance 'X36_1I259' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:674]
INFO: [Synth 8-113] binding component instance 'X36_1I298' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:680]
INFO: [Synth 8-113] binding component instance 'X36_1I6' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:686]
INFO: [Synth 8-113] binding component instance 'X36_1I28' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:691]
INFO: [Synth 8-113] binding component instance 'X36_1I226' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:696]
INFO: [Synth 8-113] binding component instance 'X36_1I239' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:701]
INFO: [Synth 8-113] binding component instance 'X36_1I252' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:706]
INFO: [Synth 8-113] binding component instance 'X36_1I265' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:711]
INFO: [Synth 8-113] binding component instance 'X36_1I278' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:716]
INFO: [Synth 8-113] binding component instance 'X36_1I291' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:721]
INFO: [Synth 8-113] binding component instance 'X36_1I237' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:726]
INFO: [Synth 8-113] binding component instance 'X36_1I250' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:733]
INFO: [Synth 8-113] binding component instance 'X36_1I224' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:740]
INFO: [Synth 8-113] binding component instance 'X36_1I35' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:747]
INFO: [Synth 8-113] binding component instance 'X36_1I36' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:754]
INFO: [Synth 8-256] done synthesizing module 'CC8CE' (103#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'FF1' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1324]
INFO: [Synth 8-113] binding component instance 'FF2' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1341]
INFO: [Synth 8-113] binding component instance 'FF3' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1358]
INFO: [Synth 8-113] binding component instance 'FF4' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'CC2CE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:840]
INFO: [Synth 8-113] binding component instance 'X36_1I4' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:863]
INFO: [Synth 8-113] binding component instance 'X36_1I956' to cell 'LUT2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:870]
INFO: [Synth 8-113] binding component instance 'X36_1I923' to cell 'VCC' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:880]
INFO: [Synth 8-113] binding component instance 'X36_1I886' to cell 'GND' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:884]
INFO: [Synth 8-113] binding component instance 'X36_1I298' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:888]
INFO: [Synth 8-113] binding component instance 'X36_1I6' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:895]
INFO: [Synth 8-113] binding component instance 'X36_1I28' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:901]
INFO: [Synth 8-113] binding component instance 'X36_1I35' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:907]
INFO: [Synth 8-113] binding component instance 'X36_1I36' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:914]
INFO: [Synth 8-256] done synthesizing module 'CC2CE' (104#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:840]
INFO: [Synth 8-113] binding component instance 'FF5' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1392]
INFO: [Synth 8-113] binding component instance 'X36_1I6' to cell 'XORCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1404]
INFO: [Synth 8-113] binding component instance 'X36_1I36' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1409]
INFO: [Synth 8-113] binding component instance 'X36_1I4' to cell 'MUXCY' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1416]
INFO: [Synth 8-113] binding component instance 'X36_1I956' to cell 'LUT2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1422]
INFO: [Synth 8-113] binding component instance 'FF6' to cell 'FDCE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1431]
INFO: [Synth 8-256] done synthesizing module 'CRC_64_32' (105#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1679]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1706]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1718]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1730]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1742]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1754]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block__parameterized1' (105#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1679]
INFO: [Synth 8-638] synthesizing module 'TX_STATE_MACH__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:2591]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:2745]
INFO: [Synth 8-638] synthesizing module 'CRC32_8' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'CRC32_8' (106#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'TX_STATE_MACH__parameterized0' (107#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:2591]
INFO: [Synth 8-113] binding component instance 'BYTECNTSRL' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:6967]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx' (108#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:6435]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9417]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9523]
INFO: [Synth 8-113] binding component instance 'DELAY_BROADCASTADDRESSMATCH' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9800]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9904]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV1' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9921]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV2' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9934]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_ERR' to cell 'SRL16E' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9948]
INFO: [Synth 8-638] synthesizing module 'STATE_MACHINES' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:7938]
INFO: [Synth 8-256] done synthesizing module 'STATE_MACHINES' (109#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:7938]
INFO: [Synth 8-638] synthesizing module 'DECODE_FRAME' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:8373]
INFO: [Synth 8-256] done synthesizing module 'DECODE_FRAME' (110#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:8373]
INFO: [Synth 8-638] synthesizing module 'PARAM_CHECK__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:8898]
INFO: [Synth 8-256] done synthesizing module 'PARAM_CHECK__parameterized0' (111#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:8898]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx' (112#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:9417]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_management' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:11630]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_config' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:10501]
INFO: [Synth 8-4471] merging register 'pause_quanta_bus_reg[31:0]' into 'read_data_reg[31:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:11026]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_config' (113#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:10501]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_miim' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:11391]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_miim' (114#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:11391]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_management' (115#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:11630]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_int_ctrl' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:16084]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_int_ctrl' (116#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:16084]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_statistics_core' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11478]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11625]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'pre_accumulator' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11195]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1522]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset__parameterized1' (116#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1522]
INFO: [Synth 8-256] done synthesizing module 'pre_accumulator' (117#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11195]
INFO: [Synth 8-638] synthesizing module 'increment_controller' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11024]
INFO: [Synth 8-256] done synthesizing module 'increment_controller' (118#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11024]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_statistics_core' (119#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:11478]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter_wrap' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13779]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:12338]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_compare' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:12003]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (120#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized2' (120#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_compare' (121#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:12003]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (121#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (122#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (122#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (122#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (122#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (123#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter' (124#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:12338]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter_wrap' (125#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13779]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3' (126#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:17168]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block' (127#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_block.v:117]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_support' (128#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support.v:66]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0' (129#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.v:67]
WARNING: [Synth 8-350] instance 'eth_mac' of module 'bd_0_eth_mac_0' requires 62 connections, but only 54 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/hdl/bd_0.v:391]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (130#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/hdl/bd_0.v:12]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_0_0' (131#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/synth/Z_system_axi_ethernet_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_0_dma_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/synth/Z_system_axi_ethernet_0_dma_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (132#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (133#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (134#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (135#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (136#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (137#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (138#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (139#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (140#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (141#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:261]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:304]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:322]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (142#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (143#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (144#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (145#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (146#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (147#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (148#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (149#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (150#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (151#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (152#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (153#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (154#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (155#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (156#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (157#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (158#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (158#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (159#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (160#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (161#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (162#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (163#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (164#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (165#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (166#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (166#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (167#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (168#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (169#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (170#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (171#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (171#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (171#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (171#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (172#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (173#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (174#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (175#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (176#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (177#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (178#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (179#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (180#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (180#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (180#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (180#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (181#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (182#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (183#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (184#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (184#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (185#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (186#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (187#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (187#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (188#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (189#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (190#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (191#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (192#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (193#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (193#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (194#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (195#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (196#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (197#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (198#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2161]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2208]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2255]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (199#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (200#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (201#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (201#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (201#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (202#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1966]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2194]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2241]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2288]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (203#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (204#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (205#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (206#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (206#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (206#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (206#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (206#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (207#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-4471] merging register 'sig_sm_pop_cmd_fifo_reg' into 'sig_sm_ld_dre_cmd_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_sf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_sf.vhd:232]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (208#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_sf' (209#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_sf.vhd:232]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (209#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (210#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (211#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (212#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (213#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (214#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (215#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_0_dma_0' (216#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/synth/Z_system_axi_ethernet_0_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_0_dma' of module 'Z_system_axi_ethernet_0_dma_0' requires 106 connections, but only 105 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:861]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_1_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/synth/Z_system_axi_ethernet_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/hdl/bd_1.v:12]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_buf_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_buf_0' (217#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_1_eth_buf_0' requires 102 connections, but only 97 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/hdl/bd_1.v:285]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_block.v:117]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_block_sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/common/bd_1_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_block_sync_block' (218#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/common/bd_1_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_clk_en_gen' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_clk_en_gen' (219#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_rgmii_v2_0_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/physical/bd_1_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_rgmii_v2_0_if' (220#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/physical/bd_1_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_axi4_lite_ipif_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_axi_lite_ipif' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_slave_attachment' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_address_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_address_decoder' (221#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_counter_f' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_counter_f' (222#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_slave_attachment' (223#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_axi_lite_ipif' (224#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_axi4_lite_ipif_wrapper' (225#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/axi_ipif/bd_1_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_1_eth_mac_0_vector_decode' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/statistics/bd_1_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_vector_decode' (226#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/statistics/bd_1_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0_block' (227#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_block.v:117]
INFO: [Synth 8-256] done synthesizing module 'bd_1_eth_mac_0' (228#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.v:66]
WARNING: [Synth 8-350] instance 'eth_mac' of module 'bd_1_eth_mac_0' requires 60 connections, but only 52 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/hdl/bd_1.v:383]
INFO: [Synth 8-256] done synthesizing module 'bd_1' (229#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/hdl/bd_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_1_0' (230#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/synth/Z_system_axi_ethernet_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_1_dma_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/synth/Z_system_axi_ethernet_1_dma_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_1_dma_0' (231#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/synth/Z_system_axi_ethernet_1_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_1_dma' of module 'Z_system_axi_ethernet_1_dma_0' requires 106 connections, but only 105 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1025]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_2_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/synth/Z_system_axi_ethernet_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/hdl/bd_2.v:12]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_buf_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_buf_0' (232#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_2_eth_buf_0' requires 102 connections, but only 97 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/hdl/bd_2.v:285]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_block.v:117]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_block_sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/common/bd_2_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_block_sync_block' (233#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/common/bd_2_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_clk_en_gen' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_clk_en_gen' (234#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_rgmii_v2_0_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/physical/bd_2_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_rgmii_v2_0_if' (235#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/physical/bd_2_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_axi4_lite_ipif_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_axi_lite_ipif' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_slave_attachment' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_address_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_address_decoder' (236#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_counter_f' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_counter_f' (237#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_slave_attachment' (238#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_axi_lite_ipif' (239#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_axi4_lite_ipif_wrapper' (240#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/axi_ipif/bd_2_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_2_eth_mac_0_vector_decode' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/statistics/bd_2_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_vector_decode' (241#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/statistics/bd_2_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0_block' (242#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_block.v:117]
INFO: [Synth 8-256] done synthesizing module 'bd_2_eth_mac_0' (243#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.v:66]
WARNING: [Synth 8-350] instance 'eth_mac' of module 'bd_2_eth_mac_0' requires 60 connections, but only 52 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/hdl/bd_2.v:383]
INFO: [Synth 8-256] done synthesizing module 'bd_2' (244#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/hdl/bd_2.v:12]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_2_0' (245#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/synth/Z_system_axi_ethernet_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_2_dma_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/synth/Z_system_axi_ethernet_2_dma_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_2_dma_0' (246#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/synth/Z_system_axi_ethernet_2_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_2_dma' of module 'Z_system_axi_ethernet_2_dma_0' requires 106 connections, but only 105 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1189]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_3_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/synth/Z_system_axi_ethernet_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/hdl/bd_3.v:12]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_buf_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_buf_0' (247#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_3_eth_buf_0' requires 102 connections, but only 97 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/hdl/bd_3.v:285]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_block.v:117]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_block_sync_block' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/common/bd_3_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_block_sync_block' (248#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/common/bd_3_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_clk_en_gen' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_clk_en_gen' (249#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clk_en_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_rgmii_v2_0_if' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/physical/bd_3_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_rgmii_v2_0_if' (250#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/physical/bd_3_eth_mac_0_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_axi4_lite_ipif_wrapper' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_axi_lite_ipif' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_slave_attachment' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_address_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_address_decoder' (251#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_counter_f' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_counter_f' (252#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_slave_attachment' (253#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_axi_lite_ipif' (254#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_axi4_lite_ipif_wrapper' (255#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/axi_ipif/bd_3_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_3_eth_mac_0_vector_decode' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/statistics/bd_3_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_vector_decode' (256#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/statistics/bd_3_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0_block' (257#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_block.v:117]
INFO: [Synth 8-256] done synthesizing module 'bd_3_eth_mac_0' (258#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.v:66]
WARNING: [Synth 8-350] instance 'eth_mac' of module 'bd_3_eth_mac_0' requires 60 connections, but only 52 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/hdl/bd_3.v:383]
INFO: [Synth 8-256] done synthesizing module 'bd_3' (259#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/hdl/bd_3.v:12]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_3_0' (260#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/synth/Z_system_axi_ethernet_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_ethernet_3_dma_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/synth/Z_system_axi_ethernet_3_dma_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_ethernet_3_dma_0' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/synth/Z_system_axi_ethernet_3_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_3_dma' of module 'Z_system_axi_ethernet_3_dma_0' requires 106 connections, but only 105 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1353]
INFO: [Synth 8-638] synthesizing module 'Z_system_axi_mem_intercon_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:2092]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15U9JXM' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:5644]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_pc_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_0/synth/Z_system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (261#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (262#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (263#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (264#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (265#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (266#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (267#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (268#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (269#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_pc_0' (270#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_0/synth/Z_system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15U9JXM' (271#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:5644]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_V2B5NS' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7382]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/synth/Z_system_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (272#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (273#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (273#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (273#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (273#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (274#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (275#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (276#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (277#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (278#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (278#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (279#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (280#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (281#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_0' (282#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/synth/Z_system_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_0' requires 72 connections, but only 70 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7648]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_V2B5NS' (283#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7382]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZP3MH5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7721]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/synth/Z_system_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (283#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (283#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (283#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_1' (284#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/synth/Z_system_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_1' requires 34 connections, but only 33 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7851]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZP3MH5' (285#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7721]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_TG3V8R' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7887]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/synth/Z_system_auto_us_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (285#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized1 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' (285#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (285#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_2' (286#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/synth/Z_system_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_2' requires 40 connections, but only 39 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8041]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_TG3V8R' (287#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7887]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1110OP6' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8083]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_3' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/synth/Z_system_auto_us_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_3' (288#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/synth/Z_system_auto_us_3.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_3' requires 72 connections, but only 70 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8349]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1110OP6' (289#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8083]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_RUJ7U6' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8422]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_4' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/synth/Z_system_auto_us_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_4' (290#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/synth/Z_system_auto_us_4.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_4' requires 34 connections, but only 33 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8552]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_RUJ7U6' (291#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8422]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_12L18JZ' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8588]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_5' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/synth/Z_system_auto_us_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_5' (292#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/synth/Z_system_auto_us_5.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_5' requires 40 connections, but only 39 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8742]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_12L18JZ' (293#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8588]
INFO: [Synth 8-638] synthesizing module 's06_couplers_imp_R2A1GT' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8784]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_6' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/synth/Z_system_auto_us_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_6' (294#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/synth/Z_system_auto_us_6.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_6' requires 72 connections, but only 70 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9050]
INFO: [Synth 8-256] done synthesizing module 's06_couplers_imp_R2A1GT' (295#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:8784]
INFO: [Synth 8-638] synthesizing module 's07_couplers_imp_13MXZPO' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9123]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_7' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/synth/Z_system_auto_us_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_7' (296#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/synth/Z_system_auto_us_7.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_7' requires 34 connections, but only 33 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9253]
INFO: [Synth 8-256] done synthesizing module 's07_couplers_imp_13MXZPO' (297#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9123]
INFO: [Synth 8-638] synthesizing module 's08_couplers_imp_XH2IXW' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9289]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_8' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/synth/Z_system_auto_us_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_8' (298#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/synth/Z_system_auto_us_8.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_8' requires 40 connections, but only 39 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9443]
INFO: [Synth 8-256] done synthesizing module 's08_couplers_imp_XH2IXW' (299#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9289]
INFO: [Synth 8-638] synthesizing module 's09_couplers_imp_165WD51' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9485]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_9' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/synth/Z_system_auto_us_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_9' (300#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/synth/Z_system_auto_us_9.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_9' requires 72 connections, but only 70 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9751]
INFO: [Synth 8-256] done synthesizing module 's09_couplers_imp_165WD51' (301#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9485]
INFO: [Synth 8-638] synthesizing module 's10_couplers_imp_1F2UDRK' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9824]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_10' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/synth/Z_system_auto_us_10.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_10' (302#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/synth/Z_system_auto_us_10.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_10' requires 34 connections, but only 33 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9954]
INFO: [Synth 8-256] done synthesizing module 's10_couplers_imp_1F2UDRK' (303#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9824]
INFO: [Synth 8-638] synthesizing module 's11_couplers_imp_O7PWWH' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9990]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_us_11' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/synth/Z_system_auto_us_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_us_11' (304#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/synth/Z_system_auto_us_11.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'Z_system_auto_us_11' requires 40 connections, but only 39 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:10144]
INFO: [Synth 8-256] done synthesizing module 's11_couplers_imp_O7PWWH' (305#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:9990]
INFO: [Synth 8-638] synthesizing module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_1/synth/Z_system_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (306#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (307#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (308#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (309#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (310#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (311#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (312#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (313#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (313#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (313#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (314#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (315#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized6' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized7' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized8' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized8' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized9' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized9' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized10' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized10' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized11' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized11' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized12' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized12' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized13' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized13' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized14' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized14' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (316#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (317#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '12' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (318#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (319#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (320#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (321#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'Z_system_xbar_1' (322#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_1/synth/Z_system_xbar_1.v:57]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_arready' does not match port width (12) of module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4293]
WARNING: [Synth 8-689] width (704) of port connection 's_axi_rdata' does not match port width (768) of module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4310]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_rlast' does not match port width (12) of module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4311]
WARNING: [Synth 8-689] width (22) of port connection 's_axi_rresp' does not match port width (24) of module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4313]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_rvalid' does not match port width (12) of module 'Z_system_xbar_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4314]
WARNING: [Synth 8-350] instance 'xbar' of module 'Z_system_xbar_1' requires 78 connections, but only 76 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4243]
INFO: [Synth 8-256] done synthesizing module 'Z_system_axi_mem_intercon_0' (323#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:2092]
INFO: [Synth 8-638] synthesizing module 'Z_system_processing_system7_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/synth/Z_system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (324#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (325#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (326#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (327#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/synth/Z_system_processing_system7_0_0.v:478]
INFO: [Synth 8-256] done synthesizing module 'Z_system_processing_system7_0_0' (328#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/synth/Z_system_processing_system7_0_0.v:57]
WARNING: [Synth 8-689] width (4) of port connection 'S_AXI_HP0_ARID' does not match port width (6) of module 'Z_system_processing_system7_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1827]
WARNING: [Synth 8-689] width (4) of port connection 'S_AXI_HP0_AWID' does not match port width (6) of module 'Z_system_processing_system7_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1838]
WARNING: [Synth 8-689] width (4) of port connection 'S_AXI_HP0_WID' does not match port width (6) of module 'Z_system_processing_system7_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1858]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'Z_system_processing_system7_0_0' requires 125 connections, but only 106 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:1758]
INFO: [Synth 8-638] synthesizing module 'Z_system_processing_system7_0_axi_periph_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4322]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9M1GMG' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6049]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9M1GMG' (329#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6049]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1L5AETL' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6181]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1L5AETL' (330#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6181]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_AXYMLN' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6306]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_AXYMLN' (331#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6306]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1JJ37RE' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6438]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1JJ37RE' (332#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6438]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_BE0UB2' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6563]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_BE0UB2' (333#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6563]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1J1GQ6N' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6695]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1J1GQ6N' (334#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6695]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_CFXOFH' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6820]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_CFXOFH' (335#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6820]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1I97MDO' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6952]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1I97MDO' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:6952]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OXJRQI' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7077]
INFO: [Synth 8-638] synthesizing module 'Z_system_auto_pc_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_1/synth/Z_system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (336#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (337#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (338#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (339#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (340#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (341#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (342#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (342#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (343#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (344#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (345#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (345#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (345#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (346#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (347#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (347#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'Z_system_auto_pc_1' (348#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_1/synth/Z_system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OXJRQI' (349#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:7077]
INFO: [Synth 8-638] synthesizing module 'Z_system_xbar_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_0/synth/Z_system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (350#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (351#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (351#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'Z_system_xbar_0' (352#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_0/synth/Z_system_xbar_0.v:57]
WARNING: [Synth 8-689] width (28) of port connection 'm_axi_wstrb' does not match port width (32) of module 'Z_system_xbar_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:5621]
WARNING: [Synth 8-350] instance 'xbar' of module 'Z_system_xbar_0' requires 40 connections, but only 38 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:5603]
INFO: [Synth 8-256] done synthesizing module 'Z_system_processing_system7_0_axi_periph_0' (353#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:4322]
INFO: [Synth 8-638] synthesizing module 'Z_system_xlconstant_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconstant_0_0/sim/Z_system_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (354#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'Z_system_xlconstant_0_0' (355#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconstant_0_0/sim/Z_system_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Z_system_xlconstant_0_1' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconstant_0_1/sim/Z_system_xlconstant_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'Z_system_xlconstant_0_1' (356#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconstant_0_1/sim/Z_system_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'Z_system_rst_processing_system7_0_100M_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/synth/Z_system_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (357#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (357#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (358#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (359#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (360#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (361#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'Z_system_rst_processing_system7_0_100M_0' (362#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/synth/Z_system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'Z_system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:2060]
INFO: [Synth 8-638] synthesizing module 'Z_system_util_ds_buf_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_util_ds_buf_0_0/synth/Z_system_util_ds_buf_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized0' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:114]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:96]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:101]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized0' (363#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Z_system_util_ds_buf_0_0' (364#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_util_ds_buf_0_0/synth/Z_system_util_ds_buf_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Z_system_xlconcat_0_0' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconcat_0_0/synth/Z_system_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (365#1) [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'Z_system_xlconcat_0_0' (366#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_xlconcat_0_0/synth/Z_system_xlconcat_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Z_system' (367#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system.v:12]
INFO: [Synth 8-256] done synthesizing module 'Z_system_wrapper' (368#1) [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hdl/Z_system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:31 ; elapsed = 00:12:32 . Memory (MB): peak = 1426.070 ; gain = 675.750 ; free physical = 1091 ; free virtual = 5199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:12:34 ; elapsed = 00:12:35 . Memory (MB): peak = 1426.070 ; gain = 675.750 ; free physical = 1091 ; free virtual = 5199
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Parsing XDC File [/root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:56]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:57]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_1_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:29]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:56]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:57]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_2_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:29]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:56]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:57]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_3_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:29]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:56]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:57]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Z_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Z_system_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 707 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  FDR => FDRE: 60 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 640 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2106.027 ; gain = 0.000 ; free physical = 514 ; free virtual = 4623
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:13:30 ; elapsed = 00:13:21 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 512 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:13:30 ; elapsed = 00:13:21 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 512 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Z_system_i. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for Z_system_i/util_ds_buf_0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for Z_system_i/ref_clk_fsel_RnM. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for Z_system_i/ref_clk_oe_RnM. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for Z_system_i/processing_system7_0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0/inst/eth_buf. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0/inst/eth_mac. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0_dma. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for Z_system_i/rst_processing_system7_0_100M. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for Z_system_i/processing_system7_0_axi_periph. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for Z_system_i/processing_system7_0_axi_periph/xbar. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/xbar. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1/inst/eth_buf. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1/inst/eth_mac. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1_dma. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2/inst/eth_buf. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2/inst/eth_mac. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2_dma. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3/inst/eth_buf. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3/inst/eth_mac. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3_dma. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for Z_system_i/xlconcat_0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s03_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s04_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s05_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s06_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s07_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s08_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s09_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s10_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s11_couplers/auto_us. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for Z_system_i/processing_system7_0/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0/inst/eth_buf/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0/inst/eth_mac/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_0_dma/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1/inst/eth_buf/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 188).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1/inst/eth_mac/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_1_dma/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2/inst/eth_buf/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 219).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2/inst/eth_mac/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 227).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_2_dma/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3/inst/eth_buf/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 250).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3/inst/eth_mac/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 258).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_ethernet_3_dma/U0. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 275).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 285).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 290).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 295).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 300).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 305).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 310).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 315).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 320).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 325).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 330).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 335).
Applied set_property DONT_TOUCH = true for Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst. (constraint file  /root/base_zc706/base_zc706.runs/synth_1/dont_touch.xdc, line 340).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:13:36 ; elapsed = 00:13:27 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 513 ; free virtual = 4622
---------------------------------------------------------------------------------
ROM "Intrpt" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:8640]
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if__parameterized0'
ROM "AXI_STR_RXS_VALID" won't be mapped to RAM because it is too sparse.
ROM "AXI_STR_RXS_LAST" won't be mapped to RAM because it is too sparse.
ROM "AXI_STR_RXS_DPMEM_WR_EN" won't be mapped to RAM because it is too sparse.
ROM "rxs_mem_last_read_out_ptr_true_cmb" won't be mapped to RAM because it is too sparse.
ROM "rxs_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse.
ROM "rxd_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rxs_status_word_1" won't be mapped to RAM because it is too sparse.
ROM "rxs_status_word_2" won't be mapped to RAM because it is too sparse.
ROM "rxs_status_word_3" won't be mapped to RAM because it is too sparse.
ROM "rxs_status_word_4" won't be mapped to RAM because it is too sparse.
ROM "rxs_status_word_5" won't be mapped to RAM because it is too sparse.
ROM "rxs_status_word_6" won't be mapped to RAM because it is too sparse.
ROM "rxs2rxd_frame_done" won't be mapped to RAM because it is too sparse.
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fifoWrEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rxd_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rxd_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rxd2rxs_frame_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if__parameterized0'
ROM "rx_data_packed_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rxd_addr_cntr_load" won't be mapped to RAM because it is too sparse.
ROM "rxd_addr_cntr_en" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:25422]
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_basic_if__parameterized0'
ROM "end_addr_byte_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "Axi_Str_TxD_2_Mem_We" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:26603]
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if__parameterized0'
ROM "txd_rd_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "set_start_txd_fsm" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "set_txc_addr1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "set_txc_addr2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "txc_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "txc_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'bd_0_eth_mac_0_support_resets'
ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'bd_0_eth_mac_0_slave_attachment'
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "ip2bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf'
ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'rx_av_b_tuser_reg' into 'rx_av_a_tuser_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15412]
INFO: [Synth 8-4471] merging register 'rx_ptp_tuser_reg' into 'rx_av_a_tuser_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15413]
INFO: [Synth 8-4471] merging register 'rx_legacy_tuser_reg' into 'rx_av_a_tuser_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:15414]
INFO: [Synth 8-4471] merging register 'priority_counter[1].tvalid_int_reg[1:1]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[2].tvalid_int_reg[2:2]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[3].tvalid_int_reg[3:3]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[4].tvalid_int_reg[4:4]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[5].tvalid_int_reg[5:5]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[6].tvalid_int_reg[6:6]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
INFO: [Synth 8-4471] merging register 'priority_counter[7].tvalid_int_reg[7:7]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:8741]
ROM "pause_value" won't be mapped to RAM because it is too sparse.
ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse.
ROM "check_opcode" won't be mapped to RAM because it is too sparse.
ROM "pause_req_int" won't be mapped to RAM because it is too sparse.
ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse.
ROM "state_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "data_avail_control" won't be mapped to RAM because it is too sparse.
ROM "sample_int" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'priority_fsm[0].priority_req_reg[0:0]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].quanta_low_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].priority_req_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].quanta_low_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].priority_req_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].quanta_low_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].priority_req_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].quanta_low_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].priority_req_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].quanta_low_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].priority_req_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].quanta_low_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].priority_req_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].quanta_low_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9061]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].priority_req_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:9060]
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl'
ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "pfc_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "MAX_LENGTH_ERR" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'int_rx_inband_ts_enable_reg' into 'int_rx_half_duplex_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:10834]
INFO: [Synth 8-4471] merging register 'int_tx_inband_cf_enable_reg' into 'int_tx_half_duplex_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:10835]
INFO: [Synth 8-4471] merging register 'int_rx_priority_en_reg[7:0]' into 'int_tx_priority_en_reg[7:0]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:10841]
ROM "int_rx_en" won't be mapped to RAM because it is too sparse.
ROM "int_rx_frame_enable" won't be mapped to RAM because it is too sparse.
ROM "int_rx_pause_ad" won't be mapped to RAM because it is too sparse.
ROM "int_tx_en" won't be mapped to RAM because it is too sparse.
ROM "int_tx_frame_enable" won't be mapped to RAM because it is too sparse.
ROM "int_fc_en" won't be mapped to RAM because it is too sparse.
ROM "int_ma_clk_divide" won't be mapped to RAM because it is too sparse.
ROM "int_ma_mdio_phyad" won't be mapped to RAM because it is too sparse.
ROM "int_ma_tx_data" won't be mapped to RAM because it is too sparse.
ROM "int_tx_latency_adjust" won't be mapped to RAM because it is too sparse.
ROM "int_speed" won't be mapped to RAM because it is too sparse.
ROM "mdio_data" won't be mapped to RAM because it is too sparse.
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "done" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'rx_filter_match_reg[4:4]' into 'configurable_match_cap_reg[4:4]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13350]
INFO: [Synth 8-4471] merging register 'ram_compare_wr_reg[4:4]' into 'ram_field_wr_reg[4:4]' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13602]
INFO: [Synth 8-4471] merging register 'rx_av_a_match_reg' into 'rx_ptp_match_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13335]
INFO: [Synth 8-4471] merging register 'rx_av_b_match_reg' into 'rx_ptp_match_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.v:13336]
ROM "unicast_match_cap" won't be mapped to RAM because it is too sparse.
ROM "ram_field_wr_uc" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse.
ROM "ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "dest0" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:783]
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_sf.vhd:1297]
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:368]
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'bd_1_eth_mac_0_slave_attachment'
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'bd_2_eth_mac_0_slave_attachment'
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'bd_3_eth_mac_0_slave_attachment'
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "rx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "tx_mult_64" won't be mapped to RAM because it is too sparse.
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address12" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address13" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address14" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address15" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address16" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address17" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address18" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address19" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address20" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address21" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address22" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address23" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "decode_address24" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if__parameterized0'
WARNING: [Synth 8-3848] Net saveExtendedMulticastReject in module/entity rx_emac_if__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5323]
WARNING: [Synth 8-3848] Net rxCsumVld in module/entity rx_emac_if__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:5319]
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'sequential' in module 'tx_basic_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'sequential' in module 'bd_0_eth_mac_0_support_resets'
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'bd_0_eth_mac_0_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf'
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl'
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'bd_1_eth_mac_0_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'bd_2_eth_mac_0_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'bd_3_eth_mac_0_slave_attachment'
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized1 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:96]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:101]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized0 does not have driver. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_0/67f6ee1f/hdl/vhdl/util_ds_buf.vhd:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:51 ; elapsed = 00:13:42 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 512 ; free virtual = 4621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0 |           4|     14428|
|2     |bd_0_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|3     |tri_mode_ethernet_mac_v8_3               |           4|     10346|
|4     |bd_0_eth_mac_0_block__GC0                |           1|       885|
|5     |bd_0_eth_mac_0_support__GC0              |           1|        50|
|6     |axi_dma__parameterized0                  |           4|     18697|
|7     |bd_1_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|8     |bd_1_eth_mac_0_block__GC0                |           1|       885|
|9     |bd_2_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|10    |bd_2_eth_mac_0_block__GC0                |           1|       885|
|11    |bd_3_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|12    |bd_3_eth_mac_0_block__GC0                |           1|       885|
|13    |Z_system__GC0                            |           1|     39960|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:13:53 ; elapsed = 00:13:44 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 512 ; free virtual = 4621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst0_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:537]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst1_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:546]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst2_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:547]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst3_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:548]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst4_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:549]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst0_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:537]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst1_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:546]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst2_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:547]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst3_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:548]
INFO: [Synth 8-4471] merging register 'AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst4_reg' into 'AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:549]
ROM "IP_I/Intrpt" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'gen_sample_tx_mac_config/ClkASignalInReg_reg' into 'gen_sample_rx_mac_config/ClkASignalInReg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1180]
INFO: [Synth 8-4471] merging register 'gen_sample_axi_str_config/ClkASignalInReg_reg' into 'gen_sample_rx_mac_config/ClkASignalInReg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1180]
ROM "rx/pause_value" won't be mapped to RAM because it is too sparse.
ROM "rx/bad_fc_opcode_int" won't be mapped to RAM because it is too sparse.
ROM "rx/pause_req_int" won't be mapped to RAM because it is too sparse.
ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "FRAME_CHECKER/EQUAL" won't be mapped to RAM because it is too sparse.
ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "EQUAL" won't be mapped to RAM because it is too sparse.
ROM "conf/int_rx_pause_ad" won't be mapped to RAM because it is too sparse.
ROM "conf/int_rx_en" won't be mapped to RAM because it is too sparse.
ROM "conf/int_tx_en" won't be mapped to RAM because it is too sparse.
ROM "conf/int_fc_en" won't be mapped to RAM because it is too sparse.
ROM "conf/int_speed" won't be mapped to RAM because it is too sparse.
ROM "conf/int_rx_frame_enable" won't be mapped to RAM because it is too sparse.
ROM "conf/int_tx_frame_enable" won't be mapped to RAM because it is too sparse.
ROM "conf/int_tx_latency_adjust" won't be mapped to RAM because it is too sparse.
ROM "conf/int_ma_clk_divide" won't be mapped to RAM because it is too sparse.
ROM "conf/int_ma_mdio_phyad" won't be mapped to RAM because it is too sparse.
ROM "conf/int_ma_tx_data" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1556]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1565]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst2_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1566]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst3_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst3_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1567]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst4_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst4_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1568]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1584]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1556]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1565]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst2_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1566]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst3_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst3_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1567]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst4_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst4_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1568]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3_rfs.vhd:1584]
ROM "done" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/broadcast_byte_match" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_field_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_compare_wr" won't be mapped to RAM because it is too sparse.
ROM "address_filter_inst/ram_compare_wr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:271]
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'updt_data_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:728]
INFO: [Synth 8-4471] merging register 'GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:14:02 ; elapsed = 00:13:53 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 513 ; free virtual = 4622
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:14:02 ; elapsed = 00:13:53 . Memory (MB): peak = 2106.027 ; gain = 1355.707 ; free physical = 513 ; free virtual = 4622

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0 |           4|     14562|
|2     |bd_0_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|3     |tri_mode_ethernet_mac_v8_3               |           4|     10800|
|4     |bd_0_eth_mac_0_block__GC0                |           1|       948|
|5     |bd_0_eth_mac_0_support__GC0              |           1|        50|
|6     |axi_dma__parameterized0                  |           4|     14924|
|7     |bd_1_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|8     |bd_1_eth_mac_0_block__GC0                |           1|       948|
|9     |bd_2_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|10    |bd_2_eth_mac_0_block__GC0                |           1|       948|
|11    |bd_3_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|12    |bd_3_eth_mac_0_block__GC0                |           1|       948|
|13    |Z_system__GC0                            |           1|     42111|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\TX_SM1/BYTE_COUNT_reg[1][14] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_3_tx.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.eof_latch_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.first_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_3/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_3/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_2/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_2/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_1/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_1/inst/eth_mac/inst/i_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_S2MM_DMA_MNGR/\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF /\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_S2MM_DMA_MNGR/\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF /\updt_desc_reg0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\updt_desc_reg0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_S2MM_DMA_MNGR/\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM /\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\updt_desc_reg2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma__parameterized0:/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_interr_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_ii_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_ii_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tri_mode_ethernet_mac_v8_3:/\stats_block.statistics_counters /\dipa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/addr_filter_top/\address_filter_inst/avb_ram_rd_byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/flow/\pfc_tx/priority_fsm[0].quanta_low_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/addr_filter_top/\addr_regs.af_select_avb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/addr_filter_top/\addr_regs.af_select_avb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/addr_filter_top/\addr_regs.avb_select_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\man_block.managen /\conf/int_tx_latency_adjust_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\man_block.managen /\conf/int_pfc_en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/addr_filter_top/\address_filter_inst/rx_ptp_match_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\intc_control.intc /ip2bus_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\man_block.managen /\conf/ip2bus_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\man_block.managen /\mdio_enabled.phy/mdio_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/\gmii_mii_tx_gen/hd_tieoff.extension_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/flow/\rx/priority_counter[0].tvalid_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/txgen/\TX_SM1/STATUS_VECTOR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/flow/\sync_tx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/flow/\sync_rx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tri_mode_ethernet_mac_v8_3:/txgen/INT_HALF_DUPLEX_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/TX_INTFCE_I/\TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ethernet_buffer_v2_0__parameterized0:/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:15:11 ; elapsed = 00:15:02 . Memory (MB): peak = 2106.031 ; gain = 1355.711 ; free physical = 539 ; free virtual = 4648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:15:11 ; elapsed = 00:15:02 . Memory (MB): peak = 2106.031 ; gain = 1355.711 ; free physical = 539 ; free virtual = 4648
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:15:11 ; elapsed = 00:15:02 . Memory (MB): peak = 2106.031 ; gain = 1355.711 ; free physical = 539 ; free virtual = 4648

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0 |           4|      8392|
|2     |bd_0_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|3     |tri_mode_ethernet_mac_v8_3               |           4|      7848|
|4     |bd_0_eth_mac_0_block__GC0                |           1|       702|
|5     |bd_0_eth_mac_0_support__GC0              |           1|        50|
|6     |axi_dma__parameterized0                  |           4|     10174|
|7     |bd_1_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|8     |bd_1_eth_mac_0_block__GC0                |           1|       702|
|9     |bd_2_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|10    |bd_2_eth_mac_0_block__GC0                |           1|       702|
|11    |bd_3_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|12    |bd_3_eth_mac_0_block__GC0                |           1|       702|
|13    |Z_system__GC0                            |           1|     35933|
+------+-----------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:15:11 ; elapsed = 00:15:02 . Memory (MB): peak = 2106.031 ; gain = 1355.711 ; free physical = 539 ; free virtual = 4648
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty from list for constraint at line 82 of /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc:82]
WARNING: [Synth 8-3321] Empty from list for constraint at line 81 of /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc:81]
WARNING: [Synth 8-3321] Empty from list for constraint at line 81 of /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc:81]
WARNING: [Synth 8-3321] Empty from list for constraint at line 81 of /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc:81]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:28 ; elapsed = 00:15:19 . Memory (MB): peak = 2215.035 ; gain = 1464.715 ; free physical = 345 ; free virtual = 4455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:29 ; elapsed = 00:15:20 . Memory (MB): peak = 2216.031 ; gain = 1465.711 ; free physical = 344 ; free virtual = 4454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0 |           4|      8392|
|2     |bd_0_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|3     |tri_mode_ethernet_mac_v8_3               |           4|      7848|
|4     |bd_0_eth_mac_0_block__GC0                |           1|       702|
|5     |bd_0_eth_mac_0_support__GC0              |           1|        50|
|6     |axi_dma__parameterized0                  |           4|     10174|
|7     |bd_1_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|8     |bd_1_eth_mac_0_block__GC0                |           1|       702|
|9     |bd_2_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|10    |bd_2_eth_mac_0_block__GC0                |           1|       702|
|11    |bd_3_eth_mac_0_rgmii_v2_0_if__GC0        |           1|        39|
|12    |bd_3_eth_mac_0_block__GC0                |           1|       702|
|13    |Z_system__GC0                            |           1|     35933|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:22 ; elapsed = 00:16:14 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 349 ; free virtual = 4458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0    |           1|      4338|
|2     |tri_mode_ethernet_mac_v8_3                  |           1|      4745|
|3     |axi_dma__parameterized0                     |           1|      6398|
|4     |axi_ethernet_buffer_v2_0__parameterized0__4 |           1|      4338|
|5     |tri_mode_ethernet_mac_v8_3__4               |           1|      4745|
|6     |axi_dma__parameterized0__1                  |           1|      6398|
|7     |axi_ethernet_buffer_v2_0__parameterized0__5 |           1|      4338|
|8     |tri_mode_ethernet_mac_v8_3__5               |           1|      4745|
|9     |axi_dma__parameterized0__2                  |           1|      6398|
|10    |axi_ethernet_buffer_v2_0__parameterized0__6 |           1|      4338|
|11    |tri_mode_ethernet_mac_v8_3__6               |           1|      4745|
|12    |axi_dma__parameterized0__3                  |           1|      6398|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U0:S_AXI_WSTRB[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:S_AXI_WSTRB[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:S_AXI_WSTRB[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:S_AXI_WSTRB[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TKEEP[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TKEEP[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TKEEP[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TKEEP[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:AXI_STR_TXC_TDATA[24] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/root/base_zc706/base_zc706.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:27 ; elapsed = 00:16:20 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 346 ; free virtual = 4455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:28 ; elapsed = 00:16:21 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 346 ; free virtual = 4455
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |axi_ethernet_buffer_v2_0__parameterized0    |           1|      4335|
|2     |tri_mode_ethernet_mac_v8_3                  |           1|      4737|
|3     |axi_dma__parameterized0                     |           1|      6398|
|4     |axi_ethernet_buffer_v2_0__parameterized0__4 |           1|      4335|
|5     |tri_mode_ethernet_mac_v8_3__4               |           1|      4737|
|6     |axi_dma__parameterized0__1                  |           1|      6398|
|7     |axi_ethernet_buffer_v2_0__parameterized0__5 |           1|      4335|
|8     |tri_mode_ethernet_mac_v8_3__5               |           1|      4737|
|9     |axi_dma__parameterized0__2                  |           1|      6398|
|10    |axi_ethernet_buffer_v2_0__parameterized0__6 |           1|      4335|
|11    |tri_mode_ethernet_mac_v8_3__6               |           1|      4737|
|12    |axi_dma__parameterized0__3                  |           1|      6398|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:40 ; elapsed = 00:16:33 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 338 ; free virtual = 4448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |BUFGCE     |     2|
|4     |BUFIO      |     4|
|5     |BUFR       |     4|
|6     |CARRY4     |   512|
|7     |GND        |    17|
|8     |IDDR       |    20|
|9     |IDELAYCTRL |     1|
|10    |IDELAYE2   |    20|
|11    |LUT1       |  2035|
|12    |LUT2       |  3840|
|13    |LUT3       |  5865|
|14    |LUT4       |  5138|
|15    |LUT5       |  5708|
|16    |LUT6       | 10946|
|17    |MMCME2_ADV |     1|
|18    |MUXCY      |   280|
|19    |MUXCY_L    |   462|
|20    |MUXF7      |    68|
|21    |ODDR       |    24|
|22    |PS7        |     1|
|23    |RAM32M     |    27|
|24    |RAM32X1D   |     1|
|25    |RAM64M     |    88|
|26    |RAM64X1D   |   640|
|27    |RAMB18E1   |     4|
|28    |RAMB36E1   |    12|
|29    |RAMB36E1_1 |     4|
|30    |RAMB36E1_2 |     4|
|31    |SRL16      |     1|
|32    |SRL16E     |   818|
|33    |SRLC32E    |   515|
|34    |VCC        |     5|
|35    |XORCY      |   776|
|36    |FDCE       |   398|
|37    |FDPE       |   603|
|38    |FDR        |    40|
|39    |FDRE       | 39483|
|40    |FDSE       |  1312|
|41    |IBUF       |    24|
|42    |IBUFDS     |     1|
|43    |IOBUF      |     4|
|44    |OBUF       |    34|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:42 ; elapsed = 00:16:34 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 337 ; free virtual = 4446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12832 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:06 ; elapsed = 00:15:10 . Memory (MB): peak = 2228.996 ; gain = 625.625 ; free physical = 337 ; free virtual = 4446
Synthesis Optimization Complete : Time (s): cpu = 00:16:42 ; elapsed = 00:16:34 . Memory (MB): peak = 2228.996 ; gain = 1478.676 ; free physical = 337 ; free virtual = 4446
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 2667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1057 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 238 instances
  BUFGCE => BUFGCTRL: 2 instances
  FDR => FDRE: 40 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 27 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 88 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 640 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
2061 Infos, 359 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:55 ; elapsed = 00:16:47 . Memory (MB): peak = 2273.523 ; gain = 1351.137 ; free physical = 287 ; free virtual = 4396
# write_checkpoint -noxdef Z_system_wrapper.dcp
# catch { report_utilization -file Z_system_wrapper_utilization_synth.rpt -pb Z_system_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2273.527 ; gain = 0.000 ; free physical = 280 ; free virtual = 4395
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 20:22:58 2015...
