<pre>name: asicworld_code_verilog_tutorial_comment
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>

module addbit (
	a,
	b,
	ci,
	sum,
	co
);
	input a;
	input b;
	input ci;
	output sum;
	output co;
	wire a;
	wire b;
	wire ci;
	wire sum;
	wire co;
endmodule
</pre>