=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01 results\llama3.2_3b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01.sv dataset_code-complete-iccad2023/Prob006_vectorr_test.sv dataset_code-complete-iccad2023/Prob006_vectorr_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out' has 208 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 208 out of 218 samples

Simulation finished at 1090 ps
Mismatches: 208 in 218 samples


--- stderr ---
