#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May 26 18:02:11 2021
# Process ID: 3064
# Current directory: D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_system_ila_0_synth_1
# Command line: vivado.exe -log design_CPU_System_system_ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_CPU_System_system_ila_0.tcl
# Log file: D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_system_ila_0_synth_1/design_CPU_System_system_ila_0.vds
# Journal file: D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_system_ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_CPU_System_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 407.582 ; gain = 197.301
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_system_ila_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/synth/design_CPU_System_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_addd' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/hdl/bd_addd.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_addd_g_inst_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_1/synth/bd_addd_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_addd_g_inst_0_gigantic_mux' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_1/bd_addd_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_g_inst_0_gigantic_mux' (1#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_1/bd_addd_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_g_inst_0' (2#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_1/synth/bd_addd_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_addd_ila_lib_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_0/synth/bd_addd_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_ila_lib_0' (48#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_0/synth/bd_addd_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_addd_slot_1_ar_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_5/synth/bd_addd_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_slot_1_ar_0' (50#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_5/synth/bd_addd_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_addd_slot_1_aw_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_2/synth/bd_addd_slot_1_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_slot_1_aw_0' (51#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_2/synth/bd_addd_slot_1_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_addd_slot_1_b_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_4/synth/bd_addd_slot_1_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_slot_1_b_0' (52#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_4/synth/bd_addd_slot_1_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_addd_slot_1_r_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_6/synth/bd_addd_slot_1_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_slot_1_r_0' (53#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_6/synth/bd_addd_slot_1_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_addd_slot_1_w_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_3/synth/bd_addd_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_addd_slot_1_w_0' (54#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_3/synth/bd_addd_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_addd' (55#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/hdl/bd_addd.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_system_ila_0' (56#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/synth/design_CPU_System_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 733.363 ; gain = 523.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 733.363 ; gain = 523.082
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 831.500 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 831.500 ; gain = 621.219
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 831.500 ; gain = 621.219

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    60|
|2     |CFGLUT5  |   171|
|3     |LUT1     |    30|
|4     |LUT2     |    56|
|5     |LUT3     |   105|
|6     |LUT4     |   255|
|7     |LUT5     |   166|
|8     |LUT6     |   698|
|9     |MUXF7    |    51|
|10    |MUXF8    |     2|
|11    |RAMB36E1 |     4|
|12    |SRL16E   |   141|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2178|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 831.500 ; gain = 621.219
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 831.500 ; gain = 515.066
