`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:42:35 CST (Jun  3 2025 16:42:35 UTC)

module dut_GreaterThanEQ_1Ux1U_1U_4(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  NAND2BX1 gte_16_23_g12(.AN (in2), .B (in1), .Y (out1));
endmodule


