

================================================================
== Vitis HLS Report for 'edge_detector'
================================================================
* Date:           Mon Nov  2 14:21:28 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.009 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                                |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                             Module                             |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0           |xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s         |  2082003|  2082003| 20.820 ms | 20.820 ms |  2082003|  2082003|   none  |
        |Loop_loop_height_proc14_U0                                         |Loop_loop_height_proc14                                         |        ?|        ?|          ?|          ?|        ?|        ?|   none  |
        |xfrgb2gray_1080_1920_U0                                            |xfrgb2gray_1080_1920_s                                          |  2073607|  2073607| 20.736 ms | 20.736 ms |  2073607|  2073607|   none  |
        |thresholding_1080_1920_U0                                          |thresholding_1080_1920_s                                        |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
        |Loop_loop_height_proc1315_U0                                       |Loop_loop_height_proc1315                                       |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
        |AddWeightedKernel_1080_1920_U0                                     |AddWeightedKernel_1080_1920_s                                   |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
        |xfgray2rgb_1080_1920_U0                                            |xfgray2rgb_1080_1920_s                                          |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
        |edge_detector_entry3_U0                                            |edge_detector_entry3                                            |        0|        0|    0 ns   |    0 ns   |        0|        0|   none  |
        |edge_detector_entry16_U0                                           |edge_detector_entry16                                           |        0|        0|    0 ns   |    0 ns   |        0|        0|   none  |
        |Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0  |Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc  |        0|        0|    0 ns   |    0 ns   |        0|        0|   none  |
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |       11|    -|    1438|    644|    -|
|Instance         |        3|    3|     664|   2515|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|    3|    2102|   3159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|  ~0 |       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |AddWeightedKernel_1080_1920_U0                                     |AddWeightedKernel_1080_1920_s                                   |        0|   0|   28|   154|    0|
    |Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0  |Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc  |        0|   0|    3|    38|    0|
    |Loop_loop_height_proc1315_U0                                       |Loop_loop_height_proc1315                                       |        0|   0|   46|   203|    0|
    |Loop_loop_height_proc14_U0                                         |Loop_loop_height_proc14                                         |        0|   0|  126|   350|    0|
    |edge_detector_entry16_U0                                           |edge_detector_entry16                                           |        0|   0|    3|    38|    0|
    |edge_detector_entry3_U0                                            |edge_detector_entry3                                            |        0|   0|    3|    38|    0|
    |thresholding_1080_1920_U0                                          |thresholding_1080_1920_s                                        |        0|   0|   62|   275|    0|
    |xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0           |xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s         |        3|   0|  242|  1104|    0|
    |xfgray2rgb_1080_1920_U0                                            |xfgray2rgb_1080_1920_s                                          |        0|   0|   29|   139|    0|
    |xfrgb2gray_1080_1920_U0                                            |xfrgb2gray_1080_1920_s                                          |        0|   3|  122|   176|    0|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                                |        3|   3|  664|  2515|    0|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |grayImg_data_U       |        1|  163|   0|    -|  1920|    8|    15360|
    |rgbSobel_data_U      |        3|  163|   0|    -|  1920|   24|    46080|
    |sobelImg_data_U      |        1|  163|   0|    -|  1920|    8|    15360|
    |sobelImg_x_data_U    |        1|  163|   0|    -|  1920|    8|    15360|
    |sobelImg_y_data_U    |        1|  163|   0|    -|  1920|    8|    15360|
    |srcImg_data_U        |        3|  163|   0|    -|  1920|   24|    46080|
    |thresholdImg_data_U  |        1|  163|   0|    -|  1920|    8|    15360|
    |threshold_V_c_U      |        0|   99|   0|    -|     5|    8|       40|
    |threshold_c1_U       |        0|   99|   0|    -|     2|    8|       16|
    |threshold_c_U        |        0|   99|   0|    -|     2|    8|       16|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |Total                |       11| 1438|   0|    0| 13449|  112|   169032|
    +---------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------+-----+-----+--------------+---------------+--------------+
|src_TDATA         |  in |   24|     axis     |  src_V_data_V |    pointer   |
|src_TKEEP         |  in |    3|     axis     |  src_V_keep_V |    pointer   |
|src_TSTRB         |  in |    3|     axis     |  src_V_strb_V |    pointer   |
|src_TUSER         |  in |    1|     axis     |  src_V_user_V |    pointer   |
|src_TLAST         |  in |    1|     axis     |  src_V_last_V |    pointer   |
|src_TID           |  in |    1|     axis     |   src_V_id_V  |    pointer   |
|src_TDEST         |  in |    1|     axis     |  src_V_dest_V |    pointer   |
|src_TVALID        |  in |    1|     axis     |  src_V_dest_V |    pointer   |
|src_TREADY        | out |    1|     axis     |  src_V_dest_V |    pointer   |
|dst_TDATA         | out |   24|     axis     |  dst_V_data_V |    pointer   |
|dst_TKEEP         | out |    3|     axis     |  dst_V_keep_V |    pointer   |
|dst_TSTRB         | out |    3|     axis     |  dst_V_strb_V |    pointer   |
|dst_TUSER         | out |    1|     axis     |  dst_V_user_V |    pointer   |
|dst_TLAST         | out |    1|     axis     |  dst_V_last_V |    pointer   |
|dst_TID           | out |    1|     axis     |   dst_V_id_V  |    pointer   |
|dst_TDEST         | out |    1|     axis     |  dst_V_dest_V |    pointer   |
|dst_TVALID        | out |    1|     axis     |  dst_V_dest_V |    pointer   |
|dst_TREADY        |  in |    1|     axis     |  dst_V_dest_V |    pointer   |
|threshold         |  in |    8|    ap_vld    |   threshold   |    scalar    |
|threshold_ap_vld  |  in |    1|    ap_vld    |   threshold   |    scalar    |
|ap_clk            |  in |    1| ap_ctrl_none | edge_detector | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none | edge_detector | return value |
+------------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%threshold_read = read i8 @_ssdm_op_Read.ap_vld.i8, i8 %threshold" [source/edge_detector.cpp:150]   --->   Operation 17 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%threshold_c1 = alloca i64" [source/edge_detector.cpp:150]   --->   Operation 18 'alloca' 'threshold_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%threshold_V_c = alloca i64"   --->   Operation 19 'alloca' 'threshold_V_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%threshold_c = alloca i64" [source/edge_detector.cpp:150]   --->   Operation 20 'alloca' 'threshold_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%srcImg_data = alloca i64" [source/edge_detector.cpp:158]   --->   Operation 21 'alloca' 'srcImg_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rgbSobel_data = alloca i64" [source/edge_detector.cpp:160]   --->   Operation 22 'alloca' 'rgbSobel_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%grayImg_data = alloca i64" [source/edge_detector.cpp:162]   --->   Operation 23 'alloca' 'grayImg_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sobelImg_x_data = alloca i64" [source/edge_detector.cpp:164]   --->   Operation 24 'alloca' 'sobelImg_x_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sobelImg_y_data = alloca i64" [source/edge_detector.cpp:166]   --->   Operation 25 'alloca' 'sobelImg_y_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sobelImg_data = alloca i64" [source/edge_detector.cpp:168]   --->   Operation 26 'alloca' 'sobelImg_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%thresholdImg_data = alloca i64" [source/edge_detector.cpp:170]   --->   Operation 27 'alloca' 'thresholdImg_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%threshold_read = read i8 @_ssdm_op_Read.ap_vld.i8, i8 %threshold" [source/edge_detector.cpp:150]   --->   Operation 28 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.16ns)   --->   "%call_ln150 = call void @edge_detector.entry3, i8 %threshold_read, i8 %threshold_c1" [source/edge_detector.cpp:150]   --->   Operation 29 'call' 'call_ln150' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc14, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %srcImg_data"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%call_ln150 = call void @edge_detector.entry16, i8 %threshold_c1, i8 %threshold_c, void %call_ln150, void %call_ln150" [source/edge_detector.cpp:150]   --->   Operation 31 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc14, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %srcImg_data"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln174 = call void @xfrgb2gray<1080, 1920>, i24 %srcImg_data, i8 %grayImg_data, void %call_ln0" [source/edge_detector.cpp:174]   --->   Operation 33 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln174 = call void @xfrgb2gray<1080, 1920>, i24 %srcImg_data, i8 %grayImg_data, void %call_ln0" [source/edge_detector.cpp:174]   --->   Operation 34 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln175 = call void @xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 1, 1, 1920, false>, i8 %grayImg_data, i8 %sobelImg_x_data, i8 %sobelImg_y_data, void %call_ln174" [source/edge_detector.cpp:175]   --->   Operation 35 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln175 = call void @xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 1, 1, 1920, false>, i8 %grayImg_data, i8 %sobelImg_x_data, i8 %sobelImg_y_data, void %call_ln174" [source/edge_detector.cpp:175]   --->   Operation 36 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln178 = call void @AddWeightedKernel<1080, 1920>, i8 %sobelImg_x_data, i8 %sobelImg_y_data, i8 %sobelImg_data, void %call_ln175" [source/edge_detector.cpp:178]   --->   Operation 37 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%call_ln150 = call void @Block__ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i5067_proc, i8 %threshold_c, i8 %threshold_V_c, void %call_ln150, void %call_ln150" [source/edge_detector.cpp:150]   --->   Operation 38 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln178 = call void @AddWeightedKernel<1080, 1920>, i8 %sobelImg_x_data, i8 %sobelImg_y_data, i8 %sobelImg_data, void %call_ln175" [source/edge_detector.cpp:178]   --->   Operation 39 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln179 = call void @thresholding<1080, 1920>, i8 %sobelImg_data, i8 %thresholdImg_data, i8 %threshold_V_c, void %call_ln178, void %call_ln150, void %call_ln150" [source/edge_detector.cpp:179]   --->   Operation 40 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln179 = call void @thresholding<1080, 1920>, i8 %sobelImg_data, i8 %thresholdImg_data, i8 %threshold_V_c, void %call_ln178, void %call_ln150, void %call_ln150" [source/edge_detector.cpp:179]   --->   Operation 41 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln180 = call void @xfgray2rgb<1080, 1920>, i8 %thresholdImg_data, i24 %rgbSobel_data, void %call_ln179, void %call_ln179" [source/edge_detector.cpp:180]   --->   Operation 42 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln180 = call void @xfgray2rgb<1080, 1920>, i8 %thresholdImg_data, i24 %rgbSobel_data, void %call_ln179, void %call_ln179" [source/edge_detector.cpp:180]   --->   Operation 43 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1315, i24 %rgbSobel_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln180, void %call_ln180"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1315, i24 %rgbSobel_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln180, void %call_ln180"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_7"   --->   Operation 46 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 47 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_0, i32, i32, void @empty_14, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %src_V_data_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_keep_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_strb_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_0, i32, i32, void @empty_14, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %dst_V_data_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_keep_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_strb_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %threshold"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %threshold, void @empty_8, i32, i32, void @empty_14, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @srcImg_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %srcImg_data, i24 %srcImg_data"   --->   Operation 67 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcImg_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @rgbSobel_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %rgbSobel_data, i24 %rgbSobel_data"   --->   Operation 69 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgbSobel_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @grayImg_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %grayImg_data, i8 %grayImg_data"   --->   Operation 71 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %grayImg_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @sobelImg_x_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %sobelImg_x_data, i8 %sobelImg_x_data"   --->   Operation 73 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_x_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @sobelImg_y_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %sobelImg_y_data, i8 %sobelImg_y_data"   --->   Operation 75 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_y_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @sobelImg_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %sobelImg_data, i8 %sobelImg_data"   --->   Operation 77 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @thresholdImg_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %thresholdImg_data, i8 %thresholdImg_data"   --->   Operation 79 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %thresholdImg_data, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @threshold_c_str, i32, void @p_str, void @p_str, i32, i32, i8 %threshold_c, i8 %threshold_c" [source/edge_detector.cpp:150]   --->   Operation 81 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln150 = specinterface void @_ssdm_op_SpecInterface, i8 %threshold_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/edge_detector.cpp:150]   --->   Operation 82 'specinterface' 'specinterface_ln150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @threshold_c1_str, i32, void @p_str, void @p_str, i32, i32, i8 %threshold_c1, i8 %threshold_c1" [source/edge_detector.cpp:150]   --->   Operation 83 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln150 = specinterface void @_ssdm_op_SpecInterface, i8 %threshold_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/edge_detector.cpp:150]   --->   Operation 84 'specinterface' 'specinterface_ln150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @threshold_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i8 %threshold_V_c, i8 %threshold_V_c"   --->   Operation 85 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %threshold_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln182 = ret" [source/edge_detector.cpp:182]   --->   Operation 87 'ret' 'ret_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
threshold_c1             (alloca              ) [ 00111111111111111]
threshold_V_c            (alloca              ) [ 00111111111111111]
threshold_c              (alloca              ) [ 00111111111111111]
srcImg_data              (alloca              ) [ 00111111111111111]
rgbSobel_data            (alloca              ) [ 00111111111111111]
grayImg_data             (alloca              ) [ 00111111111111111]
sobelImg_x_data          (alloca              ) [ 00111111111111111]
sobelImg_y_data          (alloca              ) [ 00111111111111111]
sobelImg_data            (alloca              ) [ 00111111111111111]
thresholdImg_data        (alloca              ) [ 00111111111111111]
threshold_read           (read                ) [ 00000000000000000]
call_ln150               (call                ) [ 00000000000000000]
call_ln150               (call                ) [ 00000000000000000]
call_ln0                 (call                ) [ 00000000000000000]
call_ln174               (call                ) [ 00000000000000000]
call_ln175               (call                ) [ 00000000000000000]
call_ln150               (call                ) [ 00000000000000000]
call_ln178               (call                ) [ 00000000000000000]
call_ln179               (call                ) [ 00000000000000000]
call_ln180               (call                ) [ 00000000000000000]
call_ln0                 (call                ) [ 00000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty                    (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_36                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_37                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_38                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_39                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_40                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_41                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
empty_42                 (specchannel         ) [ 00000000000000000]
specinterface_ln150      (specinterface       ) [ 00000000000000000]
empty_43                 (specchannel         ) [ 00000000000000000]
specinterface_ln150      (specinterface       ) [ 00000000000000000]
empty_44                 (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
ret_ln182                (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshold">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_detector.entry3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_detector.entry16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfrgb2gray<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 1, 1, 1920, false>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddWeightedKernel<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i5067_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresholding<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfgray2rgb<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc1315"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcImg_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgbSobel_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayImg_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_x_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_y_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresholdImg_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_c1_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="threshold_c1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold_c1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="threshold_V_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold_V_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="threshold_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="srcImg_data_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcImg_data/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rgbSobel_data_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgbSobel_data/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grayImg_data_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grayImg_data/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sobelImg_x_data_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobelImg_x_data/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sobelImg_y_data_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobelImg_y_data/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sobelImg_data_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobelImg_data/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="thresholdImg_data_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresholdImg_data/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="5"/>
<pin id="165" dir="0" index="2" bw="8" slack="5"/>
<pin id="166" dir="0" index="3" bw="8" slack="5"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln175/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_Loop_loop_height_proc14_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="3" slack="0"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="1" slack="0"/>
<pin id="176" dir="0" index="6" bw="1" slack="0"/>
<pin id="177" dir="0" index="7" bw="1" slack="0"/>
<pin id="178" dir="0" index="8" bw="24" slack="1"/>
<pin id="179" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_xfrgb2gray_1080_1920_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="3"/>
<pin id="191" dir="0" index="2" bw="8" slack="3"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_thresholding_1080_1920_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="9"/>
<pin id="197" dir="0" index="2" bw="8" slack="9"/>
<pin id="198" dir="0" index="3" bw="8" slack="9"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln179/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_Loop_loop_height_proc1315_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="24" slack="13"/>
<pin id="204" dir="0" index="2" bw="24" slack="0"/>
<pin id="205" dir="0" index="3" bw="3" slack="0"/>
<pin id="206" dir="0" index="4" bw="3" slack="0"/>
<pin id="207" dir="0" index="5" bw="1" slack="0"/>
<pin id="208" dir="0" index="6" bw="1" slack="0"/>
<pin id="209" dir="0" index="7" bw="1" slack="0"/>
<pin id="210" dir="0" index="8" bw="1" slack="0"/>
<pin id="211" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_AddWeightedKernel_1080_1920_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="7"/>
<pin id="223" dir="0" index="2" bw="8" slack="7"/>
<pin id="224" dir="0" index="3" bw="8" slack="7"/>
<pin id="225" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_xfgray2rgb_1080_1920_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="11"/>
<pin id="230" dir="0" index="2" bw="24" slack="11"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="call_ln150_edge_detector_entry3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="call_ln150_edge_detector_entry16_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2"/>
<pin id="243" dir="0" index="2" bw="8" slack="2"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="call_ln150_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="8"/>
<pin id="249" dir="0" index="2" bw="8" slack="8"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/9 "/>
</bind>
</comp>

<comp id="252" class="1005" name="threshold_c1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="threshold_c1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="threshold_V_c_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="8"/>
<pin id="260" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="threshold_V_c "/>
</bind>
</comp>

<comp id="264" class="1005" name="threshold_c_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2"/>
<pin id="266" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="threshold_c "/>
</bind>
</comp>

<comp id="270" class="1005" name="srcImg_data_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="1"/>
<pin id="272" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="srcImg_data "/>
</bind>
</comp>

<comp id="276" class="1005" name="rgbSobel_data_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="11"/>
<pin id="278" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="rgbSobel_data "/>
</bind>
</comp>

<comp id="282" class="1005" name="grayImg_data_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="3"/>
<pin id="284" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="grayImg_data "/>
</bind>
</comp>

<comp id="288" class="1005" name="sobelImg_x_data_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="5"/>
<pin id="290" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="sobelImg_x_data "/>
</bind>
</comp>

<comp id="294" class="1005" name="sobelImg_y_data_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="5"/>
<pin id="296" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="sobelImg_y_data "/>
</bind>
</comp>

<comp id="300" class="1005" name="sobelImg_data_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="7"/>
<pin id="302" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="sobelImg_data "/>
</bind>
</comp>

<comp id="306" class="1005" name="thresholdImg_data_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="9"/>
<pin id="308" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="thresholdImg_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="169" pin=5"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="169" pin=6"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="169" pin=7"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="201" pin=5"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="201" pin=6"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="201" pin=7"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="201" pin=8"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="156" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="116" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="261"><net_src comp="120" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="267"><net_src comp="124" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="273"><net_src comp="128" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="279"><net_src comp="132" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="285"><net_src comp="136" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="291"><net_src comp="140" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="297"><net_src comp="144" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="303"><net_src comp="148" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="309"><net_src comp="152" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {14 15 }
	Port: dst_V_keep_V | {14 15 }
	Port: dst_V_strb_V | {14 15 }
	Port: dst_V_user_V | {14 15 }
	Port: dst_V_last_V | {14 15 }
	Port: dst_V_id_V | {14 15 }
	Port: dst_V_dest_V | {14 15 }
 - Input state : 
	Port: edge_detector : src_V_data_V | {2 3 }
	Port: edge_detector : src_V_keep_V | {2 3 }
	Port: edge_detector : src_V_strb_V | {2 3 }
	Port: edge_detector : src_V_user_V | {2 3 }
	Port: edge_detector : src_V_last_V | {2 3 }
	Port: edge_detector : src_V_id_V | {2 3 }
	Port: edge_detector : src_V_dest_V | {2 3 }
	Port: edge_detector : threshold | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |        grp_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_fu_162        |    3    |    0    |  12.08  |   276   |   841   |
|          |                        grp_Loop_loop_height_proc14_fu_169                        |    0    |    0    |  0.755  |   246   |   164   |
|          |                         grp_xfrgb2gray_1080_1920_s_fu_188                        |    0    |    3    |  3.1245 |   169   |    87   |
|          |                        grp_thresholding_1080_1920_s_fu_194                       |    0    |    0    |  0.755  |    95   |   137   |
|   call   |                       grp_Loop_loop_height_proc1315_fu_201                       |    0    |    0    | 3.44975 |    73   |   111   |
|          |                     grp_AddWeightedKernel_1080_1920_s_fu_220                     |    0    |    0    |    0    |    43   |    63   |
|          |                         grp_xfgray2rgb_1080_1920_s_fu_227                        |    0    |    0    |    0    |    43   |    48   |
|          |                      call_ln150_edge_detector_entry3_fu_233                      |    0    |    0    |    0    |    0    |    0    |
|          |                      call_ln150_edge_detector_entry16_fu_240                     |    0    |    0    |    0    |    0    |    0    |
|          | call_ln150_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_fu_246 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                                  grp_read_fu_156                                 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                  |    3    |    3    | 20.1643 |   945   |   1451  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   grayImg_data_reg_282  |    8   |
|  rgbSobel_data_reg_276  |   24   |
|  sobelImg_data_reg_300  |    8   |
| sobelImg_x_data_reg_288 |    8   |
| sobelImg_y_data_reg_294 |    8   |
|   srcImg_data_reg_270   |   24   |
|thresholdImg_data_reg_306|    8   |
|  threshold_V_c_reg_258  |    8   |
|   threshold_c1_reg_252  |    8   |
|   threshold_c_reg_264   |    8   |
+-------------------------+--------+
|          Total          |   112  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    3   |   20   |   945  |  1451  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   20   |  1057  |  1451  |
+-----------+--------+--------+--------+--------+--------+
