# Expected variables:
# SV2V_SYNTH: all targets related to synthesis
# CODE_GEN: all automatic generated verilog files
# SYNTH_FILES_GEN: all automatic generated files for synthesis
CODE_GEN+=notask.v
notask.v: ${RTL_SOURCES}
	${TOOLS} --top ${TOP_MODULE} -F ${RTL_SOURCES} -o $@ --not-retag-synthesis sv2v

.PHONY: clean_synth synth clean_codegen
clean_synth: clean_codegen
	rm -rf ${SV2V_SYNTH} ${SYNTH_FILES_GEN}
clean_codegen:
	rm -rf ${CODE_GEN}
synth: ${SV2V_SYNTH}

.PHONY: verilator_onefile
verilator_onefile: ${VERILATOR_ONEFILE} clean
	@if [ -z $< ]; then echo "Please specify env VERILATOR_ONEFILE" && exit 1; fi
	$(VERILATOR) $(VERILATOR_OPT) -Wno-PROCASSWIRE -top-module $(TOP_MODULE) --Mdir $(RTL_WORK_DIR) $<
	$(MAKE) -C $(RTL_WORK_DIR) -f V$(TOP_MODULE).mk
	$(CXX) $(CXX_OPT) $(VERILATOR_CXX_FILES) $(TEST_CXX_FILES) $(TEST_RTL_SIMLIB) -o $(basename $<).exe
