<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1624" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1624{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1624{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1624{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1624{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1624{left:96px;bottom:960px;letter-spacing:0.53px;word-spacing:0.01px;}
#t6_1624{left:96px;bottom:939px;letter-spacing:0.23px;word-spacing:-0.01px;}
#t7_1624{left:96px;bottom:918px;letter-spacing:0.33px;word-spacing:-0.02px;}
#t8_1624{left:96px;bottom:896px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t9_1624{left:96px;bottom:861px;letter-spacing:0.91px;word-spacing:-0.03px;}
#ta_1624{left:96px;bottom:840px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tb_1624{left:96px;bottom:805px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tc_1624{left:96px;bottom:769px;letter-spacing:0.56px;word-spacing:0.01px;}
#td_1624{left:96px;bottom:748px;letter-spacing:0.45px;word-spacing:-0.01px;}
#te_1624{left:96px;bottom:727px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tf_1624{left:96px;bottom:462px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tg_1624{left:96px;bottom:427px;letter-spacing:0.19px;word-spacing:-0.45px;}
#th_1624{left:96px;bottom:387px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ti_1624{left:96px;bottom:352px;letter-spacing:0.16px;}
#tj_1624{left:96px;bottom:313px;letter-spacing:0.17px;}
#tk_1624{left:96px;bottom:1022px;letter-spacing:0.31px;}
#tl_1624{left:96px;bottom:993px;letter-spacing:0.32px;}
#tm_1624{left:678px;bottom:1022px;letter-spacing:0.18px;word-spacing:0.03px;}
#tn_1624{left:674px;bottom:993px;letter-spacing:0.18px;word-spacing:0.03px;}
#to_1624{left:99px;bottom:677px;letter-spacing:0.16px;}
#tp_1624{left:336px;bottom:677px;letter-spacing:0.18px;}
#tq_1624{left:446px;bottom:677px;letter-spacing:0.14px;}
#tr_1624{left:105px;bottom:641px;letter-spacing:0.17px;}
#ts_1624{left:195px;bottom:641px;letter-spacing:0.13px;}
#tt_1624{left:342px;bottom:641px;letter-spacing:0.11px;word-spacing:-0.22px;}
#tu_1624{left:452px;bottom:649px;letter-spacing:0.12px;}
#tv_1624{left:452px;bottom:634px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tw_1624{left:105px;bottom:599px;letter-spacing:0.17px;}
#tx_1624{left:195px;bottom:599px;letter-spacing:0.13px;}
#ty_1624{left:342px;bottom:599px;letter-spacing:0.11px;word-spacing:-0.22px;}
#tz_1624{left:452px;bottom:606px;letter-spacing:0.12px;}
#t10_1624{left:452px;bottom:591px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t11_1624{left:105px;bottom:556px;letter-spacing:0.16px;}
#t12_1624{left:198px;bottom:556px;letter-spacing:0.13px;}
#t13_1624{left:342px;bottom:556px;letter-spacing:0.11px;word-spacing:-0.22px;}
#t14_1624{left:452px;bottom:564px;letter-spacing:0.12px;}
#t15_1624{left:452px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t16_1624{left:105px;bottom:513px;letter-spacing:0.16px;}
#t17_1624{left:198px;bottom:513px;letter-spacing:0.13px;}
#t18_1624{left:342px;bottom:513px;letter-spacing:0.11px;word-spacing:-0.22px;}
#t19_1624{left:452px;bottom:521px;letter-spacing:0.12px;}
#t1a_1624{left:452px;bottom:505px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1b_1624{left:110px;bottom:282px;letter-spacing:0.14px;}
#t1c_1624{left:196px;bottom:282px;letter-spacing:0.17px;}
#t1d_1624{left:256px;bottom:282px;letter-spacing:0.13px;}
#t1e_1624{left:367px;bottom:282px;letter-spacing:0.12px;}
#t1f_1624{left:548px;bottom:282px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1g_1624{left:102px;bottom:230px;letter-spacing:0.14px;}
#t1h_1624{left:217px;bottom:258px;}
#t1i_1624{left:300px;bottom:258px;}
#t1j_1624{left:420px;bottom:258px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1k_1624{left:382px;bottom:218px;}
#t1l_1624{left:420px;bottom:234px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1m_1624{left:420px;bottom:218px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1n_1624{left:420px;bottom:203px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1o_1624{left:102px;bottom:171px;letter-spacing:0.22px;}
#t1p_1624{left:382px;bottom:171px;}
#t1q_1624{left:420px;bottom:179px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1r_1624{left:420px;bottom:163px;letter-spacing:0.14px;}
#t1s_1624{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1624{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1624{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1624{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1624{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1624{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1624{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1624{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1624{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1624" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1624Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1624" style="-webkit-user-select: none;"><object width="935" height="1210" data="1624/1624.svg" type="image/svg+xml" id="pdf1624" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1624" class="t s1_1624">General-Purpose Instruction Reference </span><span id="t2_1624" class="t s1_1624">357 </span>
<span id="t3_1624" class="t s1_1624">24594—Rev. 3.35—June 2023 </span><span id="t4_1624" class="t s1_1624">AMD64 Technology </span>
<span id="t5_1624" class="t s2_1624">Writes the base field of the FS or GS segment descriptor with the value contained in the register </span>
<span id="t6_1624" class="t s2_1624">operand. When supported and enabled, these instructions can be executed at any processor privilege </span>
<span id="t7_1624" class="t s2_1624">level. Instructions are only defined in 64-bit mode. The address written to the base field must be in </span>
<span id="t8_1624" class="t s2_1624">canonical form or a #GP fault will occur. </span>
<span id="t9_1624" class="t s2_1624">System software must set the FSGSBASE bit (bit 16) of CR4 to enable the WRFSBASE and </span>
<span id="ta_1624" class="t s2_1624">WRGSBASE instructions. </span>
<span id="tb_1624" class="t s2_1624">Support for this instruction is indicated by CPUID Fn0000_0007_EBX_x0[FSGSBASE] = 1. </span>
<span id="tc_1624" class="t s2_1624">For more information on using the CPUID instruction, see the instruction reference page for the </span>
<span id="td_1624" class="t s2_1624">CPUID instruction on page 165. For a description of all feature flags related to instruction subset </span>
<span id="te_1624" class="t s2_1624">support, see Appendix D, “Instruction Subsets and CPUID Feature Flags,” on page 591. </span>
<span id="tf_1624" class="t s3_1624">Related Instructions </span>
<span id="tg_1624" class="t s2_1624">RDFSBASE, RDGSBASE </span>
<span id="th_1624" class="t s3_1624">rFLAGS Affected </span>
<span id="ti_1624" class="t s2_1624">None. </span>
<span id="tj_1624" class="t s3_1624">Exceptions </span>
<span id="tk_1624" class="t s4_1624">WRFSBASE </span>
<span id="tl_1624" class="t s4_1624">WRGSBASE </span>
<span id="tm_1624" class="t s4_1624">Write FS.base </span>
<span id="tn_1624" class="t s4_1624">Write GS.base </span>
<span id="to_1624" class="t s5_1624">Mnemonic </span><span id="tp_1624" class="t s5_1624">Opcode </span><span id="tq_1624" class="t s5_1624">Description </span>
<span id="tr_1624" class="t s6_1624">WRFSBASE </span><span id="ts_1624" class="t s7_1624">reg32 </span><span id="tt_1624" class="t s6_1624">F3 0F AE /2 </span>
<span id="tu_1624" class="t s6_1624">Copy the contents of the specified 32-bit general- </span>
<span id="tv_1624" class="t s6_1624">purpose register to the lower 32 bits of FS.base. </span>
<span id="tw_1624" class="t s6_1624">WRFSBASE </span><span id="tx_1624" class="t s7_1624">reg64 </span><span id="ty_1624" class="t s6_1624">F3 0F AE /2 </span>
<span id="tz_1624" class="t s6_1624">Copy the contents of the specified 64-bit general- </span>
<span id="t10_1624" class="t s6_1624">purpose register to FS.base. </span>
<span id="t11_1624" class="t s6_1624">WRGSBASE </span><span id="t12_1624" class="t s7_1624">reg32 </span><span id="t13_1624" class="t s6_1624">F3 0F AE /3 </span>
<span id="t14_1624" class="t s6_1624">Copy the contents of the specified 32-bit general- </span>
<span id="t15_1624" class="t s6_1624">purpose register to the lower 32 bits of GS.base. </span>
<span id="t16_1624" class="t s6_1624">WRGSBASE </span><span id="t17_1624" class="t s7_1624">reg64 </span><span id="t18_1624" class="t s6_1624">F3 0F AE /3 </span>
<span id="t19_1624" class="t s6_1624">Copy the contents of the specified 64-bit general- </span>
<span id="t1a_1624" class="t s6_1624">purpose register to GS.base. </span>
<span id="t1b_1624" class="t s5_1624">Exception </span><span id="t1c_1624" class="t s5_1624">Legacy </span><span id="t1d_1624" class="t s5_1624">Compatibility </span><span id="t1e_1624" class="t s5_1624">64-bit </span><span id="t1f_1624" class="t s5_1624">Cause of Exception </span>
<span id="t1g_1624" class="t s6_1624">#UD </span>
<span id="t1h_1624" class="t s6_1624">X </span><span id="t1i_1624" class="t s6_1624">X </span><span id="t1j_1624" class="t s6_1624">Instruction is not valid in compatibility or legacy modes. </span>
<span id="t1k_1624" class="t s6_1624">X </span>
<span id="t1l_1624" class="t s6_1624">Instruction not supported as indicated by CPUID </span>
<span id="t1m_1624" class="t s6_1624">Fn0000_0007_EBX_x0[FSGSBASE] = 0 or, if supported, </span>
<span id="t1n_1624" class="t s6_1624">not enabled in CR4. </span>
<span id="t1o_1624" class="t s6_1624">#GP </span><span id="t1p_1624" class="t s6_1624">X </span>
<span id="t1q_1624" class="t s6_1624">Attempt to write non-canonical address to segment base </span>
<span id="t1r_1624" class="t s6_1624">address. </span>
<span id="t1s_1624" class="t s8_1624">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
