/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [12:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z[0] & in_data[119]);
  assign celloutsig_1_14z = ~(celloutsig_1_4z[2] & celloutsig_1_0z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & in_data[94]);
  assign celloutsig_1_10z = !(celloutsig_1_1z[0] ? celloutsig_1_2z[4] : in_data[112]);
  assign celloutsig_0_8z = !(celloutsig_0_3z ? celloutsig_0_6z[3] : celloutsig_0_7z[9]);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_6z[3] : celloutsig_0_13z[2]);
  assign celloutsig_0_60z = ~((celloutsig_0_15z | celloutsig_0_23z[0]) & celloutsig_0_25z);
  assign celloutsig_0_61z = ~((celloutsig_0_15z | celloutsig_0_39z[10]) & celloutsig_0_29z[2]);
  assign celloutsig_1_0z = ~((in_data[105] | in_data[97]) & in_data[97]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[10] | celloutsig_1_2z[0]) & celloutsig_1_1z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_0z) & in_data[168]);
  assign celloutsig_0_9z = ~((celloutsig_0_1z[2] | celloutsig_0_3z) & in_data[23]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z[2] | celloutsig_0_2z) & celloutsig_0_0z[5]);
  assign celloutsig_1_1z = { in_data[164:153], celloutsig_1_0z, celloutsig_1_0z } + { in_data[160:149], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[159:154] + { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z[5:3], celloutsig_0_5z } + { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] + in_data[10:8];
  assign celloutsig_0_0z = in_data[8:2] % { 1'h1, in_data[70:65] };
  assign celloutsig_0_39z = { celloutsig_0_12z[22:12], celloutsig_0_17z } % { 1'h1, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_9z = { celloutsig_1_1z[7:0], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[6:4], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_8z[12:8], celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[8:4] };
  assign celloutsig_1_12z = celloutsig_1_7z[4:1] % { 1'h1, celloutsig_1_7z[2:0] };
  assign celloutsig_1_19z = { in_data[129:124], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_5z } % { 1'h1, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_23z = { in_data[88:86], celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[1:0], in_data[0] };
  assign celloutsig_0_29z = { celloutsig_0_23z[3], celloutsig_0_18z, celloutsig_0_23z } % { 1'h1, celloutsig_0_12z[6:4], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_4z = celloutsig_0_0z[6:2] | in_data[34:30];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_5z[3:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z } | { in_data[37:20], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_15z = | celloutsig_1_4z;
  assign celloutsig_1_18z = ~^ { celloutsig_1_2z[5:0], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z[17:14], celloutsig_0_10z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_7z[7:6], celloutsig_0_15z };
  assign celloutsig_0_2z = ~^ { in_data[54:52], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = ~^ celloutsig_0_16z[7:1];
  assign celloutsig_1_2z = celloutsig_1_1z[10:3] << in_data[121:114];
  assign celloutsig_1_8z = { celloutsig_1_1z[7:6], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } << { celloutsig_1_1z[13:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[22:12], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } << { celloutsig_0_6z[9:1], celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[120:118] ^ celloutsig_1_1z[10:8];
  assign celloutsig_1_17z = { celloutsig_1_11z[2:1], celloutsig_1_15z } ^ { celloutsig_1_11z[4], celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_13z = in_data[51:46] ^ { celloutsig_0_4z[3:0], celloutsig_0_3z, celloutsig_0_10z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_16z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_7z[3:0], celloutsig_0_11z };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
