{
    "etherlink": {
        "name": "etherlink", 
        "dump": null, 
        "speed": "8000.000000", 
        "cxx_class": "COSSIMEtherLink", 
        "TotalNodes": 4, 
        "delay": 0, 
        "sys_clk": "1GHz", 
        "delay_var": 0, 
        "nodeNum": 0, 
        "eventq_index": 0, 
        "SynchTime": "10ms", 
        "interface": {
            "peer": "testsys.pc.south_bridge.ethernet.interface", 
            "role": "SLAVE"
        }, 
        "path": "etherlink", 
        "ticksPerNanoSecond": "1000.000000", 
        "type": "COSSIMEtherLink", 
        "RxPacketTime": "10ms"
    }, 
    "name": null, 
    "sim_quantum": 0, 
    "testsys": {
        "kernel": "/home/apollon/APOLLON/kernels/binaries/x86_64-vmlinux-3.2.24-smp", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "bridge": {
            "ranges": [
                "3221225472:4294901760:0:0:0:0", 
                "9223372036854775808:11529215046068469759:0:0:0:0", 
                "13835058055282163712:18446744073709551615:0:0:0:0"
            ], 
            "slave": {
                "peer": "testsys.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "testsys.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "testsys.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "testsys.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "iobus": {
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "testsys.bridge.master", 
                    "testsys.pc.south_bridge.ide.dma", 
                    "testsys.pc.south_bridge.io_apic.int_master", 
                    "testsys.pc.south_bridge.ethernet.dma"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "p_state_clk_gate_min": 1000, 
            "default": {
                "peer": "testsys.pc.pci_host.pio", 
                "role": "MASTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "testsys.clk_domain", 
            "power_model": null, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "testsys.apicbridge.slave", 
                    "testsys.pc.south_bridge.cmos.pio", 
                    "testsys.pc.south_bridge.dma1.pio", 
                    "testsys.pc.south_bridge.ide.pio", 
                    "testsys.pc.south_bridge.keyboard.pio", 
                    "testsys.pc.south_bridge.pic1.pio", 
                    "testsys.pc.south_bridge.pic2.pio", 
                    "testsys.pc.south_bridge.pit.pio", 
                    "testsys.pc.south_bridge.speaker.pio", 
                    "testsys.pc.south_bridge.io_apic.pio", 
                    "testsys.pc.south_bridge.ethernet.pio", 
                    "testsys.pc.i_dont_exist1.pio", 
                    "testsys.pc.i_dont_exist2.pio", 
                    "testsys.pc.behind_pci.pio", 
                    "testsys.pc.com_1.pio", 
                    "testsys.pc.fake_com_2.pio", 
                    "testsys.pc.fake_com_3.pio", 
                    "testsys.pc.fake_com_4.pio", 
                    "testsys.pc.fake_floppy.pio", 
                    "testsys.iobridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "testsys.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "apicbridge": {
            "ranges": [
                "11529215046068469760:11529215046068473855:0:0:0:0"
            ], 
            "slave": {
                "peer": "testsys.iobus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "apicbridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "testsys.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "testsys.membus.slave[0]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "testsys.apicbridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "iobridge": {
            "ranges": [
                "0:2147483647:0:0:0:0"
            ], 
            "slave": {
                "peer": "testsys.iobus.master[19]", 
                "role": "SLAVE"
            }, 
            "name": "iobridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "testsys.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "testsys.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "testsys.iobridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "symbolfile": "", 
        "kvm_vm": null, 
        "readfile": "/home/apollon/APOLLON/cgem5/configs/boot/COSSIM/script0.rcS", 
        "thermal_model": null, 
        "intel_mp_table": {
            "oem_table_addr": 0, 
            "name": "intel_mp_table", 
            "ext_entries": [
                {
                    "parent_bus": 0, 
                    "name": "ext_entries", 
                    "type": "X86IntelMPBusHierarchy", 
                    "subtractive_decode": true, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::IntelMP::BusHierarchy", 
                    "path": "testsys.intel_mp_table.ext_entries", 
                    "bus_id": 1
                }
            ], 
            "oem_id": "", 
            "eventq_index": 0, 
            "spec_rev": 4, 
            "base_entries": [
                {
                    "enable": true, 
                    "local_apic_version": 20, 
                    "name": "base_entries00", 
                    "family": 0, 
                    "local_apic_id": 0, 
                    "bootstrap": true, 
                    "feature_flags": 0, 
                    "eventq_index": 0, 
                    "stepping": 0, 
                    "cxx_class": "X86ISA::IntelMP::Processor", 
                    "path": "testsys.intel_mp_table.base_entries00", 
                    "model": 0, 
                    "type": "X86IntelMPProcessor"
                }, 
                {
                    "enable": true, 
                    "name": "base_entries01", 
                    "cxx_class": "X86ISA::IntelMP::IOAPIC", 
                    "version": 17, 
                    "eventq_index": 0, 
                    "address": 4273995776, 
                    "path": "testsys.intel_mp_table.base_entries01", 
                    "type": "X86IntelMPIOAPIC", 
                    "id": 1
                }, 
                {
                    "bus_type": "PCI   ", 
                    "name": "base_entries02", 
                    "type": "X86IntelMPBus", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::IntelMP::Bus", 
                    "path": "testsys.intel_mp_table.base_entries02", 
                    "bus_id": 0
                }, 
                {
                    "bus_type": "ISA   ", 
                    "name": "base_entries03", 
                    "type": "X86IntelMPBus", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::IntelMP::Bus", 
                    "path": "testsys.intel_mp_table.base_entries03", 
                    "bus_id": 1
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries04", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 0, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 16, 
                    "path": "testsys.intel_mp_table.base_entries04", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 16
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries05", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries05", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 0
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries06", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 2, 
                    "path": "testsys.intel_mp_table.base_entries06", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 0
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries07", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries07", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 1
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries08", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 1, 
                    "path": "testsys.intel_mp_table.base_entries08", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 1
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries09", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries09", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 3
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries10", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 3, 
                    "path": "testsys.intel_mp_table.base_entries10", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 3
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries11", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries11", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 4
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries12", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 4, 
                    "path": "testsys.intel_mp_table.base_entries12", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 4
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries13", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries13", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 5
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries14", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 5, 
                    "path": "testsys.intel_mp_table.base_entries14", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 5
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries15", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries15", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 6
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries16", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 6, 
                    "path": "testsys.intel_mp_table.base_entries16", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 6
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries17", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries17", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 7
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries18", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 7, 
                    "path": "testsys.intel_mp_table.base_entries18", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 7
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries19", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries19", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 8
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries20", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 8, 
                    "path": "testsys.intel_mp_table.base_entries20", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 8
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries21", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries21", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 9
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries22", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 9, 
                    "path": "testsys.intel_mp_table.base_entries22", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 9
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries23", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries23", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 10
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries24", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 10, 
                    "path": "testsys.intel_mp_table.base_entries24", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 10
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries25", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries25", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 11
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries26", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 11, 
                    "path": "testsys.intel_mp_table.base_entries26", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 11
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries27", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries27", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 12
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries28", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 12, 
                    "path": "testsys.intel_mp_table.base_entries28", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 12
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries29", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries29", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 13
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries30", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 13, 
                    "path": "testsys.intel_mp_table.base_entries30", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 13
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries31", 
                    "interrupt_type": "ExtInt", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 0, 
                    "path": "testsys.intel_mp_table.base_entries31", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 14
                }, 
                {
                    "polarity": "ConformPolarity", 
                    "dest_io_apic_id": 1, 
                    "name": "base_entries32", 
                    "interrupt_type": "INT", 
                    "trigger": "ConformTrigger", 
                    "eventq_index": 0, 
                    "source_bus_id": 1, 
                    "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                    "dest_io_apic_intin": 14, 
                    "path": "testsys.intel_mp_table.base_entries32", 
                    "type": "X86IntelMPIOIntAssignment", 
                    "source_bus_irq": 14
                }
            ], 
            "cxx_class": "X86ISA::IntelMP::ConfigTable", 
            "path": "testsys.intel_mp_table", 
            "type": "X86IntelMPConfigTable", 
            "local_apic": 4276092928, 
            "oem_table_size": 0, 
            "product_id": ""
        }, 
        "cxx_class": "LinuxX86System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "intel_mp_pointer": {
            "imcr_present": true, 
            "name": "intel_mp_pointer", 
            "spec_rev": 4, 
            "eventq_index": 0, 
            "cxx_class": "X86ISA::IntelMP::FloatingPointer", 
            "path": "testsys.intel_mp_pointer", 
            "type": "X86IntelMPFloatingPointer", 
            "default_config": 0
        }, 
        "memories": [
            "testsys.mem_ctrls"
        ], 
        "acpi_description_table_pointer": {
            "name": "acpi_description_table_pointer", 
            "cxx_class": "X86ISA::ACPI::RSDP", 
            "xsdt": {
                "oem_table_id": "", 
                "name": "xsdt", 
                "entries": [], 
                "creator_revision": 0, 
                "creator_id": "", 
                "oem_id": "", 
                "eventq_index": 0, 
                "cxx_class": "X86ISA::ACPI::XSDT", 
                "path": "testsys.acpi_description_table_pointer.xsdt", 
                "oem_revision": 0, 
                "type": "X86ACPIXSDT"
            }, 
            "rsdt": null, 
            "eventq_index": 0, 
            "oem_id": "", 
            "path": "testsys.acpi_description_table_pointer", 
            "type": "X86ACPIRSDP", 
            "revision": 2
        }, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "testsys.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "testsys.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:2147483647:0:0:0:0"
        ], 
        "membus": {
            "point_of_coherency": true, 
            "system": "testsys", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "pio": {
                    "peer": "testsys.membus.default", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 0, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.membus.badaddr_responder", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "ret_bad_addr": true, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "forward_latency": 4, 
            "clk_domain": "testsys.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "testsys.bridge.slave", 
                    "testsys.cpu.interrupts.pio", 
                    "testsys.cpu.interrupts.int_slave", 
                    "testsys.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "testsys.apicbridge.master", 
                    "testsys.system_port", 
                    "testsys.iobridge.master", 
                    "testsys.cpu.icache_port", 
                    "testsys.cpu.dcache_port", 
                    "testsys.cpu.itb.walker.port", 
                    "testsys.cpu.dtb.walker.port", 
                    "testsys.cpu.interrupts.int_master"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "testsys", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "testsys.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": null, 
            "path": "testsys.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "testsys.membus.badaddr_responder.pio", 
                "role": "MASTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "pc": {
            "fake_com_4": {
                "pio": {
                    "peer": "testsys.iobus.master[17]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854776552, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.fake_com_4", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "fake_com_4", 
                "ret_bad_addr": false, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "fake_com_2": {
                "pio": {
                    "peer": "testsys.iobus.master[15]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854776568, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.fake_com_2", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "fake_com_2", 
                "ret_bad_addr": false, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "name": "pc", 
            "south_bridge": {
                "int_lines": [
                    {
                        "name": "int_lines0", 
                        "source": "testsys.pc.south_bridge.pic1.output", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 0, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.io_apic", 
                            "path": "testsys.pc.south_bridge.int_lines0.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines0", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines1", 
                        "source": "testsys.pc.south_bridge.pic2.output", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 2, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.pic1", 
                            "path": "testsys.pc.south_bridge.int_lines1.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines1", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines2", 
                        "source": "testsys.pc.south_bridge.cmos.int_pin", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 0, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.pic2", 
                            "path": "testsys.pc.south_bridge.int_lines2.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines2", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines3", 
                        "source": "testsys.pc.south_bridge.pit.int_pin", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 0, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.pic1", 
                            "path": "testsys.pc.south_bridge.int_lines3.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines3", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines4", 
                        "source": "testsys.pc.south_bridge.pit.int_pin", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 2, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.io_apic", 
                            "path": "testsys.pc.south_bridge.int_lines4.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines4", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines5", 
                        "source": "testsys.pc.south_bridge.keyboard.keyboard_int_pin", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 1, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.io_apic", 
                            "path": "testsys.pc.south_bridge.int_lines5.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines5", 
                        "type": "X86IntLine"
                    }, 
                    {
                        "name": "int_lines6", 
                        "source": "testsys.pc.south_bridge.keyboard.mouse_int_pin", 
                        "eventq_index": 0, 
                        "sink": {
                            "name": "sink", 
                            "number": 12, 
                            "eventq_index": 0, 
                            "cxx_class": "X86ISA::IntSinkPin", 
                            "device": "testsys.pc.south_bridge.io_apic", 
                            "path": "testsys.pc.south_bridge.int_lines6.sink", 
                            "type": "X86IntSinkPin"
                        }, 
                        "cxx_class": "X86ISA::IntLine", 
                        "path": "testsys.pc.south_bridge.int_lines6", 
                        "type": "X86IntLine"
                    }
                ], 
                "ethernet": {
                    "PMCAPNextCapability": 0, 
                    "InterruptPin": 1, 
                    "HeaderType": 0, 
                    "VendorID": 32902, 
                    "MSIXMsgCtrl": 0, 
                    "MSIXCAPNextCapability": 0, 
                    "PXCAPLinkCtrl": 0, 
                    "Revision": 0, 
                    "hardware_address": "00:90:00:00:00:01", 
                    "LegacyIOBase": 0, 
                    "pio_latency": 30000, 
                    "PXCAPLinkCap": 0, 
                    "CapabilityPtr": 0, 
                    "MSIXCAPBaseOffset": 0, 
                    "PXCAPDevCapabilities": 0, 
                    "MSIXCAPCapId": 0, 
                    "BAR3Size": 0, 
                    "rx_desc_cache_size": 64, 
                    "power_model": null, 
                    "PXCAPCapabilities": 0, 
                    "SubsystemID": 4104, 
                    "PXCAPCapId": 0, 
                    "BAR4": 0, 
                    "BAR1": 0, 
                    "BAR0": 0, 
                    "BAR3": 0, 
                    "BAR2": 0, 
                    "BAR5": 0, 
                    "PXCAPDevStatus": 0, 
                    "BAR2Size": 0, 
                    "MSICAPNextCapability": 0, 
                    "ExpansionROM": 0, 
                    "rx_write_delay": 0, 
                    "MSICAPMsgCtrl": 0, 
                    "BAR5Size": 0, 
                    "CardbusCIS": 0, 
                    "MSIXPbaOffset": 0, 
                    "MSICAPBaseOffset": 0, 
                    "MaximumLatency": 0, 
                    "BAR2LegacyIO": false, 
                    "LatencyTimer": 0, 
                    "BAR4LegacyIO": false, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "PXCAPLinkStatus": 0, 
                    "PXCAPDevCap2": 0, 
                    "p_state_clk_gate_min": 1000, 
                    "PXCAPDevCtrl": 0, 
                    "MSICAPMaskBits": 0, 
                    "host": "testsys.pc.pci_host", 
                    "Command": 0, 
                    "interface": {
                        "peer": "etherlink.interface", 
                        "role": "MASTER"
                    }, 
                    "SubClassCode": 0, 
                    "pci_func": 0, 
                    "BAR5LegacyIO": false, 
                    "MSICAPMsgData": 0, 
                    "BIST": 0, 
                    "PXCAPDevCtrl2": 0, 
                    "pci_bus": 0, 
                    "InterruptLine": 1, 
                    "fetch_delay": 10000, 
                    "MSICAPMsgAddr": 0, 
                    "BAR3LegacyIO": false, 
                    "BAR4Size": 0, 
                    "path": "testsys.pc.south_bridge.ethernet", 
                    "MinimumGrant": 255, 
                    "phy_epid": 896, 
                    "Status": 0, 
                    "BAR0Size": 131072, 
                    "system": "testsys", 
                    "name": "ethernet", 
                    "PXCAPNextCapability": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "type": "IGbE", 
                    "tx_fifo_size": 393216, 
                    "PXCAPBaseOffset": 0, 
                    "DeviceID": 4213, 
                    "tx_read_delay": 0, 
                    "CacheLineSize": 0, 
                    "dma": {
                        "peer": "testsys.iobus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "PMCAPCapId": 0, 
                    "tx_desc_cache_size": 64, 
                    "config_latency": 20000, 
                    "BAR1Size": 0, 
                    "pio": {
                        "peer": "testsys.iobus.master[10]", 
                        "role": "SLAVE"
                    }, 
                    "pci_dev": 0, 
                    "PMCAPCtrlStatus": 0, 
                    "cxx_class": "IGbE", 
                    "wb_delay": 10000, 
                    "fetch_comp_delay": 10000, 
                    "clk_domain": "testsys.clk_domain", 
                    "SubsystemVendorID": 32902, 
                    "PMCAPBaseOffset": 0, 
                    "MSICAPPendingBits": 0, 
                    "MSIXTableOffset": 0, 
                    "MSICAPMsgUpperAddr": 0, 
                    "MSICAPCapId": 0, 
                    "BAR0LegacyIO": false, 
                    "ProgIF": 0, 
                    "BAR1LegacyIO": false, 
                    "wb_comp_delay": 10000, 
                    "PMCAPCapabilities": 0, 
                    "ClassCode": 2, 
                    "p_state_clk_gate_bins": 20, 
                    "rx_fifo_size": 393216, 
                    "phy_pid": 680
                }, 
                "name": "south_bridge", 
                "speaker": {
                    "name": "speaker", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[8]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::Speaker", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.speaker", 
                    "pio_addr": 9223372036854775905, 
                    "type": "PcSpeaker", 
                    "i8254": "testsys.pc.south_bridge.pit"
                }, 
                "keyboard": {
                    "system": "testsys", 
                    "command_port": 9223372036854775908, 
                    "name": "keyboard", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[4]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "mouse_int_pin": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.keyboard.mouse_int_pin", 
                        "type": "X86IntSourcePin", 
                        "name": "mouse_int_pin", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "keyboard_int_pin": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.keyboard.keyboard_int_pin", 
                        "type": "X86IntSourcePin", 
                        "name": "keyboard_int_pin", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::I8042", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.keyboard", 
                    "pio_addr": 0, 
                    "data_port": 9223372036854775904, 
                    "type": "I8042"
                }, 
                "pit": {
                    "name": "pit", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[7]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::I8254", 
                    "int_pin": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.pit.int_pin", 
                        "type": "X86IntSourcePin", 
                        "name": "int_pin", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.pit", 
                    "pio_addr": 9223372036854775872, 
                    "type": "I8254", 
                    "pio_latency": 100000
                }, 
                "io_apic": {
                    "int_master": {
                        "peer": "testsys.iobus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "io_apic", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[9]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "external_int_pic": "testsys.pc.south_bridge.pic1", 
                    "system": "testsys", 
                    "apic_id": 1, 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "power_model": null, 
                    "cxx_class": "X86ISA::I82094AA", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.io_apic", 
                    "pio_addr": 4273995776, 
                    "type": "I82094AA"
                }, 
                "pic1": {
                    "pio": {
                        "peer": "testsys.iobus.master[5]", 
                        "role": "SLAVE"
                    }, 
                    "slave": "testsys.pc.south_bridge.pic2", 
                    "name": "pic1", 
                    "p_state_clk_gate_min": 1000, 
                    "output": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.pic1.output", 
                        "type": "X86IntSourcePin", 
                        "name": "output", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::I8259", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "mode": "I8259Master", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.pic1", 
                    "pio_addr": 9223372036854775840, 
                    "type": "I8259"
                }, 
                "pic2": {
                    "pio": {
                        "peer": "testsys.iobus.master[6]", 
                        "role": "SLAVE"
                    }, 
                    "slave": null, 
                    "name": "pic2", 
                    "p_state_clk_gate_min": 1000, 
                    "output": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.pic2.output", 
                        "type": "X86IntSourcePin", 
                        "name": "output", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::I8259", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "mode": "I8259Slave", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.pic2", 
                    "pio_addr": 9223372036854775968, 
                    "type": "I8259"
                }, 
                "platform": "testsys.pc", 
                "dma1": {
                    "name": "dma1", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::I8237", 
                    "pio_latency": 100000, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.dma1", 
                    "pio_addr": 9223372036854775808, 
                    "type": "I8237"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SouthBridge", 
                "path": "testsys.pc.south_bridge", 
                "ide": {
                    "PMCAPNextCapability": 0, 
                    "InterruptPin": 1, 
                    "HeaderType": 0, 
                    "VendorID": 32902, 
                    "MSIXMsgCtrl": 0, 
                    "MSIXCAPNextCapability": 0, 
                    "PXCAPLinkCtrl": 0, 
                    "Revision": 0, 
                    "LegacyIOBase": 9223372036854775808, 
                    "pio_latency": 30000, 
                    "PXCAPLinkCap": 0, 
                    "CapabilityPtr": 0, 
                    "MSIXCAPBaseOffset": 0, 
                    "PXCAPDevCapabilities": 0, 
                    "MSIXCAPCapId": 0, 
                    "BAR3Size": 3, 
                    "power_model": null, 
                    "PXCAPCapabilities": 0, 
                    "SubsystemID": 0, 
                    "PXCAPCapId": 0, 
                    "BAR4": 1, 
                    "BAR1": 1012, 
                    "BAR0": 496, 
                    "BAR3": 884, 
                    "BAR2": 368, 
                    "BAR5": 1, 
                    "PXCAPDevStatus": 0, 
                    "disks": [
                        {
                            "driveID": "master", 
                            "name": "disks", 
                            "image": {
                                "read_only": false, 
                                "name": "image", 
                                "cxx_class": "CowDiskImage", 
                                "eventq_index": 0, 
                                "child": {
                                    "read_only": true, 
                                    "name": "child", 
                                    "eventq_index": 0, 
                                    "cxx_class": "RawDiskImage", 
                                    "path": "testsys.pc.south_bridge.ide.disks.image.child", 
                                    "image_file": "/home/apollon/APOLLON/kernels/disks/x86_64root.img", 
                                    "type": "RawDiskImage"
                                }, 
                                "path": "testsys.pc.south_bridge.ide.disks.image", 
                                "image_file": "", 
                                "type": "CowDiskImage", 
                                "table_size": 65536
                            }, 
                            "delay": 1000000, 
                            "eventq_index": 0, 
                            "cxx_class": "IdeDisk", 
                            "path": "testsys.pc.south_bridge.ide.disks", 
                            "type": "IdeDisk"
                        }
                    ], 
                    "BAR2Size": 8, 
                    "MSICAPNextCapability": 0, 
                    "ExpansionROM": 0, 
                    "MSICAPMsgCtrl": 0, 
                    "BAR5Size": 0, 
                    "CardbusCIS": 0, 
                    "MSIXPbaOffset": 0, 
                    "MSICAPBaseOffset": 0, 
                    "MaximumLatency": 0, 
                    "BAR2LegacyIO": true, 
                    "LatencyTimer": 0, 
                    "BAR4LegacyIO": false, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "PXCAPLinkStatus": 0, 
                    "PXCAPDevCap2": 0, 
                    "p_state_clk_gate_min": 1000, 
                    "PXCAPDevCtrl": 0, 
                    "MSICAPMaskBits": 0, 
                    "host": "testsys.pc.pci_host", 
                    "Command": 0, 
                    "SubClassCode": 1, 
                    "pci_func": 0, 
                    "BAR5LegacyIO": false, 
                    "MSICAPMsgData": 0, 
                    "BIST": 0, 
                    "PXCAPDevCtrl2": 0, 
                    "pci_bus": 0, 
                    "InterruptLine": 14, 
                    "MSICAPMsgAddr": 0, 
                    "BAR3LegacyIO": true, 
                    "BAR4Size": 16, 
                    "path": "testsys.pc.south_bridge.ide", 
                    "MinimumGrant": 0, 
                    "Status": 640, 
                    "BAR0Size": 8, 
                    "system": "testsys", 
                    "name": "ide", 
                    "PXCAPNextCapability": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "type": "IdeController", 
                    "ctrl_offset": 0, 
                    "PXCAPBaseOffset": 0, 
                    "DeviceID": 28945, 
                    "io_shift": 0, 
                    "CacheLineSize": 0, 
                    "dma": {
                        "peer": "testsys.iobus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "PMCAPCapId": 0, 
                    "config_latency": 20000, 
                    "BAR1Size": 3, 
                    "pio": {
                        "peer": "testsys.iobus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "pci_dev": 4, 
                    "PMCAPCtrlStatus": 0, 
                    "cxx_class": "IdeController", 
                    "clk_domain": "testsys.clk_domain", 
                    "SubsystemVendorID": 0, 
                    "PMCAPBaseOffset": 0, 
                    "MSICAPPendingBits": 0, 
                    "MSIXTableOffset": 0, 
                    "MSICAPMsgUpperAddr": 0, 
                    "MSICAPCapId": 0, 
                    "BAR0LegacyIO": true, 
                    "ProgIF": 128, 
                    "BAR1LegacyIO": true, 
                    "PMCAPCapabilities": 0, 
                    "ClassCode": 1, 
                    "p_state_clk_gate_bins": 20
                }, 
                "type": "SouthBridge", 
                "cmos": {
                    "name": "cmos", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "testsys.iobus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "X86ISA::Cmos", 
                    "int_pin": {
                        "eventq_index": 0, 
                        "path": "testsys.pc.south_bridge.cmos.int_pin", 
                        "type": "X86IntSourcePin", 
                        "name": "int_pin", 
                        "cxx_class": "X86ISA::IntSourcePin"
                    }, 
                    "clk_domain": "testsys.clk_domain", 
                    "power_model": null, 
                    "system": "testsys", 
                    "eventq_index": 0, 
                    "time": "Sun Jan  1 00:00:00 2012", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "testsys.pc.south_bridge.cmos", 
                    "pio_addr": 9223372036854775920, 
                    "type": "Cmos", 
                    "pio_latency": 100000
                }
            }, 
            "fake_floppy": {
                "pio": {
                    "peer": "testsys.iobus.master[18]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854776818, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.fake_floppy", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "fake_floppy", 
                "ret_bad_addr": false, 
                "pio_size": 2, 
                "p_state_clk_gate_bins": 20
            }, 
            "i_dont_exist2": {
                "pio": {
                    "peer": "testsys.iobus.master[12]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854776045, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.i_dont_exist2", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "i_dont_exist2", 
                "ret_bad_addr": false, 
                "pio_size": 1, 
                "p_state_clk_gate_bins": 20
            }, 
            "system": "testsys", 
            "i_dont_exist1": {
                "pio": {
                    "peer": "testsys.iobus.master[11]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854775936, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.i_dont_exist1", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "i_dont_exist1", 
                "ret_bad_addr": false, 
                "pio_size": 1, 
                "p_state_clk_gate_bins": 20
            }, 
            "intrctrl": "testsys.intrctrl", 
            "com_1": {
                "name": "com_1", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "testsys.iobus.master[14]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Uart8250", 
                "pio_latency": 100000, 
                "clk_domain": "testsys.clk_domain", 
                "power_model": null, 
                "system": "testsys", 
                "terminal": {
                    "name": "terminal", 
                    "output": true, 
                    "number": 0, 
                    "intr_control": "testsys.intrctrl", 
                    "eventq_index": 0, 
                    "cxx_class": "Terminal", 
                    "path": "testsys.pc.com_1.terminal", 
                    "type": "Terminal", 
                    "port": 3000
                }, 
                "platform": "testsys.pc", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "testsys.pc.com_1", 
                "pio_addr": 9223372036854776824, 
                "type": "Uart8250"
            }, 
            "pci_host": {
                "p_state_clk_gate_min": 1000, 
                "default_p_state": "UNDEFINED", 
                "conf_size": 16777216, 
                "name": "pci_host", 
                "conf_device_bits": 8, 
                "pio": {
                    "peer": "testsys.iobus.default", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "conf_base": 13835058055282163712, 
                "clk_domain": "testsys.clk_domain", 
                "power_model": null, 
                "system": "testsys", 
                "pci_dma_base": 0, 
                "platform": "testsys.pc", 
                "eventq_index": 0, 
                "cxx_class": "GenericPciHost", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "testsys.pc.pci_host", 
                "pci_pio_base": 9223372036854775808, 
                "type": "GenericPciHost", 
                "pci_mem_base": 0
            }, 
            "eventq_index": 0, 
            "cxx_class": "Pc", 
            "path": "testsys.pc", 
            "behind_pci": {
                "pio": {
                    "peer": "testsys.iobus.master[13]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854779128, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.behind_pci", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "behind_pci", 
                "ret_bad_addr": false, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "type": "Pc", 
            "fake_com_3": {
                "pio": {
                    "peer": "testsys.iobus.master[16]", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "testsys.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 9223372036854776808, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "testsys", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "testsys.pc.fake_com_3", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "fake_com_3", 
                "ret_bad_addr": false, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }
        }, 
        "eventq_index": 0, 
        "e820_table": {
            "name": "e820_table", 
            "cxx_class": "X86ISA::E820Table", 
            "eventq_index": 0, 
            "entries": [
                {
                    "addr": 0, 
                    "range_type": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::E820Entry", 
                    "path": "testsys.e820_table.entries0", 
                    "size": 654336, 
                    "type": "X86E820Entry", 
                    "name": "entries0"
                }, 
                {
                    "addr": 654336, 
                    "range_type": 2, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::E820Entry", 
                    "path": "testsys.e820_table.entries1", 
                    "size": 394240, 
                    "type": "X86E820Entry", 
                    "name": "entries1"
                }, 
                {
                    "addr": 1048576, 
                    "range_type": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::E820Entry", 
                    "path": "testsys.e820_table.entries2", 
                    "size": 2146435072, 
                    "type": "X86E820Entry", 
                    "name": "entries2"
                }, 
                {
                    "addr": 2147483648, 
                    "range_type": 2, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::E820Entry", 
                    "path": "testsys.e820_table.entries3", 
                    "size": 1073741824, 
                    "type": "X86E820Entry", 
                    "name": "entries3"
                }, 
                {
                    "addr": 4294901760, 
                    "range_type": 2, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::E820Entry", 
                    "path": "testsys.e820_table.entries4", 
                    "size": 65536, 
                    "type": "X86E820Entry", 
                    "name": "entries4"
                }
            ], 
            "path": "testsys.e820_table", 
            "type": "X86E820Table"
        }, 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "smbios_table": {
            "name": "smbios_table", 
            "structures": [
                {
                    "major": 0, 
                    "vendor": "", 
                    "name": "structures", 
                    "characteristics": [], 
                    "release_date": "06/08/2008", 
                    "cxx_class": "X86ISA::SMBios::BiosInformation", 
                    "emb_cont_firmware_major": 0, 
                    "rom_size": 0, 
                    "starting_addr_segment": 0, 
                    "emb_cont_firmware_minor": 0, 
                    "version": "", 
                    "eventq_index": 0, 
                    "characteristic_ext_bytes": [], 
                    "path": "testsys.smbios_table.structures", 
                    "type": "X86SMBiosBiosInformation", 
                    "minor": 0
                }
            ], 
            "major_version": 2, 
            "minor_version": 5, 
            "eventq_index": 0, 
            "cxx_class": "X86ISA::SMBios::SMBiosTable", 
            "path": "testsys.smbios_table", 
            "type": "X86SMBiosSMBiosTable"
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "testsys.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "testsys.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "LinuxX86System", 
        "p_state_clk_gate_min": 1000, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "testsys.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1", 
        "system_port": {
            "peer": "testsys.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "power_model": null, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "testsys.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "testsys.membus.master[3]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.032", 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": "0.032", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.157", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.125", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": "0.02", 
                "IDD5": "0.235", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "tRRD_L": 0, 
                "IDD0": "0.055", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "power_model": null, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "testsys.mem_ctrls", 
                "tXP": 6000, 
                "tXS": 270000, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.038", 
                "IDD3N": "0.038", 
                "name": "mem_ctrls", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "kvm_map": true, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "0:2147483647:6:19:0:0", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "path": "testsys", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "testsys.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "testsys.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "atomic", 
        "name": "testsys", 
        "init_param": 0, 
        "p_state_clk_gate_bins": 20, 
        "load_addr_mask": 18446744073709551615, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "testsys.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "testsys", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "testsys.cpu.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "testsys.membus.slave[5]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "testsys.cpu.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "testsys", 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "testsys.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "testsys.cpu.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "clk_domain": "testsys.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "testsys.membus.slave[3]", 
                    "role": "MASTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "testsys.membus.slave[7]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "testsys.membus.master[1]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "testsys.membus.master[2]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "testsys.cpu.apic_clk_domain", 
                        "power_model": null, 
                        "system": "testsys", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "testsys.cpu.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "testsys.membus.slave[4]", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "path": "testsys.cpu", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "testsys.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "testsys", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "testsys.cpu.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "testsys.membus.slave[6]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "testsys.cpu.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "testsys.cpu.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "testsys.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "testsys", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "testsys.intrctrl", 
            "type": "IntrControl"
        }, 
        "multi_thread": false, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "testsys.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "work_begin_ckpt_count": 0, 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}