<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Multi Cycle Processors - COMP3211 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="The clock cycle speed is originally limited by the longest instruction time."><meta name=keywords content="featherbear,COMP3211,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/multi-cycle-processors/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.46877d277c22ebe08dcb937692b8b1d6e40ef958752120243d0f48fdfabcb35a.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Multi Cycle Processors"><meta property="og:description" content="The clock cycle speed is originally limited by the longest instruction time."><meta property="og:type" content="article"><meta property="og:url" content="/lectures/multi-cycle-processors/"><meta property="article:published_time" content="2021-03-02T14:29:09+00:00"><meta property="article:modified_time" content="2021-11-02T12:26:48+11:00"><meta itemprop=name content="Multi Cycle Processors"><meta itemprop=description content="The clock cycle speed is originally limited by the longest instruction time."><meta itemprop=datePublished content="2021-03-02T14:29:09+00:00"><meta itemprop=dateModified content="2021-11-02T12:26:48+11:00"><meta itemprop=wordCount content="315"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Multi Cycle Processors"><meta name=twitter:description content="The clock cycle speed is originally limited by the longest instruction time."><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP3211 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP3211><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP3211 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP3211>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Multi Cycle Processors</h1><div class=post-meta><span class=post-time>2021-03-02</span><div class=post-category><a href=../../categories/lectures/>Lectures</a></div></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#building-finite-state-machines-for-control>Building Finite State Machines for Control</a></li></ul></nav></div></div><div class=post-content><p>The clock cycle speed is originally limited by the longest instruction time. In multi-cycle processors, instructions are split into several cycles, therefore the clock cycle time can be reduced. Each instruction is laid out to use the smallest number of clock cycles possible</p><hr><p>For a small set of instructions, it is relatively simple to design a single-cycle processor to implement the functionality for the instructions..</p><p>We may want to assume that control signals will be ready when data flows to a component</p><hr><p>With a CPI = 1 processor, the clock cycle time is determined by the latency of the longest instruction - which means that all instructions take as much time as the slowest instruction.</p><p>In addition, we need to duplicate resources that are used more than once per instruction.</p><p>To improve this design, we can allow <strong>instructions to span over multiple cycles</strong>.<br>In a way, we are able to 'quantize' the steps of the instruction.</p><p>This multi-cycle processor design can be implemented by partitioning the single-cycle datapath, where <strong>each section takes one clock cycle to execute</strong>. By repeating parts of the cycle, we also mitigate the need to duplicate resources</p><p>The time spent in each section should be balanced, as the clock cycle time is determined by the longest section delay. Registers should be inserted between sections, based on the operation of each section</p><p><img src=../../uploads/snipaste_2021-03-04_01-41-00.png alt><br><img src=../../uploads/snipaste_2021-03-04_02-10-03.png alt></p><hr><p><img src=../../uploads/snipaste_2021-03-04_02-12-44.png alt></p><hr><blockquote><p><strong>Most instructions take up 4 cycles</strong></p></blockquote><p><strong>R-Type Instructions</strong> - Takes 4 cycles<br><img src=../../uploads/snipaste_2021-03-04_02-17-25.png alt></p><p><strong>I-Type Instructions</strong> - Takes 4 cycles<br><img src=../../uploads/snipaste_2021-03-04_02-17-56.png alt></p><p><strong>LW Instruction</strong> - Takes 5 cycles<br><img src=../../uploads/snipaste_2021-03-04_02-18-23.png alt></p><p><strong>SW Instruction</strong> - Takes 4 cycles<br><img src=../../uploads/snipaste_2021-03-04_02-19-45.png alt></p><p><strong>BEQ Instruction</strong> - Takes 4 cycles<br><img src=../../uploads/snipaste_2021-03-04_02-20-23.png alt></p><hr><h1 id=building-finite-state-machines-for-control>Building Finite State Machines for Control</h1><p><img src=../../uploads/snipaste_2021-03-04_02-21-02.png alt></p><p>As instructions are no longer single-cycled, we can no longer use combinational logic to determine the control signals. Instead we need to use a FSM (and deal with it in steps).<br>(Each horizontal level related to one clock cycle)</p><hr><p><img src=../../uploads/snipaste_2021-03-06_01-11-25.png alt></p><p>nPC_sel, ALUSrc, ALUctr, ExtOp is needed for BEQ instruction.</p><p><img src=../../uploads/snipaste_2021-03-06_01-15-48.png alt><br><img src=../../uploads/snipaste_2021-03-07_22-48-01.png alt></p></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/performance/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Performance</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/pipelined-processors/><span class="next-text nav-default">Pipelined Processors</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article><script>(function(f,a,t,h,o,m){a[h]=a[h]||function(){(a[h].q=a[h].q||[]).push(arguments)};o=f.createElement('script'),m=f.getElementsByTagName('script')[0];o.async=1;o.src=t;o.id='fathom-script';m.parentNode.insertBefore(o,m)})(document,window,'//ss.featherbear.cc/tracker.js','fathom');fathom('set','siteId','NEQTU');fathom('trackPageview');</script></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2021
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>