Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.input_handler
Compiling module xil_defaultlib.half_sec_gen
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module xil_defaultlib.Display_Controller
Compiling module xil_defaultlib.output_handler
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
