<stg><name>pqcrystals_dilithium2_ref_polyt0_unpack.1</name>


<trans_list>

<trans id="5702" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5707" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5720" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5724" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5728" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5730" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:0 %a_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="12">
<![CDATA[
entry:2 %a_cast = zext i12 %a_read

]]></Node>
<StgValue><ssdm name="a_cast"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:772 %sk_addr = getelementptr i8 %sk, i64 0, i64 %a_cast

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="12">
<![CDATA[
entry:773 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:774 %add_ln740 = add i12 %a_read, i12 1

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
entry:775 %zext_ln740 = zext i12 %add_ln740

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:776 %sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln740

]]></Node>
<StgValue><ssdm name="sk_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="12">
<![CDATA[
entry:777 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %r_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %r_offset

]]></Node>
<StgValue><ssdm name="r_offset_read"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
entry:3 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %r_offset_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="10">
<![CDATA[
entry:4 %zext_ln739_31 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln739_31"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln739_31

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="12">
<![CDATA[
entry:773 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="12">
<![CDATA[
entry:777 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="8">
<![CDATA[
entry:778 %trunc_ln741 = trunc i8 %sk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln741"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:779 %tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741, i8 %sk_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="13">
<![CDATA[
entry:780 %zext_ln743 = zext i13 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln743"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:783 %add_ln744 = add i12 %a_read, i12 2

]]></Node>
<StgValue><ssdm name="add_ln744"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="12">
<![CDATA[
entry:784 %zext_ln744 = zext i12 %add_ln744

]]></Node>
<StgValue><ssdm name="zext_ln744"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:785 %sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln744

]]></Node>
<StgValue><ssdm name="sk_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="12">
<![CDATA[
entry:786 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:788 %add_ln745 = add i12 %a_read, i12 3

]]></Node>
<StgValue><ssdm name="add_ln745"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="12">
<![CDATA[
entry:789 %zext_ln745 = zext i12 %add_ln745

]]></Node>
<StgValue><ssdm name="zext_ln745"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:790 %sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln745

]]></Node>
<StgValue><ssdm name="sk_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="12">
<![CDATA[
entry:791 %sk_load_5 = load i12 %sk_addr_5

]]></Node>
<StgValue><ssdm name="sk_load_5"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:874 %sub_ln775 = sub i14 4096, i14 %zext_ln743

]]></Node>
<StgValue><ssdm name="sub_ln775"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="14">
<![CDATA[
entry:875 %sext_ln775 = sext i14 %sub_ln775

]]></Node>
<StgValue><ssdm name="sext_ln775"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:876 %store_ln775 = store i32 %sext_ln775, i10 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %or_ln743 = or i10 %tmp_s, i10 1

]]></Node>
<StgValue><ssdm name="or_ln743"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="10">
<![CDATA[
entry:7 %zext_ln743_64 = zext i10 %or_ln743

]]></Node>
<StgValue><ssdm name="zext_ln743_64"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln743_64

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:781 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="3">
<![CDATA[
entry:782 %zext_ln743_32 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln743_32"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="12">
<![CDATA[
entry:786 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="8">
<![CDATA[
entry:787 %trunc_ln744 = trunc i8 %sk_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln744"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="12">
<![CDATA[
entry:791 %sk_load_5 = load i12 %sk_addr_5

]]></Node>
<StgValue><ssdm name="sk_load_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="8">
<![CDATA[
entry:792 %trunc_ln746 = trunc i8 %sk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:793 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:794 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:795 %or_ln746 = or i9 %tmp, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="or_ln746"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:796 %tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_4, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:797 %or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746, i2 %tmp_17, i9 %or_ln746

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="14" op_0_bw="13">
<![CDATA[
entry:798 %zext_ln748 = zext i13 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln748"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:799 %lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_5, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:800 %add_ln749 = add i12 %a_read, i12 4

]]></Node>
<StgValue><ssdm name="add_ln749"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="12">
<![CDATA[
entry:801 %zext_ln749 = zext i12 %add_ln749

]]></Node>
<StgValue><ssdm name="zext_ln749"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:802 %sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln749

]]></Node>
<StgValue><ssdm name="sk_addr_6"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="12">
<![CDATA[
entry:803 %sk_load_6 = load i12 %sk_addr_6

]]></Node>
<StgValue><ssdm name="sk_load_6"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:809 %add_ln753 = add i12 %a_read, i12 5

]]></Node>
<StgValue><ssdm name="add_ln753"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="12">
<![CDATA[
entry:810 %zext_ln753 = zext i12 %add_ln753

]]></Node>
<StgValue><ssdm name="zext_ln753"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:811 %sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln753

]]></Node>
<StgValue><ssdm name="sk_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="12">
<![CDATA[
entry:812 %sk_load_7 = load i12 %sk_addr_7

]]></Node>
<StgValue><ssdm name="sk_load_7"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:877 %sub_ln776 = sub i14 4096, i14 %zext_ln748

]]></Node>
<StgValue><ssdm name="sub_ln776"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="14">
<![CDATA[
entry:878 %sext_ln776 = sext i14 %sub_ln776

]]></Node>
<StgValue><ssdm name="sext_ln776"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:879 %store_ln776 = store i32 %sext_ln776, i10 %r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %or_ln748 = or i10 %tmp_s, i10 2

]]></Node>
<StgValue><ssdm name="or_ln748"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="10">
<![CDATA[
entry:10 %zext_ln748_32 = zext i10 %or_ln748

]]></Node>
<StgValue><ssdm name="zext_ln748_32"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %r_addr_2 = getelementptr i32 %r, i64 0, i64 %zext_ln748_32

]]></Node>
<StgValue><ssdm name="r_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="12">
<![CDATA[
entry:803 %sk_load_6 = load i12 %sk_addr_6

]]></Node>
<StgValue><ssdm name="sk_load_6"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="7" op_0_bw="8">
<![CDATA[
entry:804 %trunc_ln750 = trunc i8 %sk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln750"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:805 %or_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750, i6 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="14" op_0_bw="13">
<![CDATA[
entry:806 %zext_ln752 = zext i13 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="12">
<![CDATA[
entry:812 %sk_load_7 = load i12 %sk_addr_7

]]></Node>
<StgValue><ssdm name="sk_load_7"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:814 %add_ln754 = add i12 %a_read, i12 6

]]></Node>
<StgValue><ssdm name="add_ln754"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="12">
<![CDATA[
entry:815 %zext_ln754 = zext i12 %add_ln754

]]></Node>
<StgValue><ssdm name="zext_ln754"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:816 %sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln754

]]></Node>
<StgValue><ssdm name="sk_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="12">
<![CDATA[
entry:817 %sk_load_8 = load i12 %sk_addr_8

]]></Node>
<StgValue><ssdm name="sk_load_8"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:825 %add_ln758 = add i12 %a_read, i12 7

]]></Node>
<StgValue><ssdm name="add_ln758"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="12">
<![CDATA[
entry:826 %zext_ln758 = zext i12 %add_ln758

]]></Node>
<StgValue><ssdm name="zext_ln758"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:827 %sk_addr_9 = getelementptr i8 %sk, i64 0, i64 %zext_ln758

]]></Node>
<StgValue><ssdm name="sk_addr_9"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="12">
<![CDATA[
entry:828 %sk_load_9 = load i12 %sk_addr_9

]]></Node>
<StgValue><ssdm name="sk_load_9"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:880 %sub_ln777 = sub i14 4096, i14 %zext_ln752

]]></Node>
<StgValue><ssdm name="sub_ln777"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="14">
<![CDATA[
entry:881 %sext_ln777 = sext i14 %sub_ln777

]]></Node>
<StgValue><ssdm name="sext_ln777"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:882 %store_ln777 = store i32 %sext_ln777, i10 %r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %or_ln752 = or i10 %tmp_s, i10 3

]]></Node>
<StgValue><ssdm name="or_ln752"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
entry:13 %zext_ln752_64 = zext i10 %or_ln752

]]></Node>
<StgValue><ssdm name="zext_ln752_64"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %r_addr_3 = getelementptr i32 %r, i64 0, i64 %zext_ln752_64

]]></Node>
<StgValue><ssdm name="r_addr_3"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:807 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="1">
<![CDATA[
entry:808 %zext_ln752_32 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln752_32"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:813 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="12">
<![CDATA[
entry:817 %sk_load_8 = load i12 %sk_addr_8

]]></Node>
<StgValue><ssdm name="sk_load_8"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="8">
<![CDATA[
entry:818 %trunc_ln755 = trunc i8 %sk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln755"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:819 %tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:820 %or_ln755_31 = or i9 %tmp_15, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln755_31"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:821 %or_ln2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755, i9 %or_ln755_31

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="13">
<![CDATA[
entry:822 %zext_ln757 = zext i13 %or_ln2

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="12">
<![CDATA[
entry:828 %sk_load_9 = load i12 %sk_addr_9

]]></Node>
<StgValue><ssdm name="sk_load_9"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:830 %add_ln759 = add i12 %a_read, i12 8

]]></Node>
<StgValue><ssdm name="add_ln759"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="12">
<![CDATA[
entry:831 %zext_ln759 = zext i12 %add_ln759

]]></Node>
<StgValue><ssdm name="zext_ln759"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:832 %sk_addr_10 = getelementptr i8 %sk, i64 0, i64 %zext_ln759

]]></Node>
<StgValue><ssdm name="sk_addr_10"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="12">
<![CDATA[
entry:833 %sk_load_10 = load i12 %sk_addr_10

]]></Node>
<StgValue><ssdm name="sk_load_10"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:842 %add_ln763 = add i12 %a_read, i12 9

]]></Node>
<StgValue><ssdm name="add_ln763"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="12">
<![CDATA[
entry:843 %zext_ln763 = zext i12 %add_ln763

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:844 %sk_addr_11 = getelementptr i8 %sk, i64 0, i64 %zext_ln763

]]></Node>
<StgValue><ssdm name="sk_addr_11"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="12">
<![CDATA[
entry:845 %sk_load_11 = load i12 %sk_addr_11

]]></Node>
<StgValue><ssdm name="sk_load_11"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:883 %sub_ln778 = sub i14 4096, i14 %zext_ln757

]]></Node>
<StgValue><ssdm name="sub_ln778"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="14">
<![CDATA[
entry:884 %sext_ln778 = sext i14 %sub_ln778

]]></Node>
<StgValue><ssdm name="sext_ln778"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:885 %store_ln778 = store i32 %sext_ln778, i10 %r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:15 %or_ln757 = or i10 %tmp_s, i10 4

]]></Node>
<StgValue><ssdm name="or_ln757"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="10">
<![CDATA[
entry:16 %zext_ln757_64 = zext i10 %or_ln757

]]></Node>
<StgValue><ssdm name="zext_ln757_64"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %r_addr_4 = getelementptr i32 %r, i64 0, i64 %zext_ln757_64

]]></Node>
<StgValue><ssdm name="r_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:18 %or_ln762 = or i10 %tmp_s, i10 5

]]></Node>
<StgValue><ssdm name="or_ln762"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
entry:19 %zext_ln762_32 = zext i10 %or_ln762

]]></Node>
<StgValue><ssdm name="zext_ln762_32"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %r_addr_5 = getelementptr i32 %r, i64 0, i64 %zext_ln762_32

]]></Node>
<StgValue><ssdm name="r_addr_5"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:823 %lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_8, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="4">
<![CDATA[
entry:824 %zext_ln757_32 = zext i4 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln757_32"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="8">
<![CDATA[
entry:829 %trunc_ln758 = trunc i8 %sk_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln758"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="12">
<![CDATA[
entry:833 %sk_load_10 = load i12 %sk_addr_10

]]></Node>
<StgValue><ssdm name="sk_load_10"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="8">
<![CDATA[
entry:834 %trunc_ln760 = trunc i8 %sk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln760"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:835 %tmp_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:836 %tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758, i4 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:837 %or_ln760 = or i9 %tmp_23, i9 %tmp_21

]]></Node>
<StgValue><ssdm name="or_ln760"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:838 %tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_9, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:839 %or_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760, i3 %tmp_25, i9 %or_ln760

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="13">
<![CDATA[
entry:840 %zext_ln762 = zext i13 %or_ln3

]]></Node>
<StgValue><ssdm name="zext_ln762"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:841 %lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_10, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="12">
<![CDATA[
entry:845 %sk_load_11 = load i12 %sk_addr_11

]]></Node>
<StgValue><ssdm name="sk_load_11"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="8">
<![CDATA[
entry:846 %trunc_ln764 = trunc i8 %sk_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln764"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:847 %or_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764, i7 %lshr_ln4

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="13">
<![CDATA[
entry:848 %zext_ln766 = zext i13 %or_ln4

]]></Node>
<StgValue><ssdm name="zext_ln766"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:851 %add_ln767 = add i12 %a_read, i12 10

]]></Node>
<StgValue><ssdm name="add_ln767"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="12">
<![CDATA[
entry:852 %zext_ln767 = zext i12 %add_ln767

]]></Node>
<StgValue><ssdm name="zext_ln767"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:853 %sk_addr_12 = getelementptr i8 %sk, i64 0, i64 %zext_ln767

]]></Node>
<StgValue><ssdm name="sk_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="12">
<![CDATA[
entry:854 %sk_load_12 = load i12 %sk_addr_12

]]></Node>
<StgValue><ssdm name="sk_load_12"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:856 %add_ln768 = add i12 %a_read, i12 11

]]></Node>
<StgValue><ssdm name="add_ln768"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="12">
<![CDATA[
entry:857 %zext_ln768 = zext i12 %add_ln768

]]></Node>
<StgValue><ssdm name="zext_ln768"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:858 %sk_addr_13 = getelementptr i8 %sk, i64 0, i64 %zext_ln768

]]></Node>
<StgValue><ssdm name="sk_addr_13"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="12">
<![CDATA[
entry:859 %sk_load_13 = load i12 %sk_addr_13

]]></Node>
<StgValue><ssdm name="sk_load_13"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:886 %sub_ln779 = sub i14 4096, i14 %zext_ln762

]]></Node>
<StgValue><ssdm name="sub_ln779"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="14">
<![CDATA[
entry:887 %sext_ln779 = sext i14 %sub_ln779

]]></Node>
<StgValue><ssdm name="sext_ln779"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:888 %store_ln779 = store i32 %sext_ln779, i10 %r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:889 %sub_ln780 = sub i14 4096, i14 %zext_ln766

]]></Node>
<StgValue><ssdm name="sub_ln780"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="14">
<![CDATA[
entry:890 %sext_ln780 = sext i14 %sub_ln780

]]></Node>
<StgValue><ssdm name="sext_ln780"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:891 %store_ln780 = store i32 %sext_ln780, i10 %r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:21 %or_ln766 = or i10 %tmp_s, i10 6

]]></Node>
<StgValue><ssdm name="or_ln766"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
entry:22 %zext_ln766_64 = zext i10 %or_ln766

]]></Node>
<StgValue><ssdm name="zext_ln766_64"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %r_addr_6 = getelementptr i32 %r, i64 0, i64 %zext_ln766_64

]]></Node>
<StgValue><ssdm name="r_addr_6"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:849 %lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_11, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="2">
<![CDATA[
entry:850 %zext_ln766_32 = zext i2 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln766_32"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="12">
<![CDATA[
entry:854 %sk_load_12 = load i12 %sk_addr_12

]]></Node>
<StgValue><ssdm name="sk_load_12"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="8">
<![CDATA[
entry:855 %trunc_ln767 = trunc i8 %sk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln767"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="12">
<![CDATA[
entry:859 %sk_load_13 = load i12 %sk_addr_13

]]></Node>
<StgValue><ssdm name="sk_load_13"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="8">
<![CDATA[
entry:860 %trunc_ln769 = trunc i8 %sk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln769"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:861 %tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:862 %tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767, i2 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:863 %or_ln769 = or i9 %tmp_29, i9 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln769"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:864 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:865 %or_ln5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769, i1 %tmp_31, i9 %or_ln769

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="13">
<![CDATA[
entry:866 %zext_ln771 = zext i13 %or_ln5

]]></Node>
<StgValue><ssdm name="zext_ln771"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:867 %lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_13, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:868 %add_ln772 = add i12 %a_read, i12 12

]]></Node>
<StgValue><ssdm name="add_ln772"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="12">
<![CDATA[
entry:869 %zext_ln772 = zext i12 %add_ln772

]]></Node>
<StgValue><ssdm name="zext_ln772"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:870 %sk_addr_14 = getelementptr i8 %sk, i64 0, i64 %zext_ln772

]]></Node>
<StgValue><ssdm name="sk_addr_14"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="12">
<![CDATA[
entry:871 %sk_load_14 = load i12 %sk_addr_14

]]></Node>
<StgValue><ssdm name="sk_load_14"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:892 %sub_ln781 = sub i14 4096, i14 %zext_ln771

]]></Node>
<StgValue><ssdm name="sub_ln781"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="14">
<![CDATA[
entry:893 %sext_ln781 = sext i14 %sub_ln781

]]></Node>
<StgValue><ssdm name="sext_ln781"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:894 %store_ln781 = store i32 %sext_ln781, i10 %r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:898 %add_ln739 = add i12 %a_read, i12 13

]]></Node>
<StgValue><ssdm name="add_ln739"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="12">
<![CDATA[
entry:899 %zext_ln739 = zext i12 %add_ln739

]]></Node>
<StgValue><ssdm name="zext_ln739"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:900 %sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln739

]]></Node>
<StgValue><ssdm name="sk_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="12">
<![CDATA[
entry:901 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:24 %or_ln771 = or i10 %tmp_s, i10 7

]]></Node>
<StgValue><ssdm name="or_ln771"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
entry:25 %zext_ln771_32 = zext i10 %or_ln771

]]></Node>
<StgValue><ssdm name="zext_ln771_32"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %r_addr_7 = getelementptr i32 %r, i64 0, i64 %zext_ln771_32

]]></Node>
<StgValue><ssdm name="r_addr_7"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="12">
<![CDATA[
entry:871 %sk_load_14 = load i12 %sk_addr_14

]]></Node>
<StgValue><ssdm name="sk_load_14"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:872 %or_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_14, i5 %lshr_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="13">
<![CDATA[
entry:873 %zext_ln775 = zext i13 %or_ln6

]]></Node>
<StgValue><ssdm name="zext_ln775"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:895 %sub_ln782 = sub i14 4096, i14 %zext_ln775

]]></Node>
<StgValue><ssdm name="sub_ln782"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="14">
<![CDATA[
entry:896 %sext_ln782 = sext i14 %sub_ln782

]]></Node>
<StgValue><ssdm name="sext_ln782"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:897 %store_ln782 = store i32 %sext_ln782, i10 %r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="12">
<![CDATA[
entry:901 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:902 %add_ln740_1 = add i12 %a_read, i12 14

]]></Node>
<StgValue><ssdm name="add_ln740_1"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="12">
<![CDATA[
entry:903 %zext_ln740_1 = zext i12 %add_ln740_1

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:904 %sk_addr_32 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_1

]]></Node>
<StgValue><ssdm name="sk_addr_32"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="12">
<![CDATA[
entry:905 %sk_load_32 = load i12 %sk_addr_32

]]></Node>
<StgValue><ssdm name="sk_load_32"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:911 %add_ln744_1 = add i12 %a_read, i12 15

]]></Node>
<StgValue><ssdm name="add_ln744_1"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="12">
<![CDATA[
entry:912 %zext_ln744_1 = zext i12 %add_ln744_1

]]></Node>
<StgValue><ssdm name="zext_ln744_1"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:913 %sk_addr_33 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_1

]]></Node>
<StgValue><ssdm name="sk_addr_33"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="12">
<![CDATA[
entry:914 %sk_load_33 = load i12 %sk_addr_33

]]></Node>
<StgValue><ssdm name="sk_load_33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %or_ln739 = or i10 %tmp_s, i10 8

]]></Node>
<StgValue><ssdm name="or_ln739"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
entry:28 %zext_ln739_32 = zext i10 %or_ln739

]]></Node>
<StgValue><ssdm name="zext_ln739_32"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %r_addr_8 = getelementptr i32 %r, i64 0, i64 %zext_ln739_32

]]></Node>
<StgValue><ssdm name="r_addr_8"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="12">
<![CDATA[
entry:905 %sk_load_32 = load i12 %sk_addr_32

]]></Node>
<StgValue><ssdm name="sk_load_32"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="8">
<![CDATA[
entry:906 %trunc_ln741_1 = trunc i8 %sk_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln741_1"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:907 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_1, i8 %sk_load_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="14" op_0_bw="13">
<![CDATA[
entry:908 %zext_ln743_1 = zext i13 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln743_1"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="12">
<![CDATA[
entry:914 %sk_load_33 = load i12 %sk_addr_33

]]></Node>
<StgValue><ssdm name="sk_load_33"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:916 %add_ln745_1 = add i12 %a_read, i12 16

]]></Node>
<StgValue><ssdm name="add_ln745_1"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="12">
<![CDATA[
entry:917 %zext_ln745_1 = zext i12 %add_ln745_1

]]></Node>
<StgValue><ssdm name="zext_ln745_1"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:918 %sk_addr_34 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_1

]]></Node>
<StgValue><ssdm name="sk_addr_34"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="12">
<![CDATA[
entry:919 %sk_load_34 = load i12 %sk_addr_34

]]></Node>
<StgValue><ssdm name="sk_load_34"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:928 %add_ln749_1 = add i12 %a_read, i12 17

]]></Node>
<StgValue><ssdm name="add_ln749_1"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="12">
<![CDATA[
entry:929 %zext_ln749_1 = zext i12 %add_ln749_1

]]></Node>
<StgValue><ssdm name="zext_ln749_1"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:930 %sk_addr_35 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_1

]]></Node>
<StgValue><ssdm name="sk_addr_35"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="12">
<![CDATA[
entry:931 %sk_load_35 = load i12 %sk_addr_35

]]></Node>
<StgValue><ssdm name="sk_load_35"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1002 %sub_ln775_1 = sub i14 4096, i14 %zext_ln743_1

]]></Node>
<StgValue><ssdm name="sub_ln775_1"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="14">
<![CDATA[
entry:1003 %sext_ln775_1 = sext i14 %sub_ln775_1

]]></Node>
<StgValue><ssdm name="sext_ln775_1"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1004 %store_ln775 = store i32 %sext_ln775_1, i10 %r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:30 %or_ln743_1 = or i10 %tmp_s, i10 9

]]></Node>
<StgValue><ssdm name="or_ln743_1"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
entry:31 %zext_ln743_65 = zext i10 %or_ln743_1

]]></Node>
<StgValue><ssdm name="zext_ln743_65"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %r_addr_9 = getelementptr i32 %r, i64 0, i64 %zext_ln743_65

]]></Node>
<StgValue><ssdm name="r_addr_9"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %or_ln748_1 = or i10 %tmp_s, i10 10

]]></Node>
<StgValue><ssdm name="or_ln748_1"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
entry:34 %zext_ln748_33 = zext i10 %or_ln748_1

]]></Node>
<StgValue><ssdm name="zext_ln748_33"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %r_addr_10 = getelementptr i32 %r, i64 0, i64 %zext_ln748_33

]]></Node>
<StgValue><ssdm name="r_addr_10"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:909 %lshr_ln743_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_32, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_1"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="3">
<![CDATA[
entry:910 %zext_ln743_33 = zext i3 %lshr_ln743_1

]]></Node>
<StgValue><ssdm name="zext_ln743_33"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="8">
<![CDATA[
entry:915 %trunc_ln744_1 = trunc i8 %sk_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln744_1"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="12">
<![CDATA[
entry:919 %sk_load_34 = load i12 %sk_addr_34

]]></Node>
<StgValue><ssdm name="sk_load_34"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="2" op_0_bw="8">
<![CDATA[
entry:920 %trunc_ln746_1 = trunc i8 %sk_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln746_1"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:921 %tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_33

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:922 %tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:923 %or_ln746_31 = or i9 %tmp_35, i9 %tmp_33

]]></Node>
<StgValue><ssdm name="or_ln746_31"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:924 %tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_33, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:925 %or_ln746_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_1, i2 %tmp_37, i9 %or_ln746_31

]]></Node>
<StgValue><ssdm name="or_ln746_1"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="13">
<![CDATA[
entry:926 %zext_ln748_1 = zext i13 %or_ln746_1

]]></Node>
<StgValue><ssdm name="zext_ln748_1"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:927 %lshr_ln748_1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_34, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_1"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="12">
<![CDATA[
entry:931 %sk_load_35 = load i12 %sk_addr_35

]]></Node>
<StgValue><ssdm name="sk_load_35"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="7" op_0_bw="8">
<![CDATA[
entry:932 %trunc_ln750_1 = trunc i8 %sk_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln750_1"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:933 %or_ln750_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_1, i6 %lshr_ln748_1

]]></Node>
<StgValue><ssdm name="or_ln750_1"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="13">
<![CDATA[
entry:934 %zext_ln752_1 = zext i13 %or_ln750_1

]]></Node>
<StgValue><ssdm name="zext_ln752_1"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:937 %add_ln753_1 = add i12 %a_read, i12 18

]]></Node>
<StgValue><ssdm name="add_ln753_1"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="12">
<![CDATA[
entry:938 %zext_ln753_1 = zext i12 %add_ln753_1

]]></Node>
<StgValue><ssdm name="zext_ln753_1"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:939 %sk_addr_36 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_1

]]></Node>
<StgValue><ssdm name="sk_addr_36"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="12">
<![CDATA[
entry:940 %sk_load_36 = load i12 %sk_addr_36

]]></Node>
<StgValue><ssdm name="sk_load_36"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:942 %add_ln754_1 = add i12 %a_read, i12 19

]]></Node>
<StgValue><ssdm name="add_ln754_1"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
entry:943 %zext_ln754_1 = zext i12 %add_ln754_1

]]></Node>
<StgValue><ssdm name="zext_ln754_1"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:944 %sk_addr_37 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="sk_addr_37"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="12">
<![CDATA[
entry:945 %sk_load_37 = load i12 %sk_addr_37

]]></Node>
<StgValue><ssdm name="sk_load_37"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1005 %sub_ln776_1 = sub i14 4096, i14 %zext_ln748_1

]]></Node>
<StgValue><ssdm name="sub_ln776_1"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="14">
<![CDATA[
entry:1006 %sext_ln776_1 = sext i14 %sub_ln776_1

]]></Node>
<StgValue><ssdm name="sext_ln776_1"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1007 %store_ln776 = store i32 %sext_ln776_1, i10 %r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1008 %sub_ln777_1 = sub i14 4096, i14 %zext_ln752_1

]]></Node>
<StgValue><ssdm name="sub_ln777_1"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="14">
<![CDATA[
entry:1009 %sext_ln777_1 = sext i14 %sub_ln777_1

]]></Node>
<StgValue><ssdm name="sext_ln777_1"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1010 %store_ln777 = store i32 %sext_ln777_1, i10 %r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:36 %or_ln752_1 = or i10 %tmp_s, i10 11

]]></Node>
<StgValue><ssdm name="or_ln752_1"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="10">
<![CDATA[
entry:37 %zext_ln752_65 = zext i10 %or_ln752_1

]]></Node>
<StgValue><ssdm name="zext_ln752_65"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %r_addr_11 = getelementptr i32 %r, i64 0, i64 %zext_ln752_65

]]></Node>
<StgValue><ssdm name="r_addr_11"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:935 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_35, i32 7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="1">
<![CDATA[
entry:936 %zext_ln752_33 = zext i1 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln752_33"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="12">
<![CDATA[
entry:940 %sk_load_36 = load i12 %sk_addr_36

]]></Node>
<StgValue><ssdm name="sk_load_36"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:941 %shl_ln753_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_36, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_1"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="12">
<![CDATA[
entry:945 %sk_load_37 = load i12 %sk_addr_37

]]></Node>
<StgValue><ssdm name="sk_load_37"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="4" op_0_bw="8">
<![CDATA[
entry:946 %trunc_ln755_1 = trunc i8 %sk_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln755_1"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:947 %tmp_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_33

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:948 %or_ln755 = or i9 %tmp_41, i9 %shl_ln753_1

]]></Node>
<StgValue><ssdm name="or_ln755"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:949 %or_ln755_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_1, i9 %or_ln755

]]></Node>
<StgValue><ssdm name="or_ln755_1"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="13">
<![CDATA[
entry:950 %zext_ln757_1 = zext i13 %or_ln755_1

]]></Node>
<StgValue><ssdm name="zext_ln757_1"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:953 %add_ln758_1 = add i12 %a_read, i12 20

]]></Node>
<StgValue><ssdm name="add_ln758_1"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="12">
<![CDATA[
entry:954 %zext_ln758_1 = zext i12 %add_ln758_1

]]></Node>
<StgValue><ssdm name="zext_ln758_1"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:955 %sk_addr_38 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_1

]]></Node>
<StgValue><ssdm name="sk_addr_38"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="12">
<![CDATA[
entry:956 %sk_load_38 = load i12 %sk_addr_38

]]></Node>
<StgValue><ssdm name="sk_load_38"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:958 %add_ln759_1 = add i12 %a_read, i12 21

]]></Node>
<StgValue><ssdm name="add_ln759_1"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="12">
<![CDATA[
entry:959 %zext_ln759_1 = zext i12 %add_ln759_1

]]></Node>
<StgValue><ssdm name="zext_ln759_1"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:960 %sk_addr_39 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_1

]]></Node>
<StgValue><ssdm name="sk_addr_39"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="12">
<![CDATA[
entry:961 %sk_load_39 = load i12 %sk_addr_39

]]></Node>
<StgValue><ssdm name="sk_load_39"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1011 %sub_ln778_1 = sub i14 4096, i14 %zext_ln757_1

]]></Node>
<StgValue><ssdm name="sub_ln778_1"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="14">
<![CDATA[
entry:1012 %sext_ln778_1 = sext i14 %sub_ln778_1

]]></Node>
<StgValue><ssdm name="sext_ln778_1"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1013 %store_ln778 = store i32 %sext_ln778_1, i10 %r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:39 %or_ln757_1 = or i10 %tmp_s, i10 12

]]></Node>
<StgValue><ssdm name="or_ln757_1"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
entry:40 %zext_ln757_65 = zext i10 %or_ln757_1

]]></Node>
<StgValue><ssdm name="zext_ln757_65"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %r_addr_12 = getelementptr i32 %r, i64 0, i64 %zext_ln757_65

]]></Node>
<StgValue><ssdm name="r_addr_12"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:951 %lshr_ln757_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_37, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_1"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="4">
<![CDATA[
entry:952 %zext_ln757_33 = zext i4 %lshr_ln757_1

]]></Node>
<StgValue><ssdm name="zext_ln757_33"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="12">
<![CDATA[
entry:956 %sk_load_38 = load i12 %sk_addr_38

]]></Node>
<StgValue><ssdm name="sk_load_38"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="8">
<![CDATA[
entry:957 %trunc_ln758_1 = trunc i8 %sk_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln758_1"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="12">
<![CDATA[
entry:961 %sk_load_39 = load i12 %sk_addr_39

]]></Node>
<StgValue><ssdm name="sk_load_39"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="8">
<![CDATA[
entry:962 %trunc_ln760_1 = trunc i8 %sk_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln760_1"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:963 %tmp_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_33

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:964 %tmp_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:965 %or_ln760_31 = or i9 %tmp_45, i9 %tmp_43

]]></Node>
<StgValue><ssdm name="or_ln760_31"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:966 %tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_38, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:967 %or_ln760_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_1, i3 %tmp_47, i9 %or_ln760_31

]]></Node>
<StgValue><ssdm name="or_ln760_1"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="13">
<![CDATA[
entry:968 %zext_ln762_1 = zext i13 %or_ln760_1

]]></Node>
<StgValue><ssdm name="zext_ln762_1"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:969 %lshr_ln762_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_39, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_1"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:970 %add_ln763_1 = add i12 %a_read, i12 22

]]></Node>
<StgValue><ssdm name="add_ln763_1"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="12">
<![CDATA[
entry:971 %zext_ln763_1 = zext i12 %add_ln763_1

]]></Node>
<StgValue><ssdm name="zext_ln763_1"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:972 %sk_addr_40 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_1

]]></Node>
<StgValue><ssdm name="sk_addr_40"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="12">
<![CDATA[
entry:973 %sk_load_40 = load i12 %sk_addr_40

]]></Node>
<StgValue><ssdm name="sk_load_40"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:979 %add_ln767_1 = add i12 %a_read, i12 23

]]></Node>
<StgValue><ssdm name="add_ln767_1"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="12">
<![CDATA[
entry:980 %zext_ln767_1 = zext i12 %add_ln767_1

]]></Node>
<StgValue><ssdm name="zext_ln767_1"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:981 %sk_addr_41 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_1

]]></Node>
<StgValue><ssdm name="sk_addr_41"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="12">
<![CDATA[
entry:982 %sk_load_41 = load i12 %sk_addr_41

]]></Node>
<StgValue><ssdm name="sk_load_41"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1014 %sub_ln779_1 = sub i14 4096, i14 %zext_ln762_1

]]></Node>
<StgValue><ssdm name="sub_ln779_1"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="14">
<![CDATA[
entry:1015 %sext_ln779_1 = sext i14 %sub_ln779_1

]]></Node>
<StgValue><ssdm name="sext_ln779_1"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1016 %store_ln779 = store i32 %sext_ln779_1, i10 %r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:42 %or_ln762_1 = or i10 %tmp_s, i10 13

]]></Node>
<StgValue><ssdm name="or_ln762_1"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="10">
<![CDATA[
entry:43 %zext_ln762_33 = zext i10 %or_ln762_1

]]></Node>
<StgValue><ssdm name="zext_ln762_33"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %r_addr_13 = getelementptr i32 %r, i64 0, i64 %zext_ln762_33

]]></Node>
<StgValue><ssdm name="r_addr_13"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="12">
<![CDATA[
entry:973 %sk_load_40 = load i12 %sk_addr_40

]]></Node>
<StgValue><ssdm name="sk_load_40"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="8">
<![CDATA[
entry:974 %trunc_ln764_1 = trunc i8 %sk_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln764_1"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:975 %or_ln764_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_1, i7 %lshr_ln762_1

]]></Node>
<StgValue><ssdm name="or_ln764_1"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="14" op_0_bw="13">
<![CDATA[
entry:976 %zext_ln766_1 = zext i13 %or_ln764_1

]]></Node>
<StgValue><ssdm name="zext_ln766_1"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="12">
<![CDATA[
entry:982 %sk_load_41 = load i12 %sk_addr_41

]]></Node>
<StgValue><ssdm name="sk_load_41"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:984 %add_ln768_1 = add i12 %a_read, i12 24

]]></Node>
<StgValue><ssdm name="add_ln768_1"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="12">
<![CDATA[
entry:985 %zext_ln768_1 = zext i12 %add_ln768_1

]]></Node>
<StgValue><ssdm name="zext_ln768_1"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:986 %sk_addr_42 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_1

]]></Node>
<StgValue><ssdm name="sk_addr_42"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="12">
<![CDATA[
entry:987 %sk_load_42 = load i12 %sk_addr_42

]]></Node>
<StgValue><ssdm name="sk_load_42"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:996 %add_ln772_1 = add i12 %a_read, i12 25

]]></Node>
<StgValue><ssdm name="add_ln772_1"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="12">
<![CDATA[
entry:997 %zext_ln772_1 = zext i12 %add_ln772_1

]]></Node>
<StgValue><ssdm name="zext_ln772_1"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:998 %sk_addr_43 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_1

]]></Node>
<StgValue><ssdm name="sk_addr_43"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="12">
<![CDATA[
entry:999 %sk_load_43 = load i12 %sk_addr_43

]]></Node>
<StgValue><ssdm name="sk_load_43"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1017 %sub_ln780_1 = sub i14 4096, i14 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="sub_ln780_1"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="14">
<![CDATA[
entry:1018 %sext_ln780_1 = sext i14 %sub_ln780_1

]]></Node>
<StgValue><ssdm name="sext_ln780_1"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1019 %store_ln780 = store i32 %sext_ln780_1, i10 %r_addr_13

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:45 %or_ln766_1 = or i10 %tmp_s, i10 14

]]></Node>
<StgValue><ssdm name="or_ln766_1"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
entry:46 %zext_ln766_65 = zext i10 %or_ln766_1

]]></Node>
<StgValue><ssdm name="zext_ln766_65"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %r_addr_14 = getelementptr i32 %r, i64 0, i64 %zext_ln766_65

]]></Node>
<StgValue><ssdm name="r_addr_14"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:48 %or_ln771_1 = or i10 %tmp_s, i10 15

]]></Node>
<StgValue><ssdm name="or_ln771_1"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
entry:49 %zext_ln771_33 = zext i10 %or_ln771_1

]]></Node>
<StgValue><ssdm name="zext_ln771_33"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %r_addr_15 = getelementptr i32 %r, i64 0, i64 %zext_ln771_33

]]></Node>
<StgValue><ssdm name="r_addr_15"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:977 %lshr_ln766_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_40, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_1"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="2">
<![CDATA[
entry:978 %zext_ln766_33 = zext i2 %lshr_ln766_1

]]></Node>
<StgValue><ssdm name="zext_ln766_33"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="8">
<![CDATA[
entry:983 %trunc_ln767_1 = trunc i8 %sk_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln767_1"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="12">
<![CDATA[
entry:987 %sk_load_42 = load i12 %sk_addr_42

]]></Node>
<StgValue><ssdm name="sk_load_42"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="8">
<![CDATA[
entry:988 %trunc_ln769_1 = trunc i8 %sk_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln769_1"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:989 %tmp_49 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_33

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:990 %tmp_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:991 %or_ln769_31 = or i9 %tmp_51, i9 %tmp_49

]]></Node>
<StgValue><ssdm name="or_ln769_31"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:992 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_41, i32 7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:993 %or_ln769_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_1, i1 %tmp_53, i9 %or_ln769_31

]]></Node>
<StgValue><ssdm name="or_ln769_1"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="13">
<![CDATA[
entry:994 %zext_ln771_1 = zext i13 %or_ln769_1

]]></Node>
<StgValue><ssdm name="zext_ln771_1"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:995 %lshr_ln771_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_42, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_1"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="12">
<![CDATA[
entry:999 %sk_load_43 = load i12 %sk_addr_43

]]></Node>
<StgValue><ssdm name="sk_load_43"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1000 %or_ln772_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_43, i5 %lshr_ln771_1

]]></Node>
<StgValue><ssdm name="or_ln772_1"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="13">
<![CDATA[
entry:1001 %zext_ln775_1 = zext i13 %or_ln772_1

]]></Node>
<StgValue><ssdm name="zext_ln775_1"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1020 %sub_ln781_1 = sub i14 4096, i14 %zext_ln771_1

]]></Node>
<StgValue><ssdm name="sub_ln781_1"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="14">
<![CDATA[
entry:1021 %sext_ln781_1 = sext i14 %sub_ln781_1

]]></Node>
<StgValue><ssdm name="sext_ln781_1"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1022 %store_ln781 = store i32 %sext_ln781_1, i10 %r_addr_14

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1023 %sub_ln782_1 = sub i14 4096, i14 %zext_ln775_1

]]></Node>
<StgValue><ssdm name="sub_ln782_1"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="14">
<![CDATA[
entry:1024 %sext_ln782_1 = sext i14 %sub_ln782_1

]]></Node>
<StgValue><ssdm name="sext_ln782_1"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1025 %store_ln782 = store i32 %sext_ln782_1, i10 %r_addr_15

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1026 %add_ln739_1 = add i12 %a_read, i12 26

]]></Node>
<StgValue><ssdm name="add_ln739_1"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="12">
<![CDATA[
entry:1027 %zext_ln739_1 = zext i12 %add_ln739_1

]]></Node>
<StgValue><ssdm name="zext_ln739_1"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1028 %sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_1

]]></Node>
<StgValue><ssdm name="sk_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="12">
<![CDATA[
entry:1029 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1030 %add_ln740_2 = add i12 %a_read, i12 27

]]></Node>
<StgValue><ssdm name="add_ln740_2"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="12">
<![CDATA[
entry:1031 %zext_ln740_2 = zext i12 %add_ln740_2

]]></Node>
<StgValue><ssdm name="zext_ln740_2"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1032 %sk_addr_44 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_2

]]></Node>
<StgValue><ssdm name="sk_addr_44"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="12">
<![CDATA[
entry:1033 %sk_load_44 = load i12 %sk_addr_44

]]></Node>
<StgValue><ssdm name="sk_load_44"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:51 %or_ln739_1 = or i10 %tmp_s, i10 16

]]></Node>
<StgValue><ssdm name="or_ln739_1"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
entry:52 %zext_ln739_33 = zext i10 %or_ln739_1

]]></Node>
<StgValue><ssdm name="zext_ln739_33"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %r_addr_16 = getelementptr i32 %r, i64 0, i64 %zext_ln739_33

]]></Node>
<StgValue><ssdm name="r_addr_16"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="12">
<![CDATA[
entry:1029 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="12">
<![CDATA[
entry:1033 %sk_load_44 = load i12 %sk_addr_44

]]></Node>
<StgValue><ssdm name="sk_load_44"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="8">
<![CDATA[
entry:1034 %trunc_ln741_2 = trunc i8 %sk_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln741_2"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1035 %tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_2, i8 %sk_load_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="13">
<![CDATA[
entry:1036 %zext_ln743_2 = zext i13 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln743_2"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1039 %add_ln744_2 = add i12 %a_read, i12 28

]]></Node>
<StgValue><ssdm name="add_ln744_2"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="12">
<![CDATA[
entry:1040 %zext_ln744_2 = zext i12 %add_ln744_2

]]></Node>
<StgValue><ssdm name="zext_ln744_2"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1041 %sk_addr_45 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_2

]]></Node>
<StgValue><ssdm name="sk_addr_45"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="12">
<![CDATA[
entry:1042 %sk_load_45 = load i12 %sk_addr_45

]]></Node>
<StgValue><ssdm name="sk_load_45"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1044 %add_ln745_2 = add i12 %a_read, i12 29

]]></Node>
<StgValue><ssdm name="add_ln745_2"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="12">
<![CDATA[
entry:1045 %zext_ln745_2 = zext i12 %add_ln745_2

]]></Node>
<StgValue><ssdm name="zext_ln745_2"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1046 %sk_addr_46 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_2

]]></Node>
<StgValue><ssdm name="sk_addr_46"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="12">
<![CDATA[
entry:1047 %sk_load_46 = load i12 %sk_addr_46

]]></Node>
<StgValue><ssdm name="sk_load_46"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1130 %sub_ln775_2 = sub i14 4096, i14 %zext_ln743_2

]]></Node>
<StgValue><ssdm name="sub_ln775_2"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="14">
<![CDATA[
entry:1131 %sext_ln775_2 = sext i14 %sub_ln775_2

]]></Node>
<StgValue><ssdm name="sext_ln775_2"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1132 %store_ln775 = store i32 %sext_ln775_2, i10 %r_addr_16

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:54 %or_ln743_2 = or i10 %tmp_s, i10 17

]]></Node>
<StgValue><ssdm name="or_ln743_2"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
entry:55 %zext_ln743_66 = zext i10 %or_ln743_2

]]></Node>
<StgValue><ssdm name="zext_ln743_66"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %r_addr_17 = getelementptr i32 %r, i64 0, i64 %zext_ln743_66

]]></Node>
<StgValue><ssdm name="r_addr_17"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1037 %lshr_ln743_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_44, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_2"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="3">
<![CDATA[
entry:1038 %zext_ln743_34 = zext i3 %lshr_ln743_2

]]></Node>
<StgValue><ssdm name="zext_ln743_34"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="12">
<![CDATA[
entry:1042 %sk_load_45 = load i12 %sk_addr_45

]]></Node>
<StgValue><ssdm name="sk_load_45"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="8">
<![CDATA[
entry:1043 %trunc_ln744_2 = trunc i8 %sk_load_45

]]></Node>
<StgValue><ssdm name="trunc_ln744_2"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="12">
<![CDATA[
entry:1047 %sk_load_46 = load i12 %sk_addr_46

]]></Node>
<StgValue><ssdm name="sk_load_46"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="2" op_0_bw="8">
<![CDATA[
entry:1048 %trunc_ln746_2 = trunc i8 %sk_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln746_2"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1049 %tmp_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_34

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1050 %tmp_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1051 %or_ln746_32 = or i9 %tmp_57, i9 %tmp_55

]]></Node>
<StgValue><ssdm name="or_ln746_32"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1052 %tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_45, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1053 %or_ln746_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_2, i2 %tmp_59, i9 %or_ln746_32

]]></Node>
<StgValue><ssdm name="or_ln746_2"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="14" op_0_bw="13">
<![CDATA[
entry:1054 %zext_ln748_2 = zext i13 %or_ln746_2

]]></Node>
<StgValue><ssdm name="zext_ln748_2"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1055 %lshr_ln748_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_46, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_2"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1056 %add_ln749_2 = add i12 %a_read, i12 30

]]></Node>
<StgValue><ssdm name="add_ln749_2"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="12">
<![CDATA[
entry:1057 %zext_ln749_2 = zext i12 %add_ln749_2

]]></Node>
<StgValue><ssdm name="zext_ln749_2"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1058 %sk_addr_47 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_2

]]></Node>
<StgValue><ssdm name="sk_addr_47"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="12">
<![CDATA[
entry:1059 %sk_load_47 = load i12 %sk_addr_47

]]></Node>
<StgValue><ssdm name="sk_load_47"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1065 %add_ln753_2 = add i12 %a_read, i12 31

]]></Node>
<StgValue><ssdm name="add_ln753_2"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="12">
<![CDATA[
entry:1066 %zext_ln753_2 = zext i12 %add_ln753_2

]]></Node>
<StgValue><ssdm name="zext_ln753_2"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1067 %sk_addr_48 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_2

]]></Node>
<StgValue><ssdm name="sk_addr_48"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="12">
<![CDATA[
entry:1068 %sk_load_48 = load i12 %sk_addr_48

]]></Node>
<StgValue><ssdm name="sk_load_48"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1133 %sub_ln776_2 = sub i14 4096, i14 %zext_ln748_2

]]></Node>
<StgValue><ssdm name="sub_ln776_2"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="14">
<![CDATA[
entry:1134 %sext_ln776_2 = sext i14 %sub_ln776_2

]]></Node>
<StgValue><ssdm name="sext_ln776_2"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1135 %store_ln776 = store i32 %sext_ln776_2, i10 %r_addr_17

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="595" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:57 %or_ln748_2 = or i10 %tmp_s, i10 18

]]></Node>
<StgValue><ssdm name="or_ln748_2"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
entry:58 %zext_ln748_34 = zext i10 %or_ln748_2

]]></Node>
<StgValue><ssdm name="zext_ln748_34"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %r_addr_18 = getelementptr i32 %r, i64 0, i64 %zext_ln748_34

]]></Node>
<StgValue><ssdm name="r_addr_18"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="12">
<![CDATA[
entry:1059 %sk_load_47 = load i12 %sk_addr_47

]]></Node>
<StgValue><ssdm name="sk_load_47"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="7" op_0_bw="8">
<![CDATA[
entry:1060 %trunc_ln750_2 = trunc i8 %sk_load_47

]]></Node>
<StgValue><ssdm name="trunc_ln750_2"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1061 %or_ln750_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_2, i6 %lshr_ln748_2

]]></Node>
<StgValue><ssdm name="or_ln750_2"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="13">
<![CDATA[
entry:1062 %zext_ln752_2 = zext i13 %or_ln750_2

]]></Node>
<StgValue><ssdm name="zext_ln752_2"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="12">
<![CDATA[
entry:1068 %sk_load_48 = load i12 %sk_addr_48

]]></Node>
<StgValue><ssdm name="sk_load_48"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1070 %add_ln754_2 = add i12 %a_read, i12 32

]]></Node>
<StgValue><ssdm name="add_ln754_2"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="12">
<![CDATA[
entry:1071 %zext_ln754_2 = zext i12 %add_ln754_2

]]></Node>
<StgValue><ssdm name="zext_ln754_2"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1072 %sk_addr_49 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_2

]]></Node>
<StgValue><ssdm name="sk_addr_49"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="12">
<![CDATA[
entry:1073 %sk_load_49 = load i12 %sk_addr_49

]]></Node>
<StgValue><ssdm name="sk_load_49"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1081 %add_ln758_2 = add i12 %a_read, i12 33

]]></Node>
<StgValue><ssdm name="add_ln758_2"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="12">
<![CDATA[
entry:1082 %zext_ln758_2 = zext i12 %add_ln758_2

]]></Node>
<StgValue><ssdm name="zext_ln758_2"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1083 %sk_addr_50 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_2

]]></Node>
<StgValue><ssdm name="sk_addr_50"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="12">
<![CDATA[
entry:1084 %sk_load_50 = load i12 %sk_addr_50

]]></Node>
<StgValue><ssdm name="sk_load_50"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1136 %sub_ln777_2 = sub i14 4096, i14 %zext_ln752_2

]]></Node>
<StgValue><ssdm name="sub_ln777_2"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="14">
<![CDATA[
entry:1137 %sext_ln777_2 = sext i14 %sub_ln777_2

]]></Node>
<StgValue><ssdm name="sext_ln777_2"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1138 %store_ln777 = store i32 %sext_ln777_2, i10 %r_addr_18

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:60 %or_ln752_2 = or i10 %tmp_s, i10 19

]]></Node>
<StgValue><ssdm name="or_ln752_2"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
entry:61 %zext_ln752_66 = zext i10 %or_ln752_2

]]></Node>
<StgValue><ssdm name="zext_ln752_66"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %r_addr_19 = getelementptr i32 %r, i64 0, i64 %zext_ln752_66

]]></Node>
<StgValue><ssdm name="r_addr_19"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1063 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_47, i32 7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="1">
<![CDATA[
entry:1064 %zext_ln752_34 = zext i1 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln752_34"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1069 %shl_ln753_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_48, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_2"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="12">
<![CDATA[
entry:1073 %sk_load_49 = load i12 %sk_addr_49

]]></Node>
<StgValue><ssdm name="sk_load_49"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="4" op_0_bw="8">
<![CDATA[
entry:1074 %trunc_ln755_2 = trunc i8 %sk_load_49

]]></Node>
<StgValue><ssdm name="trunc_ln755_2"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1075 %tmp_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_34

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1076 %or_ln755_32 = or i9 %tmp_63, i9 %shl_ln753_2

]]></Node>
<StgValue><ssdm name="or_ln755_32"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1077 %or_ln755_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_2, i9 %or_ln755_32

]]></Node>
<StgValue><ssdm name="or_ln755_2"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="14" op_0_bw="13">
<![CDATA[
entry:1078 %zext_ln757_2 = zext i13 %or_ln755_2

]]></Node>
<StgValue><ssdm name="zext_ln757_2"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="12">
<![CDATA[
entry:1084 %sk_load_50 = load i12 %sk_addr_50

]]></Node>
<StgValue><ssdm name="sk_load_50"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1086 %add_ln759_2 = add i12 %a_read, i12 34

]]></Node>
<StgValue><ssdm name="add_ln759_2"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="12">
<![CDATA[
entry:1087 %zext_ln759_2 = zext i12 %add_ln759_2

]]></Node>
<StgValue><ssdm name="zext_ln759_2"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1088 %sk_addr_51 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_2

]]></Node>
<StgValue><ssdm name="sk_addr_51"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="12">
<![CDATA[
entry:1089 %sk_load_51 = load i12 %sk_addr_51

]]></Node>
<StgValue><ssdm name="sk_load_51"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1098 %add_ln763_2 = add i12 %a_read, i12 35

]]></Node>
<StgValue><ssdm name="add_ln763_2"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="12">
<![CDATA[
entry:1099 %zext_ln763_2 = zext i12 %add_ln763_2

]]></Node>
<StgValue><ssdm name="zext_ln763_2"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1100 %sk_addr_52 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_2

]]></Node>
<StgValue><ssdm name="sk_addr_52"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="12">
<![CDATA[
entry:1101 %sk_load_52 = load i12 %sk_addr_52

]]></Node>
<StgValue><ssdm name="sk_load_52"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1139 %sub_ln778_2 = sub i14 4096, i14 %zext_ln757_2

]]></Node>
<StgValue><ssdm name="sub_ln778_2"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="14">
<![CDATA[
entry:1140 %sext_ln778_2 = sext i14 %sub_ln778_2

]]></Node>
<StgValue><ssdm name="sext_ln778_2"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1141 %store_ln778 = store i32 %sext_ln778_2, i10 %r_addr_19

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="638" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:63 %or_ln757_2 = or i10 %tmp_s, i10 20

]]></Node>
<StgValue><ssdm name="or_ln757_2"/></StgValue>
</operation>

<operation id="639" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
entry:64 %zext_ln757_66 = zext i10 %or_ln757_2

]]></Node>
<StgValue><ssdm name="zext_ln757_66"/></StgValue>
</operation>

<operation id="640" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %r_addr_20 = getelementptr i32 %r, i64 0, i64 %zext_ln757_66

]]></Node>
<StgValue><ssdm name="r_addr_20"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:66 %or_ln762_2 = or i10 %tmp_s, i10 21

]]></Node>
<StgValue><ssdm name="or_ln762_2"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
entry:67 %zext_ln762_34 = zext i10 %or_ln762_2

]]></Node>
<StgValue><ssdm name="zext_ln762_34"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %r_addr_21 = getelementptr i32 %r, i64 0, i64 %zext_ln762_34

]]></Node>
<StgValue><ssdm name="r_addr_21"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1079 %lshr_ln757_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_49, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_2"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="4">
<![CDATA[
entry:1080 %zext_ln757_34 = zext i4 %lshr_ln757_2

]]></Node>
<StgValue><ssdm name="zext_ln757_34"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="8">
<![CDATA[
entry:1085 %trunc_ln758_2 = trunc i8 %sk_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln758_2"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="12">
<![CDATA[
entry:1089 %sk_load_51 = load i12 %sk_addr_51

]]></Node>
<StgValue><ssdm name="sk_load_51"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="8">
<![CDATA[
entry:1090 %trunc_ln760_2 = trunc i8 %sk_load_51

]]></Node>
<StgValue><ssdm name="trunc_ln760_2"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1091 %tmp_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_34

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1092 %tmp_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1093 %or_ln760_32 = or i9 %tmp_65, i9 %tmp_64

]]></Node>
<StgValue><ssdm name="or_ln760_32"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1094 %tmp_66 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_50, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1095 %or_ln760_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_2, i3 %tmp_66, i9 %or_ln760_32

]]></Node>
<StgValue><ssdm name="or_ln760_2"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="14" op_0_bw="13">
<![CDATA[
entry:1096 %zext_ln762_2 = zext i13 %or_ln760_2

]]></Node>
<StgValue><ssdm name="zext_ln762_2"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1097 %lshr_ln762_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_51, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_2"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="12">
<![CDATA[
entry:1101 %sk_load_52 = load i12 %sk_addr_52

]]></Node>
<StgValue><ssdm name="sk_load_52"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="8">
<![CDATA[
entry:1102 %trunc_ln764_2 = trunc i8 %sk_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln764_2"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1103 %or_ln764_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_2, i7 %lshr_ln762_2

]]></Node>
<StgValue><ssdm name="or_ln764_2"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="14" op_0_bw="13">
<![CDATA[
entry:1104 %zext_ln766_2 = zext i13 %or_ln764_2

]]></Node>
<StgValue><ssdm name="zext_ln766_2"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1107 %add_ln767_2 = add i12 %a_read, i12 36

]]></Node>
<StgValue><ssdm name="add_ln767_2"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="12">
<![CDATA[
entry:1108 %zext_ln767_2 = zext i12 %add_ln767_2

]]></Node>
<StgValue><ssdm name="zext_ln767_2"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1109 %sk_addr_53 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_2

]]></Node>
<StgValue><ssdm name="sk_addr_53"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="12">
<![CDATA[
entry:1110 %sk_load_53 = load i12 %sk_addr_53

]]></Node>
<StgValue><ssdm name="sk_load_53"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1112 %add_ln768_2 = add i12 %a_read, i12 37

]]></Node>
<StgValue><ssdm name="add_ln768_2"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="12">
<![CDATA[
entry:1113 %zext_ln768_2 = zext i12 %add_ln768_2

]]></Node>
<StgValue><ssdm name="zext_ln768_2"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1114 %sk_addr_54 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_2

]]></Node>
<StgValue><ssdm name="sk_addr_54"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="12">
<![CDATA[
entry:1115 %sk_load_54 = load i12 %sk_addr_54

]]></Node>
<StgValue><ssdm name="sk_load_54"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1142 %sub_ln779_2 = sub i14 4096, i14 %zext_ln762_2

]]></Node>
<StgValue><ssdm name="sub_ln779_2"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="14">
<![CDATA[
entry:1143 %sext_ln779_2 = sext i14 %sub_ln779_2

]]></Node>
<StgValue><ssdm name="sext_ln779_2"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1144 %store_ln779 = store i32 %sext_ln779_2, i10 %r_addr_20

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1145 %sub_ln780_2 = sub i14 4096, i14 %zext_ln766_2

]]></Node>
<StgValue><ssdm name="sub_ln780_2"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="14">
<![CDATA[
entry:1146 %sext_ln780_2 = sext i14 %sub_ln780_2

]]></Node>
<StgValue><ssdm name="sext_ln780_2"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1147 %store_ln780 = store i32 %sext_ln780_2, i10 %r_addr_21

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:69 %or_ln766_2 = or i10 %tmp_s, i10 22

]]></Node>
<StgValue><ssdm name="or_ln766_2"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
entry:70 %zext_ln766_66 = zext i10 %or_ln766_2

]]></Node>
<StgValue><ssdm name="zext_ln766_66"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %r_addr_22 = getelementptr i32 %r, i64 0, i64 %zext_ln766_66

]]></Node>
<StgValue><ssdm name="r_addr_22"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1105 %lshr_ln766_2 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_52, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_2"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="2">
<![CDATA[
entry:1106 %zext_ln766_34 = zext i2 %lshr_ln766_2

]]></Node>
<StgValue><ssdm name="zext_ln766_34"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="12">
<![CDATA[
entry:1110 %sk_load_53 = load i12 %sk_addr_53

]]></Node>
<StgValue><ssdm name="sk_load_53"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="8">
<![CDATA[
entry:1111 %trunc_ln767_2 = trunc i8 %sk_load_53

]]></Node>
<StgValue><ssdm name="trunc_ln767_2"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="12">
<![CDATA[
entry:1115 %sk_load_54 = load i12 %sk_addr_54

]]></Node>
<StgValue><ssdm name="sk_load_54"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="3" op_0_bw="8">
<![CDATA[
entry:1116 %trunc_ln769_2 = trunc i8 %sk_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln769_2"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1117 %tmp_67 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_34

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1118 %tmp_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1119 %or_ln769_32 = or i9 %tmp_68, i9 %tmp_67

]]></Node>
<StgValue><ssdm name="or_ln769_32"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1120 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_53, i32 7

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1121 %or_ln769_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_2, i1 %tmp_69, i9 %or_ln769_32

]]></Node>
<StgValue><ssdm name="or_ln769_2"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="13">
<![CDATA[
entry:1122 %zext_ln771_2 = zext i13 %or_ln769_2

]]></Node>
<StgValue><ssdm name="zext_ln771_2"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1123 %lshr_ln771_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_54, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_2"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1124 %add_ln772_2 = add i12 %a_read, i12 38

]]></Node>
<StgValue><ssdm name="add_ln772_2"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="12">
<![CDATA[
entry:1125 %zext_ln772_2 = zext i12 %add_ln772_2

]]></Node>
<StgValue><ssdm name="zext_ln772_2"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1126 %sk_addr_55 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_2

]]></Node>
<StgValue><ssdm name="sk_addr_55"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="12">
<![CDATA[
entry:1127 %sk_load_55 = load i12 %sk_addr_55

]]></Node>
<StgValue><ssdm name="sk_load_55"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1148 %sub_ln781_2 = sub i14 4096, i14 %zext_ln771_2

]]></Node>
<StgValue><ssdm name="sub_ln781_2"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="14">
<![CDATA[
entry:1149 %sext_ln781_2 = sext i14 %sub_ln781_2

]]></Node>
<StgValue><ssdm name="sext_ln781_2"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1150 %store_ln781 = store i32 %sext_ln781_2, i10 %r_addr_22

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1154 %add_ln739_2 = add i12 %a_read, i12 39

]]></Node>
<StgValue><ssdm name="add_ln739_2"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="12">
<![CDATA[
entry:1155 %zext_ln739_2 = zext i12 %add_ln739_2

]]></Node>
<StgValue><ssdm name="zext_ln739_2"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1156 %sk_addr_56 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_2

]]></Node>
<StgValue><ssdm name="sk_addr_56"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="12">
<![CDATA[
entry:1157 %sk_load_56 = load i12 %sk_addr_56

]]></Node>
<StgValue><ssdm name="sk_load_56"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %or_ln771_2 = or i10 %tmp_s, i10 23

]]></Node>
<StgValue><ssdm name="or_ln771_2"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
entry:73 %zext_ln771_34 = zext i10 %or_ln771_2

]]></Node>
<StgValue><ssdm name="zext_ln771_34"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %r_addr_23 = getelementptr i32 %r, i64 0, i64 %zext_ln771_34

]]></Node>
<StgValue><ssdm name="r_addr_23"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="12">
<![CDATA[
entry:1127 %sk_load_55 = load i12 %sk_addr_55

]]></Node>
<StgValue><ssdm name="sk_load_55"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1128 %or_ln772_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_55, i5 %lshr_ln771_2

]]></Node>
<StgValue><ssdm name="or_ln772_2"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="14" op_0_bw="13">
<![CDATA[
entry:1129 %zext_ln775_2 = zext i13 %or_ln772_2

]]></Node>
<StgValue><ssdm name="zext_ln775_2"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1151 %sub_ln782_2 = sub i14 4096, i14 %zext_ln775_2

]]></Node>
<StgValue><ssdm name="sub_ln782_2"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="14">
<![CDATA[
entry:1152 %sext_ln782_2 = sext i14 %sub_ln782_2

]]></Node>
<StgValue><ssdm name="sext_ln782_2"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1153 %store_ln782 = store i32 %sext_ln782_2, i10 %r_addr_23

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="12">
<![CDATA[
entry:1157 %sk_load_56 = load i12 %sk_addr_56

]]></Node>
<StgValue><ssdm name="sk_load_56"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1158 %add_ln740_3 = add i12 %a_read, i12 40

]]></Node>
<StgValue><ssdm name="add_ln740_3"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="12">
<![CDATA[
entry:1159 %zext_ln740_3 = zext i12 %add_ln740_3

]]></Node>
<StgValue><ssdm name="zext_ln740_3"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1160 %sk_addr_57 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_3

]]></Node>
<StgValue><ssdm name="sk_addr_57"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="12">
<![CDATA[
entry:1161 %sk_load_57 = load i12 %sk_addr_57

]]></Node>
<StgValue><ssdm name="sk_load_57"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1167 %add_ln744_3 = add i12 %a_read, i12 41

]]></Node>
<StgValue><ssdm name="add_ln744_3"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="12">
<![CDATA[
entry:1168 %zext_ln744_3 = zext i12 %add_ln744_3

]]></Node>
<StgValue><ssdm name="zext_ln744_3"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1169 %sk_addr_58 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_3

]]></Node>
<StgValue><ssdm name="sk_addr_58"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="12">
<![CDATA[
entry:1170 %sk_load_58 = load i12 %sk_addr_58

]]></Node>
<StgValue><ssdm name="sk_load_58"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:75 %or_ln739_2 = or i10 %tmp_s, i10 24

]]></Node>
<StgValue><ssdm name="or_ln739_2"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
entry:76 %zext_ln739_34 = zext i10 %or_ln739_2

]]></Node>
<StgValue><ssdm name="zext_ln739_34"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %r_addr_24 = getelementptr i32 %r, i64 0, i64 %zext_ln739_34

]]></Node>
<StgValue><ssdm name="r_addr_24"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="12">
<![CDATA[
entry:1161 %sk_load_57 = load i12 %sk_addr_57

]]></Node>
<StgValue><ssdm name="sk_load_57"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="5" op_0_bw="8">
<![CDATA[
entry:1162 %trunc_ln741_3 = trunc i8 %sk_load_57

]]></Node>
<StgValue><ssdm name="trunc_ln741_3"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1163 %tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_3, i8 %sk_load_56

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="13">
<![CDATA[
entry:1164 %zext_ln743_3 = zext i13 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln743_3"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="12">
<![CDATA[
entry:1170 %sk_load_58 = load i12 %sk_addr_58

]]></Node>
<StgValue><ssdm name="sk_load_58"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1172 %add_ln745_3 = add i12 %a_read, i12 42

]]></Node>
<StgValue><ssdm name="add_ln745_3"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="12">
<![CDATA[
entry:1173 %zext_ln745_3 = zext i12 %add_ln745_3

]]></Node>
<StgValue><ssdm name="zext_ln745_3"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1174 %sk_addr_59 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_3

]]></Node>
<StgValue><ssdm name="sk_addr_59"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="12">
<![CDATA[
entry:1175 %sk_load_59 = load i12 %sk_addr_59

]]></Node>
<StgValue><ssdm name="sk_load_59"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1184 %add_ln749_3 = add i12 %a_read, i12 43

]]></Node>
<StgValue><ssdm name="add_ln749_3"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="12">
<![CDATA[
entry:1185 %zext_ln749_3 = zext i12 %add_ln749_3

]]></Node>
<StgValue><ssdm name="zext_ln749_3"/></StgValue>
</operation>

<operation id="733" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1186 %sk_addr_60 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_3

]]></Node>
<StgValue><ssdm name="sk_addr_60"/></StgValue>
</operation>

<operation id="734" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="12">
<![CDATA[
entry:1187 %sk_load_60 = load i12 %sk_addr_60

]]></Node>
<StgValue><ssdm name="sk_load_60"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1258 %sub_ln775_3 = sub i14 4096, i14 %zext_ln743_3

]]></Node>
<StgValue><ssdm name="sub_ln775_3"/></StgValue>
</operation>

<operation id="736" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="14">
<![CDATA[
entry:1259 %sext_ln775_3 = sext i14 %sub_ln775_3

]]></Node>
<StgValue><ssdm name="sext_ln775_3"/></StgValue>
</operation>

<operation id="737" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1260 %store_ln775 = store i32 %sext_ln775_3, i10 %r_addr_24

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="738" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:78 %or_ln743_3 = or i10 %tmp_s, i10 25

]]></Node>
<StgValue><ssdm name="or_ln743_3"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
entry:79 %zext_ln743_67 = zext i10 %or_ln743_3

]]></Node>
<StgValue><ssdm name="zext_ln743_67"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %r_addr_25 = getelementptr i32 %r, i64 0, i64 %zext_ln743_67

]]></Node>
<StgValue><ssdm name="r_addr_25"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:81 %or_ln748_3 = or i10 %tmp_s, i10 26

]]></Node>
<StgValue><ssdm name="or_ln748_3"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
entry:82 %zext_ln748_35 = zext i10 %or_ln748_3

]]></Node>
<StgValue><ssdm name="zext_ln748_35"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %r_addr_26 = getelementptr i32 %r, i64 0, i64 %zext_ln748_35

]]></Node>
<StgValue><ssdm name="r_addr_26"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1165 %lshr_ln743_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_57, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_3"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="3">
<![CDATA[
entry:1166 %zext_ln743_35 = zext i3 %lshr_ln743_3

]]></Node>
<StgValue><ssdm name="zext_ln743_35"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="8">
<![CDATA[
entry:1171 %trunc_ln744_3 = trunc i8 %sk_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln744_3"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="12">
<![CDATA[
entry:1175 %sk_load_59 = load i12 %sk_addr_59

]]></Node>
<StgValue><ssdm name="sk_load_59"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="2" op_0_bw="8">
<![CDATA[
entry:1176 %trunc_ln746_3 = trunc i8 %sk_load_59

]]></Node>
<StgValue><ssdm name="trunc_ln746_3"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1177 %tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_35

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1178 %tmp_71 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1179 %or_ln746_33 = or i9 %tmp_71, i9 %tmp_70

]]></Node>
<StgValue><ssdm name="or_ln746_33"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1180 %tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_58, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1181 %or_ln746_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_3, i2 %tmp_72, i9 %or_ln746_33

]]></Node>
<StgValue><ssdm name="or_ln746_3"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="13">
<![CDATA[
entry:1182 %zext_ln748_3 = zext i13 %or_ln746_3

]]></Node>
<StgValue><ssdm name="zext_ln748_3"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1183 %lshr_ln748_3 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_59, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_3"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="12">
<![CDATA[
entry:1187 %sk_load_60 = load i12 %sk_addr_60

]]></Node>
<StgValue><ssdm name="sk_load_60"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="7" op_0_bw="8">
<![CDATA[
entry:1188 %trunc_ln750_3 = trunc i8 %sk_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln750_3"/></StgValue>
</operation>

<operation id="758" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1189 %or_ln750_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_3, i6 %lshr_ln748_3

]]></Node>
<StgValue><ssdm name="or_ln750_3"/></StgValue>
</operation>

<operation id="759" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="14" op_0_bw="13">
<![CDATA[
entry:1190 %zext_ln752_3 = zext i13 %or_ln750_3

]]></Node>
<StgValue><ssdm name="zext_ln752_3"/></StgValue>
</operation>

<operation id="760" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1193 %add_ln753_3 = add i12 %a_read, i12 44

]]></Node>
<StgValue><ssdm name="add_ln753_3"/></StgValue>
</operation>

<operation id="761" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="12">
<![CDATA[
entry:1194 %zext_ln753_3 = zext i12 %add_ln753_3

]]></Node>
<StgValue><ssdm name="zext_ln753_3"/></StgValue>
</operation>

<operation id="762" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1195 %sk_addr_61 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_3

]]></Node>
<StgValue><ssdm name="sk_addr_61"/></StgValue>
</operation>

<operation id="763" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="12">
<![CDATA[
entry:1196 %sk_load_61 = load i12 %sk_addr_61

]]></Node>
<StgValue><ssdm name="sk_load_61"/></StgValue>
</operation>

<operation id="764" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1198 %add_ln754_3 = add i12 %a_read, i12 45

]]></Node>
<StgValue><ssdm name="add_ln754_3"/></StgValue>
</operation>

<operation id="765" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="12">
<![CDATA[
entry:1199 %zext_ln754_3 = zext i12 %add_ln754_3

]]></Node>
<StgValue><ssdm name="zext_ln754_3"/></StgValue>
</operation>

<operation id="766" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1200 %sk_addr_62 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_3

]]></Node>
<StgValue><ssdm name="sk_addr_62"/></StgValue>
</operation>

<operation id="767" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="12">
<![CDATA[
entry:1201 %sk_load_62 = load i12 %sk_addr_62

]]></Node>
<StgValue><ssdm name="sk_load_62"/></StgValue>
</operation>

<operation id="768" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1261 %sub_ln776_3 = sub i14 4096, i14 %zext_ln748_3

]]></Node>
<StgValue><ssdm name="sub_ln776_3"/></StgValue>
</operation>

<operation id="769" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="14">
<![CDATA[
entry:1262 %sext_ln776_3 = sext i14 %sub_ln776_3

]]></Node>
<StgValue><ssdm name="sext_ln776_3"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1263 %store_ln776 = store i32 %sext_ln776_3, i10 %r_addr_25

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1264 %sub_ln777_3 = sub i14 4096, i14 %zext_ln752_3

]]></Node>
<StgValue><ssdm name="sub_ln777_3"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="14">
<![CDATA[
entry:1265 %sext_ln777_3 = sext i14 %sub_ln777_3

]]></Node>
<StgValue><ssdm name="sext_ln777_3"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1266 %store_ln777 = store i32 %sext_ln777_3, i10 %r_addr_26

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="774" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:84 %or_ln752_3 = or i10 %tmp_s, i10 27

]]></Node>
<StgValue><ssdm name="or_ln752_3"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
entry:85 %zext_ln752_67 = zext i10 %or_ln752_3

]]></Node>
<StgValue><ssdm name="zext_ln752_67"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %r_addr_27 = getelementptr i32 %r, i64 0, i64 %zext_ln752_67

]]></Node>
<StgValue><ssdm name="r_addr_27"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1191 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_60, i32 7

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="1">
<![CDATA[
entry:1192 %zext_ln752_35 = zext i1 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln752_35"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="12">
<![CDATA[
entry:1196 %sk_load_61 = load i12 %sk_addr_61

]]></Node>
<StgValue><ssdm name="sk_load_61"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1197 %shl_ln753_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_61, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_3"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="12">
<![CDATA[
entry:1201 %sk_load_62 = load i12 %sk_addr_62

]]></Node>
<StgValue><ssdm name="sk_load_62"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="4" op_0_bw="8">
<![CDATA[
entry:1202 %trunc_ln755_3 = trunc i8 %sk_load_62

]]></Node>
<StgValue><ssdm name="trunc_ln755_3"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1203 %tmp_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_35

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1204 %or_ln755_33 = or i9 %tmp_74, i9 %shl_ln753_3

]]></Node>
<StgValue><ssdm name="or_ln755_33"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1205 %or_ln755_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_3, i9 %or_ln755_33

]]></Node>
<StgValue><ssdm name="or_ln755_3"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="14" op_0_bw="13">
<![CDATA[
entry:1206 %zext_ln757_3 = zext i13 %or_ln755_3

]]></Node>
<StgValue><ssdm name="zext_ln757_3"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1209 %add_ln758_3 = add i12 %a_read, i12 46

]]></Node>
<StgValue><ssdm name="add_ln758_3"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="12">
<![CDATA[
entry:1210 %zext_ln758_3 = zext i12 %add_ln758_3

]]></Node>
<StgValue><ssdm name="zext_ln758_3"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1211 %sk_addr_63 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_3

]]></Node>
<StgValue><ssdm name="sk_addr_63"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="12">
<![CDATA[
entry:1212 %sk_load_63 = load i12 %sk_addr_63

]]></Node>
<StgValue><ssdm name="sk_load_63"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1214 %add_ln759_3 = add i12 %a_read, i12 47

]]></Node>
<StgValue><ssdm name="add_ln759_3"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="12">
<![CDATA[
entry:1215 %zext_ln759_3 = zext i12 %add_ln759_3

]]></Node>
<StgValue><ssdm name="zext_ln759_3"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1216 %sk_addr_64 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_3

]]></Node>
<StgValue><ssdm name="sk_addr_64"/></StgValue>
</operation>

<operation id="794" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="12">
<![CDATA[
entry:1217 %sk_load_64 = load i12 %sk_addr_64

]]></Node>
<StgValue><ssdm name="sk_load_64"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1267 %sub_ln778_3 = sub i14 4096, i14 %zext_ln757_3

]]></Node>
<StgValue><ssdm name="sub_ln778_3"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="14">
<![CDATA[
entry:1268 %sext_ln778_3 = sext i14 %sub_ln778_3

]]></Node>
<StgValue><ssdm name="sext_ln778_3"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1269 %store_ln778 = store i32 %sext_ln778_3, i10 %r_addr_27

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:87 %or_ln757_3 = or i10 %tmp_s, i10 28

]]></Node>
<StgValue><ssdm name="or_ln757_3"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
entry:88 %zext_ln757_67 = zext i10 %or_ln757_3

]]></Node>
<StgValue><ssdm name="zext_ln757_67"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %r_addr_28 = getelementptr i32 %r, i64 0, i64 %zext_ln757_67

]]></Node>
<StgValue><ssdm name="r_addr_28"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1207 %lshr_ln757_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_62, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_3"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="4">
<![CDATA[
entry:1208 %zext_ln757_35 = zext i4 %lshr_ln757_3

]]></Node>
<StgValue><ssdm name="zext_ln757_35"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="12">
<![CDATA[
entry:1212 %sk_load_63 = load i12 %sk_addr_63

]]></Node>
<StgValue><ssdm name="sk_load_63"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="8">
<![CDATA[
entry:1213 %trunc_ln758_3 = trunc i8 %sk_load_63

]]></Node>
<StgValue><ssdm name="trunc_ln758_3"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="12">
<![CDATA[
entry:1217 %sk_load_64 = load i12 %sk_addr_64

]]></Node>
<StgValue><ssdm name="sk_load_64"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="8">
<![CDATA[
entry:1218 %trunc_ln760_3 = trunc i8 %sk_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln760_3"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1219 %tmp_75 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_35

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1220 %tmp_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1221 %or_ln760_33 = or i9 %tmp_76, i9 %tmp_75

]]></Node>
<StgValue><ssdm name="or_ln760_33"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1222 %tmp_77 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_63, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1223 %or_ln760_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_3, i3 %tmp_77, i9 %or_ln760_33

]]></Node>
<StgValue><ssdm name="or_ln760_3"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="13">
<![CDATA[
entry:1224 %zext_ln762_3 = zext i13 %or_ln760_3

]]></Node>
<StgValue><ssdm name="zext_ln762_3"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1225 %lshr_ln762_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_64, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_3"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1226 %add_ln763_3 = add i12 %a_read, i12 48

]]></Node>
<StgValue><ssdm name="add_ln763_3"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="12">
<![CDATA[
entry:1227 %zext_ln763_3 = zext i12 %add_ln763_3

]]></Node>
<StgValue><ssdm name="zext_ln763_3"/></StgValue>
</operation>

<operation id="816" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1228 %sk_addr_65 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_3

]]></Node>
<StgValue><ssdm name="sk_addr_65"/></StgValue>
</operation>

<operation id="817" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="12">
<![CDATA[
entry:1229 %sk_load_65 = load i12 %sk_addr_65

]]></Node>
<StgValue><ssdm name="sk_load_65"/></StgValue>
</operation>

<operation id="818" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1235 %add_ln767_3 = add i12 %a_read, i12 49

]]></Node>
<StgValue><ssdm name="add_ln767_3"/></StgValue>
</operation>

<operation id="819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="12">
<![CDATA[
entry:1236 %zext_ln767_3 = zext i12 %add_ln767_3

]]></Node>
<StgValue><ssdm name="zext_ln767_3"/></StgValue>
</operation>

<operation id="820" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1237 %sk_addr_66 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_3

]]></Node>
<StgValue><ssdm name="sk_addr_66"/></StgValue>
</operation>

<operation id="821" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="12">
<![CDATA[
entry:1238 %sk_load_66 = load i12 %sk_addr_66

]]></Node>
<StgValue><ssdm name="sk_load_66"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1270 %sub_ln779_3 = sub i14 4096, i14 %zext_ln762_3

]]></Node>
<StgValue><ssdm name="sub_ln779_3"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
entry:1271 %sext_ln779_3 = sext i14 %sub_ln779_3

]]></Node>
<StgValue><ssdm name="sext_ln779_3"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1272 %store_ln779 = store i32 %sext_ln779_3, i10 %r_addr_28

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:90 %or_ln762_3 = or i10 %tmp_s, i10 29

]]></Node>
<StgValue><ssdm name="or_ln762_3"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
entry:91 %zext_ln762_35 = zext i10 %or_ln762_3

]]></Node>
<StgValue><ssdm name="zext_ln762_35"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %r_addr_29 = getelementptr i32 %r, i64 0, i64 %zext_ln762_35

]]></Node>
<StgValue><ssdm name="r_addr_29"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="12">
<![CDATA[
entry:1229 %sk_load_65 = load i12 %sk_addr_65

]]></Node>
<StgValue><ssdm name="sk_load_65"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="8">
<![CDATA[
entry:1230 %trunc_ln764_3 = trunc i8 %sk_load_65

]]></Node>
<StgValue><ssdm name="trunc_ln764_3"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1231 %or_ln764_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_3, i7 %lshr_ln762_3

]]></Node>
<StgValue><ssdm name="or_ln764_3"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="13">
<![CDATA[
entry:1232 %zext_ln766_3 = zext i13 %or_ln764_3

]]></Node>
<StgValue><ssdm name="zext_ln766_3"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="12">
<![CDATA[
entry:1238 %sk_load_66 = load i12 %sk_addr_66

]]></Node>
<StgValue><ssdm name="sk_load_66"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1240 %add_ln768_3 = add i12 %a_read, i12 50

]]></Node>
<StgValue><ssdm name="add_ln768_3"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="12">
<![CDATA[
entry:1241 %zext_ln768_3 = zext i12 %add_ln768_3

]]></Node>
<StgValue><ssdm name="zext_ln768_3"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1242 %sk_addr_67 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_3

]]></Node>
<StgValue><ssdm name="sk_addr_67"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="12">
<![CDATA[
entry:1243 %sk_load_67 = load i12 %sk_addr_67

]]></Node>
<StgValue><ssdm name="sk_load_67"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1252 %add_ln772_3 = add i12 %a_read, i12 51

]]></Node>
<StgValue><ssdm name="add_ln772_3"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="12">
<![CDATA[
entry:1253 %zext_ln772_3 = zext i12 %add_ln772_3

]]></Node>
<StgValue><ssdm name="zext_ln772_3"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1254 %sk_addr_68 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_3

]]></Node>
<StgValue><ssdm name="sk_addr_68"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="12">
<![CDATA[
entry:1255 %sk_load_68 = load i12 %sk_addr_68

]]></Node>
<StgValue><ssdm name="sk_load_68"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1273 %sub_ln780_3 = sub i14 4096, i14 %zext_ln766_3

]]></Node>
<StgValue><ssdm name="sub_ln780_3"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="14">
<![CDATA[
entry:1274 %sext_ln780_3 = sext i14 %sub_ln780_3

]]></Node>
<StgValue><ssdm name="sext_ln780_3"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1275 %store_ln780 = store i32 %sext_ln780_3, i10 %r_addr_29

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:93 %or_ln766_3 = or i10 %tmp_s, i10 30

]]></Node>
<StgValue><ssdm name="or_ln766_3"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
entry:94 %zext_ln766_67 = zext i10 %or_ln766_3

]]></Node>
<StgValue><ssdm name="zext_ln766_67"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %r_addr_30 = getelementptr i32 %r, i64 0, i64 %zext_ln766_67

]]></Node>
<StgValue><ssdm name="r_addr_30"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:96 %or_ln771_3 = or i10 %tmp_s, i10 31

]]></Node>
<StgValue><ssdm name="or_ln771_3"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
entry:97 %zext_ln771_35 = zext i10 %or_ln771_3

]]></Node>
<StgValue><ssdm name="zext_ln771_35"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %r_addr_31 = getelementptr i32 %r, i64 0, i64 %zext_ln771_35

]]></Node>
<StgValue><ssdm name="r_addr_31"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1233 %lshr_ln766_3 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_65, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_3"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="2">
<![CDATA[
entry:1234 %zext_ln766_35 = zext i2 %lshr_ln766_3

]]></Node>
<StgValue><ssdm name="zext_ln766_35"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="7" op_0_bw="8">
<![CDATA[
entry:1239 %trunc_ln767_3 = trunc i8 %sk_load_66

]]></Node>
<StgValue><ssdm name="trunc_ln767_3"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="12">
<![CDATA[
entry:1243 %sk_load_67 = load i12 %sk_addr_67

]]></Node>
<StgValue><ssdm name="sk_load_67"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="3" op_0_bw="8">
<![CDATA[
entry:1244 %trunc_ln769_3 = trunc i8 %sk_load_67

]]></Node>
<StgValue><ssdm name="trunc_ln769_3"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1245 %tmp_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_35

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1246 %tmp_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1247 %or_ln769_33 = or i9 %tmp_79, i9 %tmp_78

]]></Node>
<StgValue><ssdm name="or_ln769_33"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1248 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_66, i32 7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1249 %or_ln769_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_3, i1 %tmp_80, i9 %or_ln769_33

]]></Node>
<StgValue><ssdm name="or_ln769_3"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="14" op_0_bw="13">
<![CDATA[
entry:1250 %zext_ln771_3 = zext i13 %or_ln769_3

]]></Node>
<StgValue><ssdm name="zext_ln771_3"/></StgValue>
</operation>

<operation id="861" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1251 %lshr_ln771_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_67, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_3"/></StgValue>
</operation>

<operation id="862" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="12">
<![CDATA[
entry:1255 %sk_load_68 = load i12 %sk_addr_68

]]></Node>
<StgValue><ssdm name="sk_load_68"/></StgValue>
</operation>

<operation id="863" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1256 %or_ln772_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_68, i5 %lshr_ln771_3

]]></Node>
<StgValue><ssdm name="or_ln772_3"/></StgValue>
</operation>

<operation id="864" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="13">
<![CDATA[
entry:1257 %zext_ln775_3 = zext i13 %or_ln772_3

]]></Node>
<StgValue><ssdm name="zext_ln775_3"/></StgValue>
</operation>

<operation id="865" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1276 %sub_ln781_3 = sub i14 4096, i14 %zext_ln771_3

]]></Node>
<StgValue><ssdm name="sub_ln781_3"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="14">
<![CDATA[
entry:1277 %sext_ln781_3 = sext i14 %sub_ln781_3

]]></Node>
<StgValue><ssdm name="sext_ln781_3"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1278 %store_ln781 = store i32 %sext_ln781_3, i10 %r_addr_30

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1279 %sub_ln782_3 = sub i14 4096, i14 %zext_ln775_3

]]></Node>
<StgValue><ssdm name="sub_ln782_3"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="14">
<![CDATA[
entry:1280 %sext_ln782_3 = sext i14 %sub_ln782_3

]]></Node>
<StgValue><ssdm name="sext_ln782_3"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1281 %store_ln782 = store i32 %sext_ln782_3, i10 %r_addr_31

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1282 %add_ln739_3 = add i12 %a_read, i12 52

]]></Node>
<StgValue><ssdm name="add_ln739_3"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="12">
<![CDATA[
entry:1283 %zext_ln739_3 = zext i12 %add_ln739_3

]]></Node>
<StgValue><ssdm name="zext_ln739_3"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1284 %sk_addr_69 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_3

]]></Node>
<StgValue><ssdm name="sk_addr_69"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="12">
<![CDATA[
entry:1285 %sk_load_69 = load i12 %sk_addr_69

]]></Node>
<StgValue><ssdm name="sk_load_69"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1286 %add_ln740_4 = add i12 %a_read, i12 53

]]></Node>
<StgValue><ssdm name="add_ln740_4"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="12">
<![CDATA[
entry:1287 %zext_ln740_4 = zext i12 %add_ln740_4

]]></Node>
<StgValue><ssdm name="zext_ln740_4"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1288 %sk_addr_70 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_4

]]></Node>
<StgValue><ssdm name="sk_addr_70"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="12">
<![CDATA[
entry:1289 %sk_load_70 = load i12 %sk_addr_70

]]></Node>
<StgValue><ssdm name="sk_load_70"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:99 %or_ln739_3 = or i10 %tmp_s, i10 32

]]></Node>
<StgValue><ssdm name="or_ln739_3"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
entry:100 %zext_ln739_35 = zext i10 %or_ln739_3

]]></Node>
<StgValue><ssdm name="zext_ln739_35"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %r_addr_32 = getelementptr i32 %r, i64 0, i64 %zext_ln739_35

]]></Node>
<StgValue><ssdm name="r_addr_32"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="12">
<![CDATA[
entry:1285 %sk_load_69 = load i12 %sk_addr_69

]]></Node>
<StgValue><ssdm name="sk_load_69"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="12">
<![CDATA[
entry:1289 %sk_load_70 = load i12 %sk_addr_70

]]></Node>
<StgValue><ssdm name="sk_load_70"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="5" op_0_bw="8">
<![CDATA[
entry:1290 %trunc_ln741_4 = trunc i8 %sk_load_70

]]></Node>
<StgValue><ssdm name="trunc_ln741_4"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1291 %tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_4, i8 %sk_load_69

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="14" op_0_bw="13">
<![CDATA[
entry:1292 %zext_ln743_4 = zext i13 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln743_4"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1295 %add_ln744_4 = add i12 %a_read, i12 54

]]></Node>
<StgValue><ssdm name="add_ln744_4"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="12">
<![CDATA[
entry:1296 %zext_ln744_4 = zext i12 %add_ln744_4

]]></Node>
<StgValue><ssdm name="zext_ln744_4"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1297 %sk_addr_71 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_4

]]></Node>
<StgValue><ssdm name="sk_addr_71"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="12">
<![CDATA[
entry:1298 %sk_load_71 = load i12 %sk_addr_71

]]></Node>
<StgValue><ssdm name="sk_load_71"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1300 %add_ln745_4 = add i12 %a_read, i12 55

]]></Node>
<StgValue><ssdm name="add_ln745_4"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="12">
<![CDATA[
entry:1301 %zext_ln745_4 = zext i12 %add_ln745_4

]]></Node>
<StgValue><ssdm name="zext_ln745_4"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1302 %sk_addr_72 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_4

]]></Node>
<StgValue><ssdm name="sk_addr_72"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="12">
<![CDATA[
entry:1303 %sk_load_72 = load i12 %sk_addr_72

]]></Node>
<StgValue><ssdm name="sk_load_72"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1386 %sub_ln775_4 = sub i14 4096, i14 %zext_ln743_4

]]></Node>
<StgValue><ssdm name="sub_ln775_4"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="14">
<![CDATA[
entry:1387 %sext_ln775_4 = sext i14 %sub_ln775_4

]]></Node>
<StgValue><ssdm name="sext_ln775_4"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1388 %store_ln775 = store i32 %sext_ln775_4, i10 %r_addr_32

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="898" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:102 %or_ln743_4 = or i10 %tmp_s, i10 33

]]></Node>
<StgValue><ssdm name="or_ln743_4"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
entry:103 %zext_ln743_68 = zext i10 %or_ln743_4

]]></Node>
<StgValue><ssdm name="zext_ln743_68"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %r_addr_33 = getelementptr i32 %r, i64 0, i64 %zext_ln743_68

]]></Node>
<StgValue><ssdm name="r_addr_33"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1293 %lshr_ln743_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_70, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_4"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="3">
<![CDATA[
entry:1294 %zext_ln743_36 = zext i3 %lshr_ln743_4

]]></Node>
<StgValue><ssdm name="zext_ln743_36"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="12">
<![CDATA[
entry:1298 %sk_load_71 = load i12 %sk_addr_71

]]></Node>
<StgValue><ssdm name="sk_load_71"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="6" op_0_bw="8">
<![CDATA[
entry:1299 %trunc_ln744_4 = trunc i8 %sk_load_71

]]></Node>
<StgValue><ssdm name="trunc_ln744_4"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="12">
<![CDATA[
entry:1303 %sk_load_72 = load i12 %sk_addr_72

]]></Node>
<StgValue><ssdm name="sk_load_72"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="2" op_0_bw="8">
<![CDATA[
entry:1304 %trunc_ln746_4 = trunc i8 %sk_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln746_4"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1305 %tmp_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_36

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1306 %tmp_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1307 %or_ln746_34 = or i9 %tmp_82, i9 %tmp_81

]]></Node>
<StgValue><ssdm name="or_ln746_34"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1308 %tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_71, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1309 %or_ln746_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_4, i2 %tmp_83, i9 %or_ln746_34

]]></Node>
<StgValue><ssdm name="or_ln746_4"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="13">
<![CDATA[
entry:1310 %zext_ln748_4 = zext i13 %or_ln746_4

]]></Node>
<StgValue><ssdm name="zext_ln748_4"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1311 %lshr_ln748_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_72, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_4"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1312 %add_ln749_4 = add i12 %a_read, i12 56

]]></Node>
<StgValue><ssdm name="add_ln749_4"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="12">
<![CDATA[
entry:1313 %zext_ln749_4 = zext i12 %add_ln749_4

]]></Node>
<StgValue><ssdm name="zext_ln749_4"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1314 %sk_addr_73 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_4

]]></Node>
<StgValue><ssdm name="sk_addr_73"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="12">
<![CDATA[
entry:1315 %sk_load_73 = load i12 %sk_addr_73

]]></Node>
<StgValue><ssdm name="sk_load_73"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1321 %add_ln753_4 = add i12 %a_read, i12 57

]]></Node>
<StgValue><ssdm name="add_ln753_4"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="12">
<![CDATA[
entry:1322 %zext_ln753_4 = zext i12 %add_ln753_4

]]></Node>
<StgValue><ssdm name="zext_ln753_4"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1323 %sk_addr_74 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_4

]]></Node>
<StgValue><ssdm name="sk_addr_74"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="12">
<![CDATA[
entry:1324 %sk_load_74 = load i12 %sk_addr_74

]]></Node>
<StgValue><ssdm name="sk_load_74"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1389 %sub_ln776_4 = sub i14 4096, i14 %zext_ln748_4

]]></Node>
<StgValue><ssdm name="sub_ln776_4"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="14">
<![CDATA[
entry:1390 %sext_ln776_4 = sext i14 %sub_ln776_4

]]></Node>
<StgValue><ssdm name="sext_ln776_4"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1391 %store_ln776 = store i32 %sext_ln776_4, i10 %r_addr_33

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="925" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:105 %or_ln748_4 = or i10 %tmp_s, i10 34

]]></Node>
<StgValue><ssdm name="or_ln748_4"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
entry:106 %zext_ln748_36 = zext i10 %or_ln748_4

]]></Node>
<StgValue><ssdm name="zext_ln748_36"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %r_addr_34 = getelementptr i32 %r, i64 0, i64 %zext_ln748_36

]]></Node>
<StgValue><ssdm name="r_addr_34"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="12">
<![CDATA[
entry:1315 %sk_load_73 = load i12 %sk_addr_73

]]></Node>
<StgValue><ssdm name="sk_load_73"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="7" op_0_bw="8">
<![CDATA[
entry:1316 %trunc_ln750_4 = trunc i8 %sk_load_73

]]></Node>
<StgValue><ssdm name="trunc_ln750_4"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1317 %or_ln750_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_4, i6 %lshr_ln748_4

]]></Node>
<StgValue><ssdm name="or_ln750_4"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="14" op_0_bw="13">
<![CDATA[
entry:1318 %zext_ln752_4 = zext i13 %or_ln750_4

]]></Node>
<StgValue><ssdm name="zext_ln752_4"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="12">
<![CDATA[
entry:1324 %sk_load_74 = load i12 %sk_addr_74

]]></Node>
<StgValue><ssdm name="sk_load_74"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1326 %add_ln754_4 = add i12 %a_read, i12 58

]]></Node>
<StgValue><ssdm name="add_ln754_4"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="12">
<![CDATA[
entry:1327 %zext_ln754_4 = zext i12 %add_ln754_4

]]></Node>
<StgValue><ssdm name="zext_ln754_4"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1328 %sk_addr_75 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_4

]]></Node>
<StgValue><ssdm name="sk_addr_75"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="12">
<![CDATA[
entry:1329 %sk_load_75 = load i12 %sk_addr_75

]]></Node>
<StgValue><ssdm name="sk_load_75"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1337 %add_ln758_4 = add i12 %a_read, i12 59

]]></Node>
<StgValue><ssdm name="add_ln758_4"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
entry:1338 %zext_ln758_4 = zext i12 %add_ln758_4

]]></Node>
<StgValue><ssdm name="zext_ln758_4"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1339 %sk_addr_76 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_4

]]></Node>
<StgValue><ssdm name="sk_addr_76"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="12">
<![CDATA[
entry:1340 %sk_load_76 = load i12 %sk_addr_76

]]></Node>
<StgValue><ssdm name="sk_load_76"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1392 %sub_ln777_4 = sub i14 4096, i14 %zext_ln752_4

]]></Node>
<StgValue><ssdm name="sub_ln777_4"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="14">
<![CDATA[
entry:1393 %sext_ln777_4 = sext i14 %sub_ln777_4

]]></Node>
<StgValue><ssdm name="sext_ln777_4"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1394 %store_ln777 = store i32 %sext_ln777_4, i10 %r_addr_34

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="944" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:108 %or_ln752_4 = or i10 %tmp_s, i10 35

]]></Node>
<StgValue><ssdm name="or_ln752_4"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
entry:109 %zext_ln752_68 = zext i10 %or_ln752_4

]]></Node>
<StgValue><ssdm name="zext_ln752_68"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %r_addr_35 = getelementptr i32 %r, i64 0, i64 %zext_ln752_68

]]></Node>
<StgValue><ssdm name="r_addr_35"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1319 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_73, i32 7

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="1">
<![CDATA[
entry:1320 %zext_ln752_36 = zext i1 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln752_36"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1325 %shl_ln753_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_74, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_4"/></StgValue>
</operation>

<operation id="950" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="12">
<![CDATA[
entry:1329 %sk_load_75 = load i12 %sk_addr_75

]]></Node>
<StgValue><ssdm name="sk_load_75"/></StgValue>
</operation>

<operation id="951" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="4" op_0_bw="8">
<![CDATA[
entry:1330 %trunc_ln755_4 = trunc i8 %sk_load_75

]]></Node>
<StgValue><ssdm name="trunc_ln755_4"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1331 %tmp_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_36

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="953" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1332 %or_ln755_34 = or i9 %tmp_85, i9 %shl_ln753_4

]]></Node>
<StgValue><ssdm name="or_ln755_34"/></StgValue>
</operation>

<operation id="954" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1333 %or_ln755_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_4, i9 %or_ln755_34

]]></Node>
<StgValue><ssdm name="or_ln755_4"/></StgValue>
</operation>

<operation id="955" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="14" op_0_bw="13">
<![CDATA[
entry:1334 %zext_ln757_4 = zext i13 %or_ln755_4

]]></Node>
<StgValue><ssdm name="zext_ln757_4"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="12">
<![CDATA[
entry:1340 %sk_load_76 = load i12 %sk_addr_76

]]></Node>
<StgValue><ssdm name="sk_load_76"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1342 %add_ln759_4 = add i12 %a_read, i12 60

]]></Node>
<StgValue><ssdm name="add_ln759_4"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="12">
<![CDATA[
entry:1343 %zext_ln759_4 = zext i12 %add_ln759_4

]]></Node>
<StgValue><ssdm name="zext_ln759_4"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1344 %sk_addr_77 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_4

]]></Node>
<StgValue><ssdm name="sk_addr_77"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="12">
<![CDATA[
entry:1345 %sk_load_77 = load i12 %sk_addr_77

]]></Node>
<StgValue><ssdm name="sk_load_77"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1354 %add_ln763_4 = add i12 %a_read, i12 61

]]></Node>
<StgValue><ssdm name="add_ln763_4"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="12">
<![CDATA[
entry:1355 %zext_ln763_4 = zext i12 %add_ln763_4

]]></Node>
<StgValue><ssdm name="zext_ln763_4"/></StgValue>
</operation>

<operation id="963" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1356 %sk_addr_78 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_4

]]></Node>
<StgValue><ssdm name="sk_addr_78"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="12">
<![CDATA[
entry:1357 %sk_load_78 = load i12 %sk_addr_78

]]></Node>
<StgValue><ssdm name="sk_load_78"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1395 %sub_ln778_4 = sub i14 4096, i14 %zext_ln757_4

]]></Node>
<StgValue><ssdm name="sub_ln778_4"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="14">
<![CDATA[
entry:1396 %sext_ln778_4 = sext i14 %sub_ln778_4

]]></Node>
<StgValue><ssdm name="sext_ln778_4"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1397 %store_ln778 = store i32 %sext_ln778_4, i10 %r_addr_35

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="968" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:111 %or_ln757_4 = or i10 %tmp_s, i10 36

]]></Node>
<StgValue><ssdm name="or_ln757_4"/></StgValue>
</operation>

<operation id="969" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
entry:112 %zext_ln757_68 = zext i10 %or_ln757_4

]]></Node>
<StgValue><ssdm name="zext_ln757_68"/></StgValue>
</operation>

<operation id="970" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %r_addr_36 = getelementptr i32 %r, i64 0, i64 %zext_ln757_68

]]></Node>
<StgValue><ssdm name="r_addr_36"/></StgValue>
</operation>

<operation id="971" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:114 %or_ln762_4 = or i10 %tmp_s, i10 37

]]></Node>
<StgValue><ssdm name="or_ln762_4"/></StgValue>
</operation>

<operation id="972" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
entry:115 %zext_ln762_36 = zext i10 %or_ln762_4

]]></Node>
<StgValue><ssdm name="zext_ln762_36"/></StgValue>
</operation>

<operation id="973" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %r_addr_37 = getelementptr i32 %r, i64 0, i64 %zext_ln762_36

]]></Node>
<StgValue><ssdm name="r_addr_37"/></StgValue>
</operation>

<operation id="974" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1335 %lshr_ln757_4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_75, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_4"/></StgValue>
</operation>

<operation id="975" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="4">
<![CDATA[
entry:1336 %zext_ln757_36 = zext i4 %lshr_ln757_4

]]></Node>
<StgValue><ssdm name="zext_ln757_36"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="8">
<![CDATA[
entry:1341 %trunc_ln758_4 = trunc i8 %sk_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln758_4"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="12">
<![CDATA[
entry:1345 %sk_load_77 = load i12 %sk_addr_77

]]></Node>
<StgValue><ssdm name="sk_load_77"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="8">
<![CDATA[
entry:1346 %trunc_ln760_4 = trunc i8 %sk_load_77

]]></Node>
<StgValue><ssdm name="trunc_ln760_4"/></StgValue>
</operation>

<operation id="979" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1347 %tmp_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_36

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1348 %tmp_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1349 %or_ln760_34 = or i9 %tmp_87, i9 %tmp_86

]]></Node>
<StgValue><ssdm name="or_ln760_34"/></StgValue>
</operation>

<operation id="982" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1350 %tmp_88 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_76, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1351 %or_ln760_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_4, i3 %tmp_88, i9 %or_ln760_34

]]></Node>
<StgValue><ssdm name="or_ln760_4"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="14" op_0_bw="13">
<![CDATA[
entry:1352 %zext_ln762_4 = zext i13 %or_ln760_4

]]></Node>
<StgValue><ssdm name="zext_ln762_4"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1353 %lshr_ln762_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_77, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_4"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="12">
<![CDATA[
entry:1357 %sk_load_78 = load i12 %sk_addr_78

]]></Node>
<StgValue><ssdm name="sk_load_78"/></StgValue>
</operation>

<operation id="987" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="8">
<![CDATA[
entry:1358 %trunc_ln764_4 = trunc i8 %sk_load_78

]]></Node>
<StgValue><ssdm name="trunc_ln764_4"/></StgValue>
</operation>

<operation id="988" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1359 %or_ln764_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_4, i7 %lshr_ln762_4

]]></Node>
<StgValue><ssdm name="or_ln764_4"/></StgValue>
</operation>

<operation id="989" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="13">
<![CDATA[
entry:1360 %zext_ln766_4 = zext i13 %or_ln764_4

]]></Node>
<StgValue><ssdm name="zext_ln766_4"/></StgValue>
</operation>

<operation id="990" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1363 %add_ln767_4 = add i12 %a_read, i12 62

]]></Node>
<StgValue><ssdm name="add_ln767_4"/></StgValue>
</operation>

<operation id="991" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="12">
<![CDATA[
entry:1364 %zext_ln767_4 = zext i12 %add_ln767_4

]]></Node>
<StgValue><ssdm name="zext_ln767_4"/></StgValue>
</operation>

<operation id="992" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1365 %sk_addr_79 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_4

]]></Node>
<StgValue><ssdm name="sk_addr_79"/></StgValue>
</operation>

<operation id="993" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="12">
<![CDATA[
entry:1366 %sk_load_79 = load i12 %sk_addr_79

]]></Node>
<StgValue><ssdm name="sk_load_79"/></StgValue>
</operation>

<operation id="994" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1368 %add_ln768_4 = add i12 %a_read, i12 63

]]></Node>
<StgValue><ssdm name="add_ln768_4"/></StgValue>
</operation>

<operation id="995" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="12">
<![CDATA[
entry:1369 %zext_ln768_4 = zext i12 %add_ln768_4

]]></Node>
<StgValue><ssdm name="zext_ln768_4"/></StgValue>
</operation>

<operation id="996" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1370 %sk_addr_80 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_4

]]></Node>
<StgValue><ssdm name="sk_addr_80"/></StgValue>
</operation>

<operation id="997" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="12">
<![CDATA[
entry:1371 %sk_load_80 = load i12 %sk_addr_80

]]></Node>
<StgValue><ssdm name="sk_load_80"/></StgValue>
</operation>

<operation id="998" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1398 %sub_ln779_4 = sub i14 4096, i14 %zext_ln762_4

]]></Node>
<StgValue><ssdm name="sub_ln779_4"/></StgValue>
</operation>

<operation id="999" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="14">
<![CDATA[
entry:1399 %sext_ln779_4 = sext i14 %sub_ln779_4

]]></Node>
<StgValue><ssdm name="sext_ln779_4"/></StgValue>
</operation>

<operation id="1000" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1400 %store_ln779 = store i32 %sext_ln779_4, i10 %r_addr_36

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1001" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1401 %sub_ln780_4 = sub i14 4096, i14 %zext_ln766_4

]]></Node>
<StgValue><ssdm name="sub_ln780_4"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="14">
<![CDATA[
entry:1402 %sext_ln780_4 = sext i14 %sub_ln780_4

]]></Node>
<StgValue><ssdm name="sext_ln780_4"/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1403 %store_ln780 = store i32 %sext_ln780_4, i10 %r_addr_37

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1004" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:117 %or_ln766_4 = or i10 %tmp_s, i10 38

]]></Node>
<StgValue><ssdm name="or_ln766_4"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
entry:118 %zext_ln766_68 = zext i10 %or_ln766_4

]]></Node>
<StgValue><ssdm name="zext_ln766_68"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %r_addr_38 = getelementptr i32 %r, i64 0, i64 %zext_ln766_68

]]></Node>
<StgValue><ssdm name="r_addr_38"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1361 %lshr_ln766_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_78, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_4"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="2">
<![CDATA[
entry:1362 %zext_ln766_36 = zext i2 %lshr_ln766_4

]]></Node>
<StgValue><ssdm name="zext_ln766_36"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="12">
<![CDATA[
entry:1366 %sk_load_79 = load i12 %sk_addr_79

]]></Node>
<StgValue><ssdm name="sk_load_79"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="7" op_0_bw="8">
<![CDATA[
entry:1367 %trunc_ln767_4 = trunc i8 %sk_load_79

]]></Node>
<StgValue><ssdm name="trunc_ln767_4"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="12">
<![CDATA[
entry:1371 %sk_load_80 = load i12 %sk_addr_80

]]></Node>
<StgValue><ssdm name="sk_load_80"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="3" op_0_bw="8">
<![CDATA[
entry:1372 %trunc_ln769_4 = trunc i8 %sk_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln769_4"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1373 %tmp_89 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_36

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1374 %tmp_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1375 %or_ln769_34 = or i9 %tmp_90, i9 %tmp_89

]]></Node>
<StgValue><ssdm name="or_ln769_34"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1376 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_79, i32 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1377 %or_ln769_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_4, i1 %tmp_91, i9 %or_ln769_34

]]></Node>
<StgValue><ssdm name="or_ln769_4"/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="14" op_0_bw="13">
<![CDATA[
entry:1378 %zext_ln771_4 = zext i13 %or_ln769_4

]]></Node>
<StgValue><ssdm name="zext_ln771_4"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1379 %lshr_ln771_4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_80, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_4"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1380 %add_ln772_4 = add i12 %a_read, i12 64

]]></Node>
<StgValue><ssdm name="add_ln772_4"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="12">
<![CDATA[
entry:1381 %zext_ln772_4 = zext i12 %add_ln772_4

]]></Node>
<StgValue><ssdm name="zext_ln772_4"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1382 %sk_addr_81 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_4

]]></Node>
<StgValue><ssdm name="sk_addr_81"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="12">
<![CDATA[
entry:1383 %sk_load_81 = load i12 %sk_addr_81

]]></Node>
<StgValue><ssdm name="sk_load_81"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1404 %sub_ln781_4 = sub i14 4096, i14 %zext_ln771_4

]]></Node>
<StgValue><ssdm name="sub_ln781_4"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="14">
<![CDATA[
entry:1405 %sext_ln781_4 = sext i14 %sub_ln781_4

]]></Node>
<StgValue><ssdm name="sext_ln781_4"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1406 %store_ln781 = store i32 %sext_ln781_4, i10 %r_addr_38

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1410 %add_ln739_4 = add i12 %a_read, i12 65

]]></Node>
<StgValue><ssdm name="add_ln739_4"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="12">
<![CDATA[
entry:1411 %zext_ln739_4 = zext i12 %add_ln739_4

]]></Node>
<StgValue><ssdm name="zext_ln739_4"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1412 %sk_addr_82 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_4

]]></Node>
<StgValue><ssdm name="sk_addr_82"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="12">
<![CDATA[
entry:1413 %sk_load_82 = load i12 %sk_addr_82

]]></Node>
<StgValue><ssdm name="sk_load_82"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1031" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:120 %or_ln771_4 = or i10 %tmp_s, i10 39

]]></Node>
<StgValue><ssdm name="or_ln771_4"/></StgValue>
</operation>

<operation id="1032" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
entry:121 %zext_ln771_36 = zext i10 %or_ln771_4

]]></Node>
<StgValue><ssdm name="zext_ln771_36"/></StgValue>
</operation>

<operation id="1033" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %r_addr_39 = getelementptr i32 %r, i64 0, i64 %zext_ln771_36

]]></Node>
<StgValue><ssdm name="r_addr_39"/></StgValue>
</operation>

<operation id="1034" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="12">
<![CDATA[
entry:1383 %sk_load_81 = load i12 %sk_addr_81

]]></Node>
<StgValue><ssdm name="sk_load_81"/></StgValue>
</operation>

<operation id="1035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1384 %or_ln772_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_81, i5 %lshr_ln771_4

]]></Node>
<StgValue><ssdm name="or_ln772_4"/></StgValue>
</operation>

<operation id="1036" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="14" op_0_bw="13">
<![CDATA[
entry:1385 %zext_ln775_4 = zext i13 %or_ln772_4

]]></Node>
<StgValue><ssdm name="zext_ln775_4"/></StgValue>
</operation>

<operation id="1037" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1407 %sub_ln782_4 = sub i14 4096, i14 %zext_ln775_4

]]></Node>
<StgValue><ssdm name="sub_ln782_4"/></StgValue>
</operation>

<operation id="1038" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="14">
<![CDATA[
entry:1408 %sext_ln782_4 = sext i14 %sub_ln782_4

]]></Node>
<StgValue><ssdm name="sext_ln782_4"/></StgValue>
</operation>

<operation id="1039" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1409 %store_ln782 = store i32 %sext_ln782_4, i10 %r_addr_39

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1040" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="12">
<![CDATA[
entry:1413 %sk_load_82 = load i12 %sk_addr_82

]]></Node>
<StgValue><ssdm name="sk_load_82"/></StgValue>
</operation>

<operation id="1041" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1414 %add_ln740_5 = add i12 %a_read, i12 66

]]></Node>
<StgValue><ssdm name="add_ln740_5"/></StgValue>
</operation>

<operation id="1042" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="12">
<![CDATA[
entry:1415 %zext_ln740_5 = zext i12 %add_ln740_5

]]></Node>
<StgValue><ssdm name="zext_ln740_5"/></StgValue>
</operation>

<operation id="1043" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1416 %sk_addr_83 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_5

]]></Node>
<StgValue><ssdm name="sk_addr_83"/></StgValue>
</operation>

<operation id="1044" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="12">
<![CDATA[
entry:1417 %sk_load_83 = load i12 %sk_addr_83

]]></Node>
<StgValue><ssdm name="sk_load_83"/></StgValue>
</operation>

<operation id="1045" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1423 %add_ln744_5 = add i12 %a_read, i12 67

]]></Node>
<StgValue><ssdm name="add_ln744_5"/></StgValue>
</operation>

<operation id="1046" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="12">
<![CDATA[
entry:1424 %zext_ln744_5 = zext i12 %add_ln744_5

]]></Node>
<StgValue><ssdm name="zext_ln744_5"/></StgValue>
</operation>

<operation id="1047" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1425 %sk_addr_84 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_5

]]></Node>
<StgValue><ssdm name="sk_addr_84"/></StgValue>
</operation>

<operation id="1048" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="12">
<![CDATA[
entry:1426 %sk_load_84 = load i12 %sk_addr_84

]]></Node>
<StgValue><ssdm name="sk_load_84"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:123 %or_ln739_4 = or i10 %tmp_s, i10 40

]]></Node>
<StgValue><ssdm name="or_ln739_4"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
entry:124 %zext_ln739_36 = zext i10 %or_ln739_4

]]></Node>
<StgValue><ssdm name="zext_ln739_36"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %r_addr_40 = getelementptr i32 %r, i64 0, i64 %zext_ln739_36

]]></Node>
<StgValue><ssdm name="r_addr_40"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="12">
<![CDATA[
entry:1417 %sk_load_83 = load i12 %sk_addr_83

]]></Node>
<StgValue><ssdm name="sk_load_83"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="8">
<![CDATA[
entry:1418 %trunc_ln741_5 = trunc i8 %sk_load_83

]]></Node>
<StgValue><ssdm name="trunc_ln741_5"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1419 %tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_5, i8 %sk_load_82

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="14" op_0_bw="13">
<![CDATA[
entry:1420 %zext_ln743_5 = zext i13 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln743_5"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="12">
<![CDATA[
entry:1426 %sk_load_84 = load i12 %sk_addr_84

]]></Node>
<StgValue><ssdm name="sk_load_84"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1428 %add_ln745_5 = add i12 %a_read, i12 68

]]></Node>
<StgValue><ssdm name="add_ln745_5"/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="12">
<![CDATA[
entry:1429 %zext_ln745_5 = zext i12 %add_ln745_5

]]></Node>
<StgValue><ssdm name="zext_ln745_5"/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1430 %sk_addr_85 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_5

]]></Node>
<StgValue><ssdm name="sk_addr_85"/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="12">
<![CDATA[
entry:1431 %sk_load_85 = load i12 %sk_addr_85

]]></Node>
<StgValue><ssdm name="sk_load_85"/></StgValue>
</operation>

<operation id="1061" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1440 %add_ln749_5 = add i12 %a_read, i12 69

]]></Node>
<StgValue><ssdm name="add_ln749_5"/></StgValue>
</operation>

<operation id="1062" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="12">
<![CDATA[
entry:1441 %zext_ln749_5 = zext i12 %add_ln749_5

]]></Node>
<StgValue><ssdm name="zext_ln749_5"/></StgValue>
</operation>

<operation id="1063" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1442 %sk_addr_86 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_5

]]></Node>
<StgValue><ssdm name="sk_addr_86"/></StgValue>
</operation>

<operation id="1064" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="12">
<![CDATA[
entry:1443 %sk_load_86 = load i12 %sk_addr_86

]]></Node>
<StgValue><ssdm name="sk_load_86"/></StgValue>
</operation>

<operation id="1065" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1514 %sub_ln775_5 = sub i14 4096, i14 %zext_ln743_5

]]></Node>
<StgValue><ssdm name="sub_ln775_5"/></StgValue>
</operation>

<operation id="1066" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="14">
<![CDATA[
entry:1515 %sext_ln775_5 = sext i14 %sub_ln775_5

]]></Node>
<StgValue><ssdm name="sext_ln775_5"/></StgValue>
</operation>

<operation id="1067" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1516 %store_ln775 = store i32 %sext_ln775_5, i10 %r_addr_40

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1068" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:126 %or_ln743_5 = or i10 %tmp_s, i10 41

]]></Node>
<StgValue><ssdm name="or_ln743_5"/></StgValue>
</operation>

<operation id="1069" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
entry:127 %zext_ln743_69 = zext i10 %or_ln743_5

]]></Node>
<StgValue><ssdm name="zext_ln743_69"/></StgValue>
</operation>

<operation id="1070" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %r_addr_41 = getelementptr i32 %r, i64 0, i64 %zext_ln743_69

]]></Node>
<StgValue><ssdm name="r_addr_41"/></StgValue>
</operation>

<operation id="1071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:129 %or_ln748_5 = or i10 %tmp_s, i10 42

]]></Node>
<StgValue><ssdm name="or_ln748_5"/></StgValue>
</operation>

<operation id="1072" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
entry:130 %zext_ln748_37 = zext i10 %or_ln748_5

]]></Node>
<StgValue><ssdm name="zext_ln748_37"/></StgValue>
</operation>

<operation id="1073" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %r_addr_42 = getelementptr i32 %r, i64 0, i64 %zext_ln748_37

]]></Node>
<StgValue><ssdm name="r_addr_42"/></StgValue>
</operation>

<operation id="1074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1421 %lshr_ln743_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_83, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_5"/></StgValue>
</operation>

<operation id="1075" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="3">
<![CDATA[
entry:1422 %zext_ln743_37 = zext i3 %lshr_ln743_5

]]></Node>
<StgValue><ssdm name="zext_ln743_37"/></StgValue>
</operation>

<operation id="1076" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="6" op_0_bw="8">
<![CDATA[
entry:1427 %trunc_ln744_5 = trunc i8 %sk_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln744_5"/></StgValue>
</operation>

<operation id="1077" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="12">
<![CDATA[
entry:1431 %sk_load_85 = load i12 %sk_addr_85

]]></Node>
<StgValue><ssdm name="sk_load_85"/></StgValue>
</operation>

<operation id="1078" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="2" op_0_bw="8">
<![CDATA[
entry:1432 %trunc_ln746_5 = trunc i8 %sk_load_85

]]></Node>
<StgValue><ssdm name="trunc_ln746_5"/></StgValue>
</operation>

<operation id="1079" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1433 %tmp_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_37

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1080" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1434 %tmp_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1081" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1435 %or_ln746_35 = or i9 %tmp_93, i9 %tmp_92

]]></Node>
<StgValue><ssdm name="or_ln746_35"/></StgValue>
</operation>

<operation id="1082" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1436 %tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_84, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1083" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1437 %or_ln746_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_5, i2 %tmp_94, i9 %or_ln746_35

]]></Node>
<StgValue><ssdm name="or_ln746_5"/></StgValue>
</operation>

<operation id="1084" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="13">
<![CDATA[
entry:1438 %zext_ln748_5 = zext i13 %or_ln746_5

]]></Node>
<StgValue><ssdm name="zext_ln748_5"/></StgValue>
</operation>

<operation id="1085" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1439 %lshr_ln748_5 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_85, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_5"/></StgValue>
</operation>

<operation id="1086" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="12">
<![CDATA[
entry:1443 %sk_load_86 = load i12 %sk_addr_86

]]></Node>
<StgValue><ssdm name="sk_load_86"/></StgValue>
</operation>

<operation id="1087" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="8">
<![CDATA[
entry:1444 %trunc_ln750_5 = trunc i8 %sk_load_86

]]></Node>
<StgValue><ssdm name="trunc_ln750_5"/></StgValue>
</operation>

<operation id="1088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1445 %or_ln750_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_5, i6 %lshr_ln748_5

]]></Node>
<StgValue><ssdm name="or_ln750_5"/></StgValue>
</operation>

<operation id="1089" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="14" op_0_bw="13">
<![CDATA[
entry:1446 %zext_ln752_5 = zext i13 %or_ln750_5

]]></Node>
<StgValue><ssdm name="zext_ln752_5"/></StgValue>
</operation>

<operation id="1090" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1449 %add_ln753_5 = add i12 %a_read, i12 70

]]></Node>
<StgValue><ssdm name="add_ln753_5"/></StgValue>
</operation>

<operation id="1091" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="12">
<![CDATA[
entry:1450 %zext_ln753_5 = zext i12 %add_ln753_5

]]></Node>
<StgValue><ssdm name="zext_ln753_5"/></StgValue>
</operation>

<operation id="1092" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1451 %sk_addr_87 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_5

]]></Node>
<StgValue><ssdm name="sk_addr_87"/></StgValue>
</operation>

<operation id="1093" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="12">
<![CDATA[
entry:1452 %sk_load_87 = load i12 %sk_addr_87

]]></Node>
<StgValue><ssdm name="sk_load_87"/></StgValue>
</operation>

<operation id="1094" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1454 %add_ln754_5 = add i12 %a_read, i12 71

]]></Node>
<StgValue><ssdm name="add_ln754_5"/></StgValue>
</operation>

<operation id="1095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="12">
<![CDATA[
entry:1455 %zext_ln754_5 = zext i12 %add_ln754_5

]]></Node>
<StgValue><ssdm name="zext_ln754_5"/></StgValue>
</operation>

<operation id="1096" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1456 %sk_addr_88 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_5

]]></Node>
<StgValue><ssdm name="sk_addr_88"/></StgValue>
</operation>

<operation id="1097" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="12">
<![CDATA[
entry:1457 %sk_load_88 = load i12 %sk_addr_88

]]></Node>
<StgValue><ssdm name="sk_load_88"/></StgValue>
</operation>

<operation id="1098" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1517 %sub_ln776_5 = sub i14 4096, i14 %zext_ln748_5

]]></Node>
<StgValue><ssdm name="sub_ln776_5"/></StgValue>
</operation>

<operation id="1099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="14">
<![CDATA[
entry:1518 %sext_ln776_5 = sext i14 %sub_ln776_5

]]></Node>
<StgValue><ssdm name="sext_ln776_5"/></StgValue>
</operation>

<operation id="1100" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1519 %store_ln776 = store i32 %sext_ln776_5, i10 %r_addr_41

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="1101" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1520 %sub_ln777_5 = sub i14 4096, i14 %zext_ln752_5

]]></Node>
<StgValue><ssdm name="sub_ln777_5"/></StgValue>
</operation>

<operation id="1102" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="14">
<![CDATA[
entry:1521 %sext_ln777_5 = sext i14 %sub_ln777_5

]]></Node>
<StgValue><ssdm name="sext_ln777_5"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1522 %store_ln777 = store i32 %sext_ln777_5, i10 %r_addr_42

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1104" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:132 %or_ln752_5 = or i10 %tmp_s, i10 43

]]></Node>
<StgValue><ssdm name="or_ln752_5"/></StgValue>
</operation>

<operation id="1105" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
entry:133 %zext_ln752_69 = zext i10 %or_ln752_5

]]></Node>
<StgValue><ssdm name="zext_ln752_69"/></StgValue>
</operation>

<operation id="1106" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %r_addr_43 = getelementptr i32 %r, i64 0, i64 %zext_ln752_69

]]></Node>
<StgValue><ssdm name="r_addr_43"/></StgValue>
</operation>

<operation id="1107" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1447 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_86, i32 7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1108" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="1">
<![CDATA[
entry:1448 %zext_ln752_37 = zext i1 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln752_37"/></StgValue>
</operation>

<operation id="1109" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="12">
<![CDATA[
entry:1452 %sk_load_87 = load i12 %sk_addr_87

]]></Node>
<StgValue><ssdm name="sk_load_87"/></StgValue>
</operation>

<operation id="1110" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1453 %shl_ln753_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_87, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_5"/></StgValue>
</operation>

<operation id="1111" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="12">
<![CDATA[
entry:1457 %sk_load_88 = load i12 %sk_addr_88

]]></Node>
<StgValue><ssdm name="sk_load_88"/></StgValue>
</operation>

<operation id="1112" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="4" op_0_bw="8">
<![CDATA[
entry:1458 %trunc_ln755_5 = trunc i8 %sk_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln755_5"/></StgValue>
</operation>

<operation id="1113" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1459 %tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_37

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1114" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1460 %or_ln755_35 = or i9 %tmp_96, i9 %shl_ln753_5

]]></Node>
<StgValue><ssdm name="or_ln755_35"/></StgValue>
</operation>

<operation id="1115" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1461 %or_ln755_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_5, i9 %or_ln755_35

]]></Node>
<StgValue><ssdm name="or_ln755_5"/></StgValue>
</operation>

<operation id="1116" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="14" op_0_bw="13">
<![CDATA[
entry:1462 %zext_ln757_5 = zext i13 %or_ln755_5

]]></Node>
<StgValue><ssdm name="zext_ln757_5"/></StgValue>
</operation>

<operation id="1117" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1465 %add_ln758_5 = add i12 %a_read, i12 72

]]></Node>
<StgValue><ssdm name="add_ln758_5"/></StgValue>
</operation>

<operation id="1118" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="12">
<![CDATA[
entry:1466 %zext_ln758_5 = zext i12 %add_ln758_5

]]></Node>
<StgValue><ssdm name="zext_ln758_5"/></StgValue>
</operation>

<operation id="1119" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1467 %sk_addr_89 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_5

]]></Node>
<StgValue><ssdm name="sk_addr_89"/></StgValue>
</operation>

<operation id="1120" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="12">
<![CDATA[
entry:1468 %sk_load_89 = load i12 %sk_addr_89

]]></Node>
<StgValue><ssdm name="sk_load_89"/></StgValue>
</operation>

<operation id="1121" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1470 %add_ln759_5 = add i12 %a_read, i12 73

]]></Node>
<StgValue><ssdm name="add_ln759_5"/></StgValue>
</operation>

<operation id="1122" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="12">
<![CDATA[
entry:1471 %zext_ln759_5 = zext i12 %add_ln759_5

]]></Node>
<StgValue><ssdm name="zext_ln759_5"/></StgValue>
</operation>

<operation id="1123" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1472 %sk_addr_90 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_5

]]></Node>
<StgValue><ssdm name="sk_addr_90"/></StgValue>
</operation>

<operation id="1124" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="12">
<![CDATA[
entry:1473 %sk_load_90 = load i12 %sk_addr_90

]]></Node>
<StgValue><ssdm name="sk_load_90"/></StgValue>
</operation>

<operation id="1125" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1523 %sub_ln778_5 = sub i14 4096, i14 %zext_ln757_5

]]></Node>
<StgValue><ssdm name="sub_ln778_5"/></StgValue>
</operation>

<operation id="1126" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="14">
<![CDATA[
entry:1524 %sext_ln778_5 = sext i14 %sub_ln778_5

]]></Node>
<StgValue><ssdm name="sext_ln778_5"/></StgValue>
</operation>

<operation id="1127" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1525 %store_ln778 = store i32 %sext_ln778_5, i10 %r_addr_43

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:135 %or_ln757_5 = or i10 %tmp_s, i10 44

]]></Node>
<StgValue><ssdm name="or_ln757_5"/></StgValue>
</operation>

<operation id="1129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
entry:136 %zext_ln757_69 = zext i10 %or_ln757_5

]]></Node>
<StgValue><ssdm name="zext_ln757_69"/></StgValue>
</operation>

<operation id="1130" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %r_addr_44 = getelementptr i32 %r, i64 0, i64 %zext_ln757_69

]]></Node>
<StgValue><ssdm name="r_addr_44"/></StgValue>
</operation>

<operation id="1131" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1463 %lshr_ln757_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_88, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_5"/></StgValue>
</operation>

<operation id="1132" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="4">
<![CDATA[
entry:1464 %zext_ln757_37 = zext i4 %lshr_ln757_5

]]></Node>
<StgValue><ssdm name="zext_ln757_37"/></StgValue>
</operation>

<operation id="1133" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="12">
<![CDATA[
entry:1468 %sk_load_89 = load i12 %sk_addr_89

]]></Node>
<StgValue><ssdm name="sk_load_89"/></StgValue>
</operation>

<operation id="1134" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="8">
<![CDATA[
entry:1469 %trunc_ln758_5 = trunc i8 %sk_load_89

]]></Node>
<StgValue><ssdm name="trunc_ln758_5"/></StgValue>
</operation>

<operation id="1135" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="12">
<![CDATA[
entry:1473 %sk_load_90 = load i12 %sk_addr_90

]]></Node>
<StgValue><ssdm name="sk_load_90"/></StgValue>
</operation>

<operation id="1136" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="8">
<![CDATA[
entry:1474 %trunc_ln760_5 = trunc i8 %sk_load_90

]]></Node>
<StgValue><ssdm name="trunc_ln760_5"/></StgValue>
</operation>

<operation id="1137" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1475 %tmp_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_37

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1138" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1476 %tmp_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1139" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1477 %or_ln760_35 = or i9 %tmp_98, i9 %tmp_97

]]></Node>
<StgValue><ssdm name="or_ln760_35"/></StgValue>
</operation>

<operation id="1140" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1478 %tmp_99 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_89, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1141" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1479 %or_ln760_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_5, i3 %tmp_99, i9 %or_ln760_35

]]></Node>
<StgValue><ssdm name="or_ln760_5"/></StgValue>
</operation>

<operation id="1142" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="13">
<![CDATA[
entry:1480 %zext_ln762_5 = zext i13 %or_ln760_5

]]></Node>
<StgValue><ssdm name="zext_ln762_5"/></StgValue>
</operation>

<operation id="1143" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1481 %lshr_ln762_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_90, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_5"/></StgValue>
</operation>

<operation id="1144" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1482 %add_ln763_5 = add i12 %a_read, i12 74

]]></Node>
<StgValue><ssdm name="add_ln763_5"/></StgValue>
</operation>

<operation id="1145" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="12">
<![CDATA[
entry:1483 %zext_ln763_5 = zext i12 %add_ln763_5

]]></Node>
<StgValue><ssdm name="zext_ln763_5"/></StgValue>
</operation>

<operation id="1146" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1484 %sk_addr_91 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_5

]]></Node>
<StgValue><ssdm name="sk_addr_91"/></StgValue>
</operation>

<operation id="1147" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="12">
<![CDATA[
entry:1485 %sk_load_91 = load i12 %sk_addr_91

]]></Node>
<StgValue><ssdm name="sk_load_91"/></StgValue>
</operation>

<operation id="1148" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1491 %add_ln767_5 = add i12 %a_read, i12 75

]]></Node>
<StgValue><ssdm name="add_ln767_5"/></StgValue>
</operation>

<operation id="1149" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="12">
<![CDATA[
entry:1492 %zext_ln767_5 = zext i12 %add_ln767_5

]]></Node>
<StgValue><ssdm name="zext_ln767_5"/></StgValue>
</operation>

<operation id="1150" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1493 %sk_addr_92 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_5

]]></Node>
<StgValue><ssdm name="sk_addr_92"/></StgValue>
</operation>

<operation id="1151" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="12">
<![CDATA[
entry:1494 %sk_load_92 = load i12 %sk_addr_92

]]></Node>
<StgValue><ssdm name="sk_load_92"/></StgValue>
</operation>

<operation id="1152" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1526 %sub_ln779_5 = sub i14 4096, i14 %zext_ln762_5

]]></Node>
<StgValue><ssdm name="sub_ln779_5"/></StgValue>
</operation>

<operation id="1153" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="14">
<![CDATA[
entry:1527 %sext_ln779_5 = sext i14 %sub_ln779_5

]]></Node>
<StgValue><ssdm name="sext_ln779_5"/></StgValue>
</operation>

<operation id="1154" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1528 %store_ln779 = store i32 %sext_ln779_5, i10 %r_addr_44

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1155" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:138 %or_ln762_5 = or i10 %tmp_s, i10 45

]]></Node>
<StgValue><ssdm name="or_ln762_5"/></StgValue>
</operation>

<operation id="1156" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
entry:139 %zext_ln762_37 = zext i10 %or_ln762_5

]]></Node>
<StgValue><ssdm name="zext_ln762_37"/></StgValue>
</operation>

<operation id="1157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %r_addr_45 = getelementptr i32 %r, i64 0, i64 %zext_ln762_37

]]></Node>
<StgValue><ssdm name="r_addr_45"/></StgValue>
</operation>

<operation id="1158" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="12">
<![CDATA[
entry:1485 %sk_load_91 = load i12 %sk_addr_91

]]></Node>
<StgValue><ssdm name="sk_load_91"/></StgValue>
</operation>

<operation id="1159" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="8">
<![CDATA[
entry:1486 %trunc_ln764_5 = trunc i8 %sk_load_91

]]></Node>
<StgValue><ssdm name="trunc_ln764_5"/></StgValue>
</operation>

<operation id="1160" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1487 %or_ln764_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_5, i7 %lshr_ln762_5

]]></Node>
<StgValue><ssdm name="or_ln764_5"/></StgValue>
</operation>

<operation id="1161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="14" op_0_bw="13">
<![CDATA[
entry:1488 %zext_ln766_5 = zext i13 %or_ln764_5

]]></Node>
<StgValue><ssdm name="zext_ln766_5"/></StgValue>
</operation>

<operation id="1162" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="12">
<![CDATA[
entry:1494 %sk_load_92 = load i12 %sk_addr_92

]]></Node>
<StgValue><ssdm name="sk_load_92"/></StgValue>
</operation>

<operation id="1163" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1496 %add_ln768_5 = add i12 %a_read, i12 76

]]></Node>
<StgValue><ssdm name="add_ln768_5"/></StgValue>
</operation>

<operation id="1164" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="12">
<![CDATA[
entry:1497 %zext_ln768_5 = zext i12 %add_ln768_5

]]></Node>
<StgValue><ssdm name="zext_ln768_5"/></StgValue>
</operation>

<operation id="1165" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1498 %sk_addr_93 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_5

]]></Node>
<StgValue><ssdm name="sk_addr_93"/></StgValue>
</operation>

<operation id="1166" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="12">
<![CDATA[
entry:1499 %sk_load_93 = load i12 %sk_addr_93

]]></Node>
<StgValue><ssdm name="sk_load_93"/></StgValue>
</operation>

<operation id="1167" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1508 %add_ln772_5 = add i12 %a_read, i12 77

]]></Node>
<StgValue><ssdm name="add_ln772_5"/></StgValue>
</operation>

<operation id="1168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="12">
<![CDATA[
entry:1509 %zext_ln772_5 = zext i12 %add_ln772_5

]]></Node>
<StgValue><ssdm name="zext_ln772_5"/></StgValue>
</operation>

<operation id="1169" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1510 %sk_addr_94 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_5

]]></Node>
<StgValue><ssdm name="sk_addr_94"/></StgValue>
</operation>

<operation id="1170" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="12">
<![CDATA[
entry:1511 %sk_load_94 = load i12 %sk_addr_94

]]></Node>
<StgValue><ssdm name="sk_load_94"/></StgValue>
</operation>

<operation id="1171" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1529 %sub_ln780_5 = sub i14 4096, i14 %zext_ln766_5

]]></Node>
<StgValue><ssdm name="sub_ln780_5"/></StgValue>
</operation>

<operation id="1172" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="14">
<![CDATA[
entry:1530 %sext_ln780_5 = sext i14 %sub_ln780_5

]]></Node>
<StgValue><ssdm name="sext_ln780_5"/></StgValue>
</operation>

<operation id="1173" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1531 %store_ln780 = store i32 %sext_ln780_5, i10 %r_addr_45

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:141 %or_ln766_5 = or i10 %tmp_s, i10 46

]]></Node>
<StgValue><ssdm name="or_ln766_5"/></StgValue>
</operation>

<operation id="1175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
entry:142 %zext_ln766_69 = zext i10 %or_ln766_5

]]></Node>
<StgValue><ssdm name="zext_ln766_69"/></StgValue>
</operation>

<operation id="1176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %r_addr_46 = getelementptr i32 %r, i64 0, i64 %zext_ln766_69

]]></Node>
<StgValue><ssdm name="r_addr_46"/></StgValue>
</operation>

<operation id="1177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:144 %or_ln771_5 = or i10 %tmp_s, i10 47

]]></Node>
<StgValue><ssdm name="or_ln771_5"/></StgValue>
</operation>

<operation id="1178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="10">
<![CDATA[
entry:145 %zext_ln771_37 = zext i10 %or_ln771_5

]]></Node>
<StgValue><ssdm name="zext_ln771_37"/></StgValue>
</operation>

<operation id="1179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %r_addr_47 = getelementptr i32 %r, i64 0, i64 %zext_ln771_37

]]></Node>
<StgValue><ssdm name="r_addr_47"/></StgValue>
</operation>

<operation id="1180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1489 %lshr_ln766_5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_91, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_5"/></StgValue>
</operation>

<operation id="1181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="2">
<![CDATA[
entry:1490 %zext_ln766_37 = zext i2 %lshr_ln766_5

]]></Node>
<StgValue><ssdm name="zext_ln766_37"/></StgValue>
</operation>

<operation id="1182" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="7" op_0_bw="8">
<![CDATA[
entry:1495 %trunc_ln767_5 = trunc i8 %sk_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln767_5"/></StgValue>
</operation>

<operation id="1183" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="12">
<![CDATA[
entry:1499 %sk_load_93 = load i12 %sk_addr_93

]]></Node>
<StgValue><ssdm name="sk_load_93"/></StgValue>
</operation>

<operation id="1184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="3" op_0_bw="8">
<![CDATA[
entry:1500 %trunc_ln769_5 = trunc i8 %sk_load_93

]]></Node>
<StgValue><ssdm name="trunc_ln769_5"/></StgValue>
</operation>

<operation id="1185" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1501 %tmp_100 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_37

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1186" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1502 %tmp_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1187" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1503 %or_ln769_35 = or i9 %tmp_101, i9 %tmp_100

]]></Node>
<StgValue><ssdm name="or_ln769_35"/></StgValue>
</operation>

<operation id="1188" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1504 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_92, i32 7

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1189" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1505 %or_ln769_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_5, i1 %tmp_102, i9 %or_ln769_35

]]></Node>
<StgValue><ssdm name="or_ln769_5"/></StgValue>
</operation>

<operation id="1190" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="14" op_0_bw="13">
<![CDATA[
entry:1506 %zext_ln771_5 = zext i13 %or_ln769_5

]]></Node>
<StgValue><ssdm name="zext_ln771_5"/></StgValue>
</operation>

<operation id="1191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1507 %lshr_ln771_5 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_93, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_5"/></StgValue>
</operation>

<operation id="1192" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="12">
<![CDATA[
entry:1511 %sk_load_94 = load i12 %sk_addr_94

]]></Node>
<StgValue><ssdm name="sk_load_94"/></StgValue>
</operation>

<operation id="1193" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1512 %or_ln772_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_94, i5 %lshr_ln771_5

]]></Node>
<StgValue><ssdm name="or_ln772_5"/></StgValue>
</operation>

<operation id="1194" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="14" op_0_bw="13">
<![CDATA[
entry:1513 %zext_ln775_5 = zext i13 %or_ln772_5

]]></Node>
<StgValue><ssdm name="zext_ln775_5"/></StgValue>
</operation>

<operation id="1195" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1532 %sub_ln781_5 = sub i14 4096, i14 %zext_ln771_5

]]></Node>
<StgValue><ssdm name="sub_ln781_5"/></StgValue>
</operation>

<operation id="1196" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="14">
<![CDATA[
entry:1533 %sext_ln781_5 = sext i14 %sub_ln781_5

]]></Node>
<StgValue><ssdm name="sext_ln781_5"/></StgValue>
</operation>

<operation id="1197" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1534 %store_ln781 = store i32 %sext_ln781_5, i10 %r_addr_46

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1198" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1535 %sub_ln782_5 = sub i14 4096, i14 %zext_ln775_5

]]></Node>
<StgValue><ssdm name="sub_ln782_5"/></StgValue>
</operation>

<operation id="1199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="14">
<![CDATA[
entry:1536 %sext_ln782_5 = sext i14 %sub_ln782_5

]]></Node>
<StgValue><ssdm name="sext_ln782_5"/></StgValue>
</operation>

<operation id="1200" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1537 %store_ln782 = store i32 %sext_ln782_5, i10 %r_addr_47

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1201" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1538 %add_ln739_5 = add i12 %a_read, i12 78

]]></Node>
<StgValue><ssdm name="add_ln739_5"/></StgValue>
</operation>

<operation id="1202" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="12">
<![CDATA[
entry:1539 %zext_ln739_5 = zext i12 %add_ln739_5

]]></Node>
<StgValue><ssdm name="zext_ln739_5"/></StgValue>
</operation>

<operation id="1203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1540 %sk_addr_95 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_5

]]></Node>
<StgValue><ssdm name="sk_addr_95"/></StgValue>
</operation>

<operation id="1204" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="12">
<![CDATA[
entry:1541 %sk_load_95 = load i12 %sk_addr_95

]]></Node>
<StgValue><ssdm name="sk_load_95"/></StgValue>
</operation>

<operation id="1205" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1542 %add_ln740_6 = add i12 %a_read, i12 79

]]></Node>
<StgValue><ssdm name="add_ln740_6"/></StgValue>
</operation>

<operation id="1206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="12">
<![CDATA[
entry:1543 %zext_ln740_6 = zext i12 %add_ln740_6

]]></Node>
<StgValue><ssdm name="zext_ln740_6"/></StgValue>
</operation>

<operation id="1207" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1544 %sk_addr_96 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_6

]]></Node>
<StgValue><ssdm name="sk_addr_96"/></StgValue>
</operation>

<operation id="1208" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="12">
<![CDATA[
entry:1545 %sk_load_96 = load i12 %sk_addr_96

]]></Node>
<StgValue><ssdm name="sk_load_96"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:147 %or_ln739_5 = or i10 %tmp_s, i10 48

]]></Node>
<StgValue><ssdm name="or_ln739_5"/></StgValue>
</operation>

<operation id="1210" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="10">
<![CDATA[
entry:148 %zext_ln739_37 = zext i10 %or_ln739_5

]]></Node>
<StgValue><ssdm name="zext_ln739_37"/></StgValue>
</operation>

<operation id="1211" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %r_addr_48 = getelementptr i32 %r, i64 0, i64 %zext_ln739_37

]]></Node>
<StgValue><ssdm name="r_addr_48"/></StgValue>
</operation>

<operation id="1212" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="12">
<![CDATA[
entry:1541 %sk_load_95 = load i12 %sk_addr_95

]]></Node>
<StgValue><ssdm name="sk_load_95"/></StgValue>
</operation>

<operation id="1213" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="12">
<![CDATA[
entry:1545 %sk_load_96 = load i12 %sk_addr_96

]]></Node>
<StgValue><ssdm name="sk_load_96"/></StgValue>
</operation>

<operation id="1214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="8">
<![CDATA[
entry:1546 %trunc_ln741_6 = trunc i8 %sk_load_96

]]></Node>
<StgValue><ssdm name="trunc_ln741_6"/></StgValue>
</operation>

<operation id="1215" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1547 %tmp_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_6, i8 %sk_load_95

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="14" op_0_bw="13">
<![CDATA[
entry:1548 %zext_ln743_6 = zext i13 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln743_6"/></StgValue>
</operation>

<operation id="1217" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1551 %add_ln744_6 = add i12 %a_read, i12 80

]]></Node>
<StgValue><ssdm name="add_ln744_6"/></StgValue>
</operation>

<operation id="1218" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="12">
<![CDATA[
entry:1552 %zext_ln744_6 = zext i12 %add_ln744_6

]]></Node>
<StgValue><ssdm name="zext_ln744_6"/></StgValue>
</operation>

<operation id="1219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1553 %sk_addr_97 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_6

]]></Node>
<StgValue><ssdm name="sk_addr_97"/></StgValue>
</operation>

<operation id="1220" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="12">
<![CDATA[
entry:1554 %sk_load_97 = load i12 %sk_addr_97

]]></Node>
<StgValue><ssdm name="sk_load_97"/></StgValue>
</operation>

<operation id="1221" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1556 %add_ln745_6 = add i12 %a_read, i12 81

]]></Node>
<StgValue><ssdm name="add_ln745_6"/></StgValue>
</operation>

<operation id="1222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="12">
<![CDATA[
entry:1557 %zext_ln745_6 = zext i12 %add_ln745_6

]]></Node>
<StgValue><ssdm name="zext_ln745_6"/></StgValue>
</operation>

<operation id="1223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1558 %sk_addr_98 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_6

]]></Node>
<StgValue><ssdm name="sk_addr_98"/></StgValue>
</operation>

<operation id="1224" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="12">
<![CDATA[
entry:1559 %sk_load_98 = load i12 %sk_addr_98

]]></Node>
<StgValue><ssdm name="sk_load_98"/></StgValue>
</operation>

<operation id="1225" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1642 %sub_ln775_6 = sub i14 4096, i14 %zext_ln743_6

]]></Node>
<StgValue><ssdm name="sub_ln775_6"/></StgValue>
</operation>

<operation id="1226" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="14">
<![CDATA[
entry:1643 %sext_ln775_6 = sext i14 %sub_ln775_6

]]></Node>
<StgValue><ssdm name="sext_ln775_6"/></StgValue>
</operation>

<operation id="1227" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1644 %store_ln775 = store i32 %sext_ln775_6, i10 %r_addr_48

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1228" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:150 %or_ln743_6 = or i10 %tmp_s, i10 49

]]></Node>
<StgValue><ssdm name="or_ln743_6"/></StgValue>
</operation>

<operation id="1229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="10">
<![CDATA[
entry:151 %zext_ln743_70 = zext i10 %or_ln743_6

]]></Node>
<StgValue><ssdm name="zext_ln743_70"/></StgValue>
</operation>

<operation id="1230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %r_addr_49 = getelementptr i32 %r, i64 0, i64 %zext_ln743_70

]]></Node>
<StgValue><ssdm name="r_addr_49"/></StgValue>
</operation>

<operation id="1231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1549 %lshr_ln743_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_96, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_6"/></StgValue>
</operation>

<operation id="1232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="3">
<![CDATA[
entry:1550 %zext_ln743_38 = zext i3 %lshr_ln743_6

]]></Node>
<StgValue><ssdm name="zext_ln743_38"/></StgValue>
</operation>

<operation id="1233" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="12">
<![CDATA[
entry:1554 %sk_load_97 = load i12 %sk_addr_97

]]></Node>
<StgValue><ssdm name="sk_load_97"/></StgValue>
</operation>

<operation id="1234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="8">
<![CDATA[
entry:1555 %trunc_ln744_6 = trunc i8 %sk_load_97

]]></Node>
<StgValue><ssdm name="trunc_ln744_6"/></StgValue>
</operation>

<operation id="1235" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="12">
<![CDATA[
entry:1559 %sk_load_98 = load i12 %sk_addr_98

]]></Node>
<StgValue><ssdm name="sk_load_98"/></StgValue>
</operation>

<operation id="1236" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="2" op_0_bw="8">
<![CDATA[
entry:1560 %trunc_ln746_6 = trunc i8 %sk_load_98

]]></Node>
<StgValue><ssdm name="trunc_ln746_6"/></StgValue>
</operation>

<operation id="1237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1561 %tmp_103 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_38

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1238" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1562 %tmp_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1239" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1563 %or_ln746_36 = or i9 %tmp_104, i9 %tmp_103

]]></Node>
<StgValue><ssdm name="or_ln746_36"/></StgValue>
</operation>

<operation id="1240" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1564 %tmp_105 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_97, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1565 %or_ln746_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_6, i2 %tmp_105, i9 %or_ln746_36

]]></Node>
<StgValue><ssdm name="or_ln746_6"/></StgValue>
</operation>

<operation id="1242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="14" op_0_bw="13">
<![CDATA[
entry:1566 %zext_ln748_6 = zext i13 %or_ln746_6

]]></Node>
<StgValue><ssdm name="zext_ln748_6"/></StgValue>
</operation>

<operation id="1243" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1567 %lshr_ln748_6 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_98, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_6"/></StgValue>
</operation>

<operation id="1244" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1568 %add_ln749_6 = add i12 %a_read, i12 82

]]></Node>
<StgValue><ssdm name="add_ln749_6"/></StgValue>
</operation>

<operation id="1245" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="12">
<![CDATA[
entry:1569 %zext_ln749_6 = zext i12 %add_ln749_6

]]></Node>
<StgValue><ssdm name="zext_ln749_6"/></StgValue>
</operation>

<operation id="1246" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1570 %sk_addr_99 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_6

]]></Node>
<StgValue><ssdm name="sk_addr_99"/></StgValue>
</operation>

<operation id="1247" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="12">
<![CDATA[
entry:1571 %sk_load_99 = load i12 %sk_addr_99

]]></Node>
<StgValue><ssdm name="sk_load_99"/></StgValue>
</operation>

<operation id="1248" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1577 %add_ln753_6 = add i12 %a_read, i12 83

]]></Node>
<StgValue><ssdm name="add_ln753_6"/></StgValue>
</operation>

<operation id="1249" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="12">
<![CDATA[
entry:1578 %zext_ln753_6 = zext i12 %add_ln753_6

]]></Node>
<StgValue><ssdm name="zext_ln753_6"/></StgValue>
</operation>

<operation id="1250" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1579 %sk_addr_100 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_6

]]></Node>
<StgValue><ssdm name="sk_addr_100"/></StgValue>
</operation>

<operation id="1251" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="12">
<![CDATA[
entry:1580 %sk_load_100 = load i12 %sk_addr_100

]]></Node>
<StgValue><ssdm name="sk_load_100"/></StgValue>
</operation>

<operation id="1252" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1645 %sub_ln776_6 = sub i14 4096, i14 %zext_ln748_6

]]></Node>
<StgValue><ssdm name="sub_ln776_6"/></StgValue>
</operation>

<operation id="1253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="14">
<![CDATA[
entry:1646 %sext_ln776_6 = sext i14 %sub_ln776_6

]]></Node>
<StgValue><ssdm name="sext_ln776_6"/></StgValue>
</operation>

<operation id="1254" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1647 %store_ln776 = store i32 %sext_ln776_6, i10 %r_addr_49

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1255" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:153 %or_ln748_6 = or i10 %tmp_s, i10 50

]]></Node>
<StgValue><ssdm name="or_ln748_6"/></StgValue>
</operation>

<operation id="1256" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
entry:154 %zext_ln748_38 = zext i10 %or_ln748_6

]]></Node>
<StgValue><ssdm name="zext_ln748_38"/></StgValue>
</operation>

<operation id="1257" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %r_addr_50 = getelementptr i32 %r, i64 0, i64 %zext_ln748_38

]]></Node>
<StgValue><ssdm name="r_addr_50"/></StgValue>
</operation>

<operation id="1258" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="12">
<![CDATA[
entry:1571 %sk_load_99 = load i12 %sk_addr_99

]]></Node>
<StgValue><ssdm name="sk_load_99"/></StgValue>
</operation>

<operation id="1259" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="7" op_0_bw="8">
<![CDATA[
entry:1572 %trunc_ln750_6 = trunc i8 %sk_load_99

]]></Node>
<StgValue><ssdm name="trunc_ln750_6"/></StgValue>
</operation>

<operation id="1260" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1573 %or_ln750_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_6, i6 %lshr_ln748_6

]]></Node>
<StgValue><ssdm name="or_ln750_6"/></StgValue>
</operation>

<operation id="1261" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="14" op_0_bw="13">
<![CDATA[
entry:1574 %zext_ln752_6 = zext i13 %or_ln750_6

]]></Node>
<StgValue><ssdm name="zext_ln752_6"/></StgValue>
</operation>

<operation id="1262" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="12">
<![CDATA[
entry:1580 %sk_load_100 = load i12 %sk_addr_100

]]></Node>
<StgValue><ssdm name="sk_load_100"/></StgValue>
</operation>

<operation id="1263" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1582 %add_ln754_6 = add i12 %a_read, i12 84

]]></Node>
<StgValue><ssdm name="add_ln754_6"/></StgValue>
</operation>

<operation id="1264" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="12">
<![CDATA[
entry:1583 %zext_ln754_6 = zext i12 %add_ln754_6

]]></Node>
<StgValue><ssdm name="zext_ln754_6"/></StgValue>
</operation>

<operation id="1265" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1584 %sk_addr_101 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_6

]]></Node>
<StgValue><ssdm name="sk_addr_101"/></StgValue>
</operation>

<operation id="1266" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="12">
<![CDATA[
entry:1585 %sk_load_101 = load i12 %sk_addr_101

]]></Node>
<StgValue><ssdm name="sk_load_101"/></StgValue>
</operation>

<operation id="1267" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1593 %add_ln758_6 = add i12 %a_read, i12 85

]]></Node>
<StgValue><ssdm name="add_ln758_6"/></StgValue>
</operation>

<operation id="1268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="12">
<![CDATA[
entry:1594 %zext_ln758_6 = zext i12 %add_ln758_6

]]></Node>
<StgValue><ssdm name="zext_ln758_6"/></StgValue>
</operation>

<operation id="1269" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1595 %sk_addr_102 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_6

]]></Node>
<StgValue><ssdm name="sk_addr_102"/></StgValue>
</operation>

<operation id="1270" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="12">
<![CDATA[
entry:1596 %sk_load_102 = load i12 %sk_addr_102

]]></Node>
<StgValue><ssdm name="sk_load_102"/></StgValue>
</operation>

<operation id="1271" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1648 %sub_ln777_6 = sub i14 4096, i14 %zext_ln752_6

]]></Node>
<StgValue><ssdm name="sub_ln777_6"/></StgValue>
</operation>

<operation id="1272" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="14">
<![CDATA[
entry:1649 %sext_ln777_6 = sext i14 %sub_ln777_6

]]></Node>
<StgValue><ssdm name="sext_ln777_6"/></StgValue>
</operation>

<operation id="1273" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1650 %store_ln777 = store i32 %sext_ln777_6, i10 %r_addr_50

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:156 %or_ln752_6 = or i10 %tmp_s, i10 51

]]></Node>
<StgValue><ssdm name="or_ln752_6"/></StgValue>
</operation>

<operation id="1275" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
entry:157 %zext_ln752_70 = zext i10 %or_ln752_6

]]></Node>
<StgValue><ssdm name="zext_ln752_70"/></StgValue>
</operation>

<operation id="1276" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %r_addr_51 = getelementptr i32 %r, i64 0, i64 %zext_ln752_70

]]></Node>
<StgValue><ssdm name="r_addr_51"/></StgValue>
</operation>

<operation id="1277" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1575 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_99, i32 7

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1278" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="1">
<![CDATA[
entry:1576 %zext_ln752_38 = zext i1 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln752_38"/></StgValue>
</operation>

<operation id="1279" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1581 %shl_ln753_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_100, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_6"/></StgValue>
</operation>

<operation id="1280" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="12">
<![CDATA[
entry:1585 %sk_load_101 = load i12 %sk_addr_101

]]></Node>
<StgValue><ssdm name="sk_load_101"/></StgValue>
</operation>

<operation id="1281" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="4" op_0_bw="8">
<![CDATA[
entry:1586 %trunc_ln755_6 = trunc i8 %sk_load_101

]]></Node>
<StgValue><ssdm name="trunc_ln755_6"/></StgValue>
</operation>

<operation id="1282" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1587 %tmp_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_38

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1283" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1588 %or_ln755_36 = or i9 %tmp_107, i9 %shl_ln753_6

]]></Node>
<StgValue><ssdm name="or_ln755_36"/></StgValue>
</operation>

<operation id="1284" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1589 %or_ln755_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_6, i9 %or_ln755_36

]]></Node>
<StgValue><ssdm name="or_ln755_6"/></StgValue>
</operation>

<operation id="1285" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="14" op_0_bw="13">
<![CDATA[
entry:1590 %zext_ln757_6 = zext i13 %or_ln755_6

]]></Node>
<StgValue><ssdm name="zext_ln757_6"/></StgValue>
</operation>

<operation id="1286" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="12">
<![CDATA[
entry:1596 %sk_load_102 = load i12 %sk_addr_102

]]></Node>
<StgValue><ssdm name="sk_load_102"/></StgValue>
</operation>

<operation id="1287" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1598 %add_ln759_6 = add i12 %a_read, i12 86

]]></Node>
<StgValue><ssdm name="add_ln759_6"/></StgValue>
</operation>

<operation id="1288" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="12">
<![CDATA[
entry:1599 %zext_ln759_6 = zext i12 %add_ln759_6

]]></Node>
<StgValue><ssdm name="zext_ln759_6"/></StgValue>
</operation>

<operation id="1289" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1600 %sk_addr_103 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_6

]]></Node>
<StgValue><ssdm name="sk_addr_103"/></StgValue>
</operation>

<operation id="1290" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="12">
<![CDATA[
entry:1601 %sk_load_103 = load i12 %sk_addr_103

]]></Node>
<StgValue><ssdm name="sk_load_103"/></StgValue>
</operation>

<operation id="1291" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1610 %add_ln763_6 = add i12 %a_read, i12 87

]]></Node>
<StgValue><ssdm name="add_ln763_6"/></StgValue>
</operation>

<operation id="1292" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="12">
<![CDATA[
entry:1611 %zext_ln763_6 = zext i12 %add_ln763_6

]]></Node>
<StgValue><ssdm name="zext_ln763_6"/></StgValue>
</operation>

<operation id="1293" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1612 %sk_addr_104 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_6

]]></Node>
<StgValue><ssdm name="sk_addr_104"/></StgValue>
</operation>

<operation id="1294" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="12">
<![CDATA[
entry:1613 %sk_load_104 = load i12 %sk_addr_104

]]></Node>
<StgValue><ssdm name="sk_load_104"/></StgValue>
</operation>

<operation id="1295" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1651 %sub_ln778_6 = sub i14 4096, i14 %zext_ln757_6

]]></Node>
<StgValue><ssdm name="sub_ln778_6"/></StgValue>
</operation>

<operation id="1296" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="14">
<![CDATA[
entry:1652 %sext_ln778_6 = sext i14 %sub_ln778_6

]]></Node>
<StgValue><ssdm name="sext_ln778_6"/></StgValue>
</operation>

<operation id="1297" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1653 %store_ln778 = store i32 %sext_ln778_6, i10 %r_addr_51

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:159 %or_ln757_6 = or i10 %tmp_s, i10 52

]]></Node>
<StgValue><ssdm name="or_ln757_6"/></StgValue>
</operation>

<operation id="1299" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
entry:160 %zext_ln757_70 = zext i10 %or_ln757_6

]]></Node>
<StgValue><ssdm name="zext_ln757_70"/></StgValue>
</operation>

<operation id="1300" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %r_addr_52 = getelementptr i32 %r, i64 0, i64 %zext_ln757_70

]]></Node>
<StgValue><ssdm name="r_addr_52"/></StgValue>
</operation>

<operation id="1301" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:162 %or_ln762_6 = or i10 %tmp_s, i10 53

]]></Node>
<StgValue><ssdm name="or_ln762_6"/></StgValue>
</operation>

<operation id="1302" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
entry:163 %zext_ln762_38 = zext i10 %or_ln762_6

]]></Node>
<StgValue><ssdm name="zext_ln762_38"/></StgValue>
</operation>

<operation id="1303" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %r_addr_53 = getelementptr i32 %r, i64 0, i64 %zext_ln762_38

]]></Node>
<StgValue><ssdm name="r_addr_53"/></StgValue>
</operation>

<operation id="1304" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1591 %lshr_ln757_6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_101, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_6"/></StgValue>
</operation>

<operation id="1305" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="4">
<![CDATA[
entry:1592 %zext_ln757_38 = zext i4 %lshr_ln757_6

]]></Node>
<StgValue><ssdm name="zext_ln757_38"/></StgValue>
</operation>

<operation id="1306" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="8">
<![CDATA[
entry:1597 %trunc_ln758_6 = trunc i8 %sk_load_102

]]></Node>
<StgValue><ssdm name="trunc_ln758_6"/></StgValue>
</operation>

<operation id="1307" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="12">
<![CDATA[
entry:1601 %sk_load_103 = load i12 %sk_addr_103

]]></Node>
<StgValue><ssdm name="sk_load_103"/></StgValue>
</operation>

<operation id="1308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="8">
<![CDATA[
entry:1602 %trunc_ln760_6 = trunc i8 %sk_load_103

]]></Node>
<StgValue><ssdm name="trunc_ln760_6"/></StgValue>
</operation>

<operation id="1309" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1603 %tmp_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_38

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1604 %tmp_109 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_6, i4 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1311" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1605 %or_ln760_36 = or i9 %tmp_109, i9 %tmp_108

]]></Node>
<StgValue><ssdm name="or_ln760_36"/></StgValue>
</operation>

<operation id="1312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1606 %tmp_110 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_102, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1313" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1607 %or_ln760_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_6, i3 %tmp_110, i9 %or_ln760_36

]]></Node>
<StgValue><ssdm name="or_ln760_6"/></StgValue>
</operation>

<operation id="1314" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="14" op_0_bw="13">
<![CDATA[
entry:1608 %zext_ln762_6 = zext i13 %or_ln760_6

]]></Node>
<StgValue><ssdm name="zext_ln762_6"/></StgValue>
</operation>

<operation id="1315" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1609 %lshr_ln762_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_103, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_6"/></StgValue>
</operation>

<operation id="1316" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="12">
<![CDATA[
entry:1613 %sk_load_104 = load i12 %sk_addr_104

]]></Node>
<StgValue><ssdm name="sk_load_104"/></StgValue>
</operation>

<operation id="1317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="8">
<![CDATA[
entry:1614 %trunc_ln764_6 = trunc i8 %sk_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln764_6"/></StgValue>
</operation>

<operation id="1318" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1615 %or_ln764_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_6, i7 %lshr_ln762_6

]]></Node>
<StgValue><ssdm name="or_ln764_6"/></StgValue>
</operation>

<operation id="1319" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="13">
<![CDATA[
entry:1616 %zext_ln766_6 = zext i13 %or_ln764_6

]]></Node>
<StgValue><ssdm name="zext_ln766_6"/></StgValue>
</operation>

<operation id="1320" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1619 %add_ln767_6 = add i12 %a_read, i12 88

]]></Node>
<StgValue><ssdm name="add_ln767_6"/></StgValue>
</operation>

<operation id="1321" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="12">
<![CDATA[
entry:1620 %zext_ln767_6 = zext i12 %add_ln767_6

]]></Node>
<StgValue><ssdm name="zext_ln767_6"/></StgValue>
</operation>

<operation id="1322" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1621 %sk_addr_105 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_6

]]></Node>
<StgValue><ssdm name="sk_addr_105"/></StgValue>
</operation>

<operation id="1323" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="12">
<![CDATA[
entry:1622 %sk_load_105 = load i12 %sk_addr_105

]]></Node>
<StgValue><ssdm name="sk_load_105"/></StgValue>
</operation>

<operation id="1324" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1624 %add_ln768_6 = add i12 %a_read, i12 89

]]></Node>
<StgValue><ssdm name="add_ln768_6"/></StgValue>
</operation>

<operation id="1325" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="12">
<![CDATA[
entry:1625 %zext_ln768_6 = zext i12 %add_ln768_6

]]></Node>
<StgValue><ssdm name="zext_ln768_6"/></StgValue>
</operation>

<operation id="1326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1626 %sk_addr_106 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_6

]]></Node>
<StgValue><ssdm name="sk_addr_106"/></StgValue>
</operation>

<operation id="1327" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="12">
<![CDATA[
entry:1627 %sk_load_106 = load i12 %sk_addr_106

]]></Node>
<StgValue><ssdm name="sk_load_106"/></StgValue>
</operation>

<operation id="1328" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1654 %sub_ln779_6 = sub i14 4096, i14 %zext_ln762_6

]]></Node>
<StgValue><ssdm name="sub_ln779_6"/></StgValue>
</operation>

<operation id="1329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="14">
<![CDATA[
entry:1655 %sext_ln779_6 = sext i14 %sub_ln779_6

]]></Node>
<StgValue><ssdm name="sext_ln779_6"/></StgValue>
</operation>

<operation id="1330" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1656 %store_ln779 = store i32 %sext_ln779_6, i10 %r_addr_52

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1331" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1657 %sub_ln780_6 = sub i14 4096, i14 %zext_ln766_6

]]></Node>
<StgValue><ssdm name="sub_ln780_6"/></StgValue>
</operation>

<operation id="1332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="14">
<![CDATA[
entry:1658 %sext_ln780_6 = sext i14 %sub_ln780_6

]]></Node>
<StgValue><ssdm name="sext_ln780_6"/></StgValue>
</operation>

<operation id="1333" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1659 %store_ln780 = store i32 %sext_ln780_6, i10 %r_addr_53

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:165 %or_ln766_6 = or i10 %tmp_s, i10 54

]]></Node>
<StgValue><ssdm name="or_ln766_6"/></StgValue>
</operation>

<operation id="1335" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
entry:166 %zext_ln766_70 = zext i10 %or_ln766_6

]]></Node>
<StgValue><ssdm name="zext_ln766_70"/></StgValue>
</operation>

<operation id="1336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %r_addr_54 = getelementptr i32 %r, i64 0, i64 %zext_ln766_70

]]></Node>
<StgValue><ssdm name="r_addr_54"/></StgValue>
</operation>

<operation id="1337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1617 %lshr_ln766_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_104, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_6"/></StgValue>
</operation>

<operation id="1338" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="2">
<![CDATA[
entry:1618 %zext_ln766_38 = zext i2 %lshr_ln766_6

]]></Node>
<StgValue><ssdm name="zext_ln766_38"/></StgValue>
</operation>

<operation id="1339" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="12">
<![CDATA[
entry:1622 %sk_load_105 = load i12 %sk_addr_105

]]></Node>
<StgValue><ssdm name="sk_load_105"/></StgValue>
</operation>

<operation id="1340" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="7" op_0_bw="8">
<![CDATA[
entry:1623 %trunc_ln767_6 = trunc i8 %sk_load_105

]]></Node>
<StgValue><ssdm name="trunc_ln767_6"/></StgValue>
</operation>

<operation id="1341" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="12">
<![CDATA[
entry:1627 %sk_load_106 = load i12 %sk_addr_106

]]></Node>
<StgValue><ssdm name="sk_load_106"/></StgValue>
</operation>

<operation id="1342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="3" op_0_bw="8">
<![CDATA[
entry:1628 %trunc_ln769_6 = trunc i8 %sk_load_106

]]></Node>
<StgValue><ssdm name="trunc_ln769_6"/></StgValue>
</operation>

<operation id="1343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1629 %tmp_111 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_38

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1344" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1630 %tmp_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_6, i2 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1345" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1631 %or_ln769_36 = or i9 %tmp_112, i9 %tmp_111

]]></Node>
<StgValue><ssdm name="or_ln769_36"/></StgValue>
</operation>

<operation id="1346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1632 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_105, i32 7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1347" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1633 %or_ln769_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_6, i1 %tmp_113, i9 %or_ln769_36

]]></Node>
<StgValue><ssdm name="or_ln769_6"/></StgValue>
</operation>

<operation id="1348" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="13">
<![CDATA[
entry:1634 %zext_ln771_6 = zext i13 %or_ln769_6

]]></Node>
<StgValue><ssdm name="zext_ln771_6"/></StgValue>
</operation>

<operation id="1349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1635 %lshr_ln771_6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_106, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_6"/></StgValue>
</operation>

<operation id="1350" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1636 %add_ln772_6 = add i12 %a_read, i12 90

]]></Node>
<StgValue><ssdm name="add_ln772_6"/></StgValue>
</operation>

<operation id="1351" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="12">
<![CDATA[
entry:1637 %zext_ln772_6 = zext i12 %add_ln772_6

]]></Node>
<StgValue><ssdm name="zext_ln772_6"/></StgValue>
</operation>

<operation id="1352" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1638 %sk_addr_107 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_6

]]></Node>
<StgValue><ssdm name="sk_addr_107"/></StgValue>
</operation>

<operation id="1353" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="12">
<![CDATA[
entry:1639 %sk_load_107 = load i12 %sk_addr_107

]]></Node>
<StgValue><ssdm name="sk_load_107"/></StgValue>
</operation>

<operation id="1354" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1660 %sub_ln781_6 = sub i14 4096, i14 %zext_ln771_6

]]></Node>
<StgValue><ssdm name="sub_ln781_6"/></StgValue>
</operation>

<operation id="1355" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="14">
<![CDATA[
entry:1661 %sext_ln781_6 = sext i14 %sub_ln781_6

]]></Node>
<StgValue><ssdm name="sext_ln781_6"/></StgValue>
</operation>

<operation id="1356" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1662 %store_ln781 = store i32 %sext_ln781_6, i10 %r_addr_54

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1357" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1666 %add_ln739_6 = add i12 %a_read, i12 91

]]></Node>
<StgValue><ssdm name="add_ln739_6"/></StgValue>
</operation>

<operation id="1358" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="12">
<![CDATA[
entry:1667 %zext_ln739_6 = zext i12 %add_ln739_6

]]></Node>
<StgValue><ssdm name="zext_ln739_6"/></StgValue>
</operation>

<operation id="1359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1668 %sk_addr_108 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_6

]]></Node>
<StgValue><ssdm name="sk_addr_108"/></StgValue>
</operation>

<operation id="1360" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="12">
<![CDATA[
entry:1669 %sk_load_108 = load i12 %sk_addr_108

]]></Node>
<StgValue><ssdm name="sk_load_108"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1361" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:168 %or_ln771_6 = or i10 %tmp_s, i10 55

]]></Node>
<StgValue><ssdm name="or_ln771_6"/></StgValue>
</operation>

<operation id="1362" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
entry:169 %zext_ln771_38 = zext i10 %or_ln771_6

]]></Node>
<StgValue><ssdm name="zext_ln771_38"/></StgValue>
</operation>

<operation id="1363" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %r_addr_55 = getelementptr i32 %r, i64 0, i64 %zext_ln771_38

]]></Node>
<StgValue><ssdm name="r_addr_55"/></StgValue>
</operation>

<operation id="1364" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="12">
<![CDATA[
entry:1639 %sk_load_107 = load i12 %sk_addr_107

]]></Node>
<StgValue><ssdm name="sk_load_107"/></StgValue>
</operation>

<operation id="1365" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1640 %or_ln772_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_107, i5 %lshr_ln771_6

]]></Node>
<StgValue><ssdm name="or_ln772_6"/></StgValue>
</operation>

<operation id="1366" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="14" op_0_bw="13">
<![CDATA[
entry:1641 %zext_ln775_6 = zext i13 %or_ln772_6

]]></Node>
<StgValue><ssdm name="zext_ln775_6"/></StgValue>
</operation>

<operation id="1367" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1663 %sub_ln782_6 = sub i14 4096, i14 %zext_ln775_6

]]></Node>
<StgValue><ssdm name="sub_ln782_6"/></StgValue>
</operation>

<operation id="1368" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="14">
<![CDATA[
entry:1664 %sext_ln782_6 = sext i14 %sub_ln782_6

]]></Node>
<StgValue><ssdm name="sext_ln782_6"/></StgValue>
</operation>

<operation id="1369" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1665 %store_ln782 = store i32 %sext_ln782_6, i10 %r_addr_55

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1370" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="12">
<![CDATA[
entry:1669 %sk_load_108 = load i12 %sk_addr_108

]]></Node>
<StgValue><ssdm name="sk_load_108"/></StgValue>
</operation>

<operation id="1371" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1670 %add_ln740_7 = add i12 %a_read, i12 92

]]></Node>
<StgValue><ssdm name="add_ln740_7"/></StgValue>
</operation>

<operation id="1372" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="12">
<![CDATA[
entry:1671 %zext_ln740_7 = zext i12 %add_ln740_7

]]></Node>
<StgValue><ssdm name="zext_ln740_7"/></StgValue>
</operation>

<operation id="1373" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1672 %sk_addr_109 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_7

]]></Node>
<StgValue><ssdm name="sk_addr_109"/></StgValue>
</operation>

<operation id="1374" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="12">
<![CDATA[
entry:1673 %sk_load_109 = load i12 %sk_addr_109

]]></Node>
<StgValue><ssdm name="sk_load_109"/></StgValue>
</operation>

<operation id="1375" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1679 %add_ln744_7 = add i12 %a_read, i12 93

]]></Node>
<StgValue><ssdm name="add_ln744_7"/></StgValue>
</operation>

<operation id="1376" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="12">
<![CDATA[
entry:1680 %zext_ln744_7 = zext i12 %add_ln744_7

]]></Node>
<StgValue><ssdm name="zext_ln744_7"/></StgValue>
</operation>

<operation id="1377" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1681 %sk_addr_110 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_7

]]></Node>
<StgValue><ssdm name="sk_addr_110"/></StgValue>
</operation>

<operation id="1378" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="12">
<![CDATA[
entry:1682 %sk_load_110 = load i12 %sk_addr_110

]]></Node>
<StgValue><ssdm name="sk_load_110"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1379" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:171 %or_ln739_6 = or i10 %tmp_s, i10 56

]]></Node>
<StgValue><ssdm name="or_ln739_6"/></StgValue>
</operation>

<operation id="1380" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
entry:172 %zext_ln739_38 = zext i10 %or_ln739_6

]]></Node>
<StgValue><ssdm name="zext_ln739_38"/></StgValue>
</operation>

<operation id="1381" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %r_addr_56 = getelementptr i32 %r, i64 0, i64 %zext_ln739_38

]]></Node>
<StgValue><ssdm name="r_addr_56"/></StgValue>
</operation>

<operation id="1382" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="12">
<![CDATA[
entry:1673 %sk_load_109 = load i12 %sk_addr_109

]]></Node>
<StgValue><ssdm name="sk_load_109"/></StgValue>
</operation>

<operation id="1383" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="5" op_0_bw="8">
<![CDATA[
entry:1674 %trunc_ln741_7 = trunc i8 %sk_load_109

]]></Node>
<StgValue><ssdm name="trunc_ln741_7"/></StgValue>
</operation>

<operation id="1384" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1675 %tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_7, i8 %sk_load_108

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1385" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="14" op_0_bw="13">
<![CDATA[
entry:1676 %zext_ln743_7 = zext i13 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln743_7"/></StgValue>
</operation>

<operation id="1386" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="12">
<![CDATA[
entry:1682 %sk_load_110 = load i12 %sk_addr_110

]]></Node>
<StgValue><ssdm name="sk_load_110"/></StgValue>
</operation>

<operation id="1387" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1684 %add_ln745_7 = add i12 %a_read, i12 94

]]></Node>
<StgValue><ssdm name="add_ln745_7"/></StgValue>
</operation>

<operation id="1388" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="12">
<![CDATA[
entry:1685 %zext_ln745_7 = zext i12 %add_ln745_7

]]></Node>
<StgValue><ssdm name="zext_ln745_7"/></StgValue>
</operation>

<operation id="1389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1686 %sk_addr_111 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_7

]]></Node>
<StgValue><ssdm name="sk_addr_111"/></StgValue>
</operation>

<operation id="1390" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="12">
<![CDATA[
entry:1687 %sk_load_111 = load i12 %sk_addr_111

]]></Node>
<StgValue><ssdm name="sk_load_111"/></StgValue>
</operation>

<operation id="1391" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1696 %add_ln749_7 = add i12 %a_read, i12 95

]]></Node>
<StgValue><ssdm name="add_ln749_7"/></StgValue>
</operation>

<operation id="1392" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="12">
<![CDATA[
entry:1697 %zext_ln749_7 = zext i12 %add_ln749_7

]]></Node>
<StgValue><ssdm name="zext_ln749_7"/></StgValue>
</operation>

<operation id="1393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1698 %sk_addr_112 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_7

]]></Node>
<StgValue><ssdm name="sk_addr_112"/></StgValue>
</operation>

<operation id="1394" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="12">
<![CDATA[
entry:1699 %sk_load_112 = load i12 %sk_addr_112

]]></Node>
<StgValue><ssdm name="sk_load_112"/></StgValue>
</operation>

<operation id="1395" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1770 %sub_ln775_7 = sub i14 4096, i14 %zext_ln743_7

]]></Node>
<StgValue><ssdm name="sub_ln775_7"/></StgValue>
</operation>

<operation id="1396" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="14">
<![CDATA[
entry:1771 %sext_ln775_7 = sext i14 %sub_ln775_7

]]></Node>
<StgValue><ssdm name="sext_ln775_7"/></StgValue>
</operation>

<operation id="1397" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1772 %store_ln775 = store i32 %sext_ln775_7, i10 %r_addr_56

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1398" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:174 %or_ln743_7 = or i10 %tmp_s, i10 57

]]></Node>
<StgValue><ssdm name="or_ln743_7"/></StgValue>
</operation>

<operation id="1399" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
entry:175 %zext_ln743_71 = zext i10 %or_ln743_7

]]></Node>
<StgValue><ssdm name="zext_ln743_71"/></StgValue>
</operation>

<operation id="1400" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %r_addr_57 = getelementptr i32 %r, i64 0, i64 %zext_ln743_71

]]></Node>
<StgValue><ssdm name="r_addr_57"/></StgValue>
</operation>

<operation id="1401" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:177 %or_ln748_7 = or i10 %tmp_s, i10 58

]]></Node>
<StgValue><ssdm name="or_ln748_7"/></StgValue>
</operation>

<operation id="1402" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
entry:178 %zext_ln748_39 = zext i10 %or_ln748_7

]]></Node>
<StgValue><ssdm name="zext_ln748_39"/></StgValue>
</operation>

<operation id="1403" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %r_addr_58 = getelementptr i32 %r, i64 0, i64 %zext_ln748_39

]]></Node>
<StgValue><ssdm name="r_addr_58"/></StgValue>
</operation>

<operation id="1404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1677 %lshr_ln743_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_109, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_7"/></StgValue>
</operation>

<operation id="1405" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="3">
<![CDATA[
entry:1678 %zext_ln743_39 = zext i3 %lshr_ln743_7

]]></Node>
<StgValue><ssdm name="zext_ln743_39"/></StgValue>
</operation>

<operation id="1406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="6" op_0_bw="8">
<![CDATA[
entry:1683 %trunc_ln744_7 = trunc i8 %sk_load_110

]]></Node>
<StgValue><ssdm name="trunc_ln744_7"/></StgValue>
</operation>

<operation id="1407" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="12">
<![CDATA[
entry:1687 %sk_load_111 = load i12 %sk_addr_111

]]></Node>
<StgValue><ssdm name="sk_load_111"/></StgValue>
</operation>

<operation id="1408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="2" op_0_bw="8">
<![CDATA[
entry:1688 %trunc_ln746_7 = trunc i8 %sk_load_111

]]></Node>
<StgValue><ssdm name="trunc_ln746_7"/></StgValue>
</operation>

<operation id="1409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1689 %tmp_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_39

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1690 %tmp_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_7, i3 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1411" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1691 %or_ln746_37 = or i9 %tmp_115, i9 %tmp_114

]]></Node>
<StgValue><ssdm name="or_ln746_37"/></StgValue>
</operation>

<operation id="1412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1692 %tmp_116 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_110, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1413" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1693 %or_ln746_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_7, i2 %tmp_116, i9 %or_ln746_37

]]></Node>
<StgValue><ssdm name="or_ln746_7"/></StgValue>
</operation>

<operation id="1414" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="13">
<![CDATA[
entry:1694 %zext_ln748_7 = zext i13 %or_ln746_7

]]></Node>
<StgValue><ssdm name="zext_ln748_7"/></StgValue>
</operation>

<operation id="1415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1695 %lshr_ln748_7 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_111, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_7"/></StgValue>
</operation>

<operation id="1416" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="12">
<![CDATA[
entry:1699 %sk_load_112 = load i12 %sk_addr_112

]]></Node>
<StgValue><ssdm name="sk_load_112"/></StgValue>
</operation>

<operation id="1417" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="7" op_0_bw="8">
<![CDATA[
entry:1700 %trunc_ln750_7 = trunc i8 %sk_load_112

]]></Node>
<StgValue><ssdm name="trunc_ln750_7"/></StgValue>
</operation>

<operation id="1418" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1701 %or_ln750_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_7, i6 %lshr_ln748_7

]]></Node>
<StgValue><ssdm name="or_ln750_7"/></StgValue>
</operation>

<operation id="1419" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="14" op_0_bw="13">
<![CDATA[
entry:1702 %zext_ln752_7 = zext i13 %or_ln750_7

]]></Node>
<StgValue><ssdm name="zext_ln752_7"/></StgValue>
</operation>

<operation id="1420" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1705 %add_ln753_7 = add i12 %a_read, i12 96

]]></Node>
<StgValue><ssdm name="add_ln753_7"/></StgValue>
</operation>

<operation id="1421" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="12">
<![CDATA[
entry:1706 %zext_ln753_7 = zext i12 %add_ln753_7

]]></Node>
<StgValue><ssdm name="zext_ln753_7"/></StgValue>
</operation>

<operation id="1422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1707 %sk_addr_113 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_7

]]></Node>
<StgValue><ssdm name="sk_addr_113"/></StgValue>
</operation>

<operation id="1423" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="12">
<![CDATA[
entry:1708 %sk_load_113 = load i12 %sk_addr_113

]]></Node>
<StgValue><ssdm name="sk_load_113"/></StgValue>
</operation>

<operation id="1424" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1710 %add_ln754_7 = add i12 %a_read, i12 97

]]></Node>
<StgValue><ssdm name="add_ln754_7"/></StgValue>
</operation>

<operation id="1425" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="12">
<![CDATA[
entry:1711 %zext_ln754_7 = zext i12 %add_ln754_7

]]></Node>
<StgValue><ssdm name="zext_ln754_7"/></StgValue>
</operation>

<operation id="1426" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1712 %sk_addr_114 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_7

]]></Node>
<StgValue><ssdm name="sk_addr_114"/></StgValue>
</operation>

<operation id="1427" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="12">
<![CDATA[
entry:1713 %sk_load_114 = load i12 %sk_addr_114

]]></Node>
<StgValue><ssdm name="sk_load_114"/></StgValue>
</operation>

<operation id="1428" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1773 %sub_ln776_7 = sub i14 4096, i14 %zext_ln748_7

]]></Node>
<StgValue><ssdm name="sub_ln776_7"/></StgValue>
</operation>

<operation id="1429" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="14">
<![CDATA[
entry:1774 %sext_ln776_7 = sext i14 %sub_ln776_7

]]></Node>
<StgValue><ssdm name="sext_ln776_7"/></StgValue>
</operation>

<operation id="1430" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1775 %store_ln776 = store i32 %sext_ln776_7, i10 %r_addr_57

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="1431" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1776 %sub_ln777_7 = sub i14 4096, i14 %zext_ln752_7

]]></Node>
<StgValue><ssdm name="sub_ln777_7"/></StgValue>
</operation>

<operation id="1432" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="14">
<![CDATA[
entry:1777 %sext_ln777_7 = sext i14 %sub_ln777_7

]]></Node>
<StgValue><ssdm name="sext_ln777_7"/></StgValue>
</operation>

<operation id="1433" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1778 %store_ln777 = store i32 %sext_ln777_7, i10 %r_addr_58

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1434" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:180 %or_ln752_7 = or i10 %tmp_s, i10 59

]]></Node>
<StgValue><ssdm name="or_ln752_7"/></StgValue>
</operation>

<operation id="1435" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
entry:181 %zext_ln752_71 = zext i10 %or_ln752_7

]]></Node>
<StgValue><ssdm name="zext_ln752_71"/></StgValue>
</operation>

<operation id="1436" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %r_addr_59 = getelementptr i32 %r, i64 0, i64 %zext_ln752_71

]]></Node>
<StgValue><ssdm name="r_addr_59"/></StgValue>
</operation>

<operation id="1437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1703 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_112, i32 7

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1438" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="1">
<![CDATA[
entry:1704 %zext_ln752_39 = zext i1 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln752_39"/></StgValue>
</operation>

<operation id="1439" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="12">
<![CDATA[
entry:1708 %sk_load_113 = load i12 %sk_addr_113

]]></Node>
<StgValue><ssdm name="sk_load_113"/></StgValue>
</operation>

<operation id="1440" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1709 %shl_ln753_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_113, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_7"/></StgValue>
</operation>

<operation id="1441" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="12">
<![CDATA[
entry:1713 %sk_load_114 = load i12 %sk_addr_114

]]></Node>
<StgValue><ssdm name="sk_load_114"/></StgValue>
</operation>

<operation id="1442" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="4" op_0_bw="8">
<![CDATA[
entry:1714 %trunc_ln755_7 = trunc i8 %sk_load_114

]]></Node>
<StgValue><ssdm name="trunc_ln755_7"/></StgValue>
</operation>

<operation id="1443" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1715 %tmp_118 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_39

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1444" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1716 %or_ln755_37 = or i9 %tmp_118, i9 %shl_ln753_7

]]></Node>
<StgValue><ssdm name="or_ln755_37"/></StgValue>
</operation>

<operation id="1445" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1717 %or_ln755_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_7, i9 %or_ln755_37

]]></Node>
<StgValue><ssdm name="or_ln755_7"/></StgValue>
</operation>

<operation id="1446" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="14" op_0_bw="13">
<![CDATA[
entry:1718 %zext_ln757_7 = zext i13 %or_ln755_7

]]></Node>
<StgValue><ssdm name="zext_ln757_7"/></StgValue>
</operation>

<operation id="1447" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1721 %add_ln758_7 = add i12 %a_read, i12 98

]]></Node>
<StgValue><ssdm name="add_ln758_7"/></StgValue>
</operation>

<operation id="1448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="12">
<![CDATA[
entry:1722 %zext_ln758_7 = zext i12 %add_ln758_7

]]></Node>
<StgValue><ssdm name="zext_ln758_7"/></StgValue>
</operation>

<operation id="1449" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1723 %sk_addr_115 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_7

]]></Node>
<StgValue><ssdm name="sk_addr_115"/></StgValue>
</operation>

<operation id="1450" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="12">
<![CDATA[
entry:1724 %sk_load_115 = load i12 %sk_addr_115

]]></Node>
<StgValue><ssdm name="sk_load_115"/></StgValue>
</operation>

<operation id="1451" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1726 %add_ln759_7 = add i12 %a_read, i12 99

]]></Node>
<StgValue><ssdm name="add_ln759_7"/></StgValue>
</operation>

<operation id="1452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="12">
<![CDATA[
entry:1727 %zext_ln759_7 = zext i12 %add_ln759_7

]]></Node>
<StgValue><ssdm name="zext_ln759_7"/></StgValue>
</operation>

<operation id="1453" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1728 %sk_addr_116 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_7

]]></Node>
<StgValue><ssdm name="sk_addr_116"/></StgValue>
</operation>

<operation id="1454" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="12">
<![CDATA[
entry:1729 %sk_load_116 = load i12 %sk_addr_116

]]></Node>
<StgValue><ssdm name="sk_load_116"/></StgValue>
</operation>

<operation id="1455" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1779 %sub_ln778_7 = sub i14 4096, i14 %zext_ln757_7

]]></Node>
<StgValue><ssdm name="sub_ln778_7"/></StgValue>
</operation>

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="14">
<![CDATA[
entry:1780 %sext_ln778_7 = sext i14 %sub_ln778_7

]]></Node>
<StgValue><ssdm name="sext_ln778_7"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1781 %store_ln778 = store i32 %sext_ln778_7, i10 %r_addr_59

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1458" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:183 %or_ln757_7 = or i10 %tmp_s, i10 60

]]></Node>
<StgValue><ssdm name="or_ln757_7"/></StgValue>
</operation>

<operation id="1459" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="10">
<![CDATA[
entry:184 %zext_ln757_71 = zext i10 %or_ln757_7

]]></Node>
<StgValue><ssdm name="zext_ln757_71"/></StgValue>
</operation>

<operation id="1460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %r_addr_60 = getelementptr i32 %r, i64 0, i64 %zext_ln757_71

]]></Node>
<StgValue><ssdm name="r_addr_60"/></StgValue>
</operation>

<operation id="1461" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1719 %lshr_ln757_7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_114, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_7"/></StgValue>
</operation>

<operation id="1462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="4">
<![CDATA[
entry:1720 %zext_ln757_39 = zext i4 %lshr_ln757_7

]]></Node>
<StgValue><ssdm name="zext_ln757_39"/></StgValue>
</operation>

<operation id="1463" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="12">
<![CDATA[
entry:1724 %sk_load_115 = load i12 %sk_addr_115

]]></Node>
<StgValue><ssdm name="sk_load_115"/></StgValue>
</operation>

<operation id="1464" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="5" op_0_bw="8">
<![CDATA[
entry:1725 %trunc_ln758_7 = trunc i8 %sk_load_115

]]></Node>
<StgValue><ssdm name="trunc_ln758_7"/></StgValue>
</operation>

<operation id="1465" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="12">
<![CDATA[
entry:1729 %sk_load_116 = load i12 %sk_addr_116

]]></Node>
<StgValue><ssdm name="sk_load_116"/></StgValue>
</operation>

<operation id="1466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="8">
<![CDATA[
entry:1730 %trunc_ln760_7 = trunc i8 %sk_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln760_7"/></StgValue>
</operation>

<operation id="1467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1731 %tmp_119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_39

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1732 %tmp_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_7, i4 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1469" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1733 %or_ln760_37 = or i9 %tmp_120, i9 %tmp_119

]]></Node>
<StgValue><ssdm name="or_ln760_37"/></StgValue>
</operation>

<operation id="1470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1734 %tmp_121 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_115, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1735 %or_ln760_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_7, i3 %tmp_121, i9 %or_ln760_37

]]></Node>
<StgValue><ssdm name="or_ln760_7"/></StgValue>
</operation>

<operation id="1472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="14" op_0_bw="13">
<![CDATA[
entry:1736 %zext_ln762_7 = zext i13 %or_ln760_7

]]></Node>
<StgValue><ssdm name="zext_ln762_7"/></StgValue>
</operation>

<operation id="1473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1737 %lshr_ln762_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_116, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_7"/></StgValue>
</operation>

<operation id="1474" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1738 %add_ln763_7 = add i12 %a_read, i12 100

]]></Node>
<StgValue><ssdm name="add_ln763_7"/></StgValue>
</operation>

<operation id="1475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="12">
<![CDATA[
entry:1739 %zext_ln763_7 = zext i12 %add_ln763_7

]]></Node>
<StgValue><ssdm name="zext_ln763_7"/></StgValue>
</operation>

<operation id="1476" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1740 %sk_addr_117 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_7

]]></Node>
<StgValue><ssdm name="sk_addr_117"/></StgValue>
</operation>

<operation id="1477" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="12">
<![CDATA[
entry:1741 %sk_load_117 = load i12 %sk_addr_117

]]></Node>
<StgValue><ssdm name="sk_load_117"/></StgValue>
</operation>

<operation id="1478" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1747 %add_ln767_7 = add i12 %a_read, i12 101

]]></Node>
<StgValue><ssdm name="add_ln767_7"/></StgValue>
</operation>

<operation id="1479" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="12">
<![CDATA[
entry:1748 %zext_ln767_7 = zext i12 %add_ln767_7

]]></Node>
<StgValue><ssdm name="zext_ln767_7"/></StgValue>
</operation>

<operation id="1480" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1749 %sk_addr_118 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_7

]]></Node>
<StgValue><ssdm name="sk_addr_118"/></StgValue>
</operation>

<operation id="1481" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="12">
<![CDATA[
entry:1750 %sk_load_118 = load i12 %sk_addr_118

]]></Node>
<StgValue><ssdm name="sk_load_118"/></StgValue>
</operation>

<operation id="1482" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1782 %sub_ln779_7 = sub i14 4096, i14 %zext_ln762_7

]]></Node>
<StgValue><ssdm name="sub_ln779_7"/></StgValue>
</operation>

<operation id="1483" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="14">
<![CDATA[
entry:1783 %sext_ln779_7 = sext i14 %sub_ln779_7

]]></Node>
<StgValue><ssdm name="sext_ln779_7"/></StgValue>
</operation>

<operation id="1484" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1784 %store_ln779 = store i32 %sext_ln779_7, i10 %r_addr_60

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1485" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:186 %or_ln762_7 = or i10 %tmp_s, i10 61

]]></Node>
<StgValue><ssdm name="or_ln762_7"/></StgValue>
</operation>

<operation id="1486" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
entry:187 %zext_ln762_39 = zext i10 %or_ln762_7

]]></Node>
<StgValue><ssdm name="zext_ln762_39"/></StgValue>
</operation>

<operation id="1487" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %r_addr_61 = getelementptr i32 %r, i64 0, i64 %zext_ln762_39

]]></Node>
<StgValue><ssdm name="r_addr_61"/></StgValue>
</operation>

<operation id="1488" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="12">
<![CDATA[
entry:1741 %sk_load_117 = load i12 %sk_addr_117

]]></Node>
<StgValue><ssdm name="sk_load_117"/></StgValue>
</operation>

<operation id="1489" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="6" op_0_bw="8">
<![CDATA[
entry:1742 %trunc_ln764_7 = trunc i8 %sk_load_117

]]></Node>
<StgValue><ssdm name="trunc_ln764_7"/></StgValue>
</operation>

<operation id="1490" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1743 %or_ln764_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_7, i7 %lshr_ln762_7

]]></Node>
<StgValue><ssdm name="or_ln764_7"/></StgValue>
</operation>

<operation id="1491" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="13">
<![CDATA[
entry:1744 %zext_ln766_7 = zext i13 %or_ln764_7

]]></Node>
<StgValue><ssdm name="zext_ln766_7"/></StgValue>
</operation>

<operation id="1492" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="12">
<![CDATA[
entry:1750 %sk_load_118 = load i12 %sk_addr_118

]]></Node>
<StgValue><ssdm name="sk_load_118"/></StgValue>
</operation>

<operation id="1493" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1752 %add_ln768_7 = add i12 %a_read, i12 102

]]></Node>
<StgValue><ssdm name="add_ln768_7"/></StgValue>
</operation>

<operation id="1494" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="12">
<![CDATA[
entry:1753 %zext_ln768_7 = zext i12 %add_ln768_7

]]></Node>
<StgValue><ssdm name="zext_ln768_7"/></StgValue>
</operation>

<operation id="1495" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1754 %sk_addr_119 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_7

]]></Node>
<StgValue><ssdm name="sk_addr_119"/></StgValue>
</operation>

<operation id="1496" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="12">
<![CDATA[
entry:1755 %sk_load_119 = load i12 %sk_addr_119

]]></Node>
<StgValue><ssdm name="sk_load_119"/></StgValue>
</operation>

<operation id="1497" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1764 %add_ln772_7 = add i12 %a_read, i12 103

]]></Node>
<StgValue><ssdm name="add_ln772_7"/></StgValue>
</operation>

<operation id="1498" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="12">
<![CDATA[
entry:1765 %zext_ln772_7 = zext i12 %add_ln772_7

]]></Node>
<StgValue><ssdm name="zext_ln772_7"/></StgValue>
</operation>

<operation id="1499" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1766 %sk_addr_120 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_7

]]></Node>
<StgValue><ssdm name="sk_addr_120"/></StgValue>
</operation>

<operation id="1500" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="12">
<![CDATA[
entry:1767 %sk_load_120 = load i12 %sk_addr_120

]]></Node>
<StgValue><ssdm name="sk_load_120"/></StgValue>
</operation>

<operation id="1501" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1785 %sub_ln780_7 = sub i14 4096, i14 %zext_ln766_7

]]></Node>
<StgValue><ssdm name="sub_ln780_7"/></StgValue>
</operation>

<operation id="1502" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="14">
<![CDATA[
entry:1786 %sext_ln780_7 = sext i14 %sub_ln780_7

]]></Node>
<StgValue><ssdm name="sext_ln780_7"/></StgValue>
</operation>

<operation id="1503" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1787 %store_ln780 = store i32 %sext_ln780_7, i10 %r_addr_61

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1504" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:189 %or_ln766_7 = or i10 %tmp_s, i10 62

]]></Node>
<StgValue><ssdm name="or_ln766_7"/></StgValue>
</operation>

<operation id="1505" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="10">
<![CDATA[
entry:190 %zext_ln766_71 = zext i10 %or_ln766_7

]]></Node>
<StgValue><ssdm name="zext_ln766_71"/></StgValue>
</operation>

<operation id="1506" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %r_addr_62 = getelementptr i32 %r, i64 0, i64 %zext_ln766_71

]]></Node>
<StgValue><ssdm name="r_addr_62"/></StgValue>
</operation>

<operation id="1507" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:192 %or_ln771_7 = or i10 %tmp_s, i10 63

]]></Node>
<StgValue><ssdm name="or_ln771_7"/></StgValue>
</operation>

<operation id="1508" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
entry:193 %zext_ln771_39 = zext i10 %or_ln771_7

]]></Node>
<StgValue><ssdm name="zext_ln771_39"/></StgValue>
</operation>

<operation id="1509" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %r_addr_63 = getelementptr i32 %r, i64 0, i64 %zext_ln771_39

]]></Node>
<StgValue><ssdm name="r_addr_63"/></StgValue>
</operation>

<operation id="1510" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1745 %lshr_ln766_7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_117, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_7"/></StgValue>
</operation>

<operation id="1511" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="2">
<![CDATA[
entry:1746 %zext_ln766_39 = zext i2 %lshr_ln766_7

]]></Node>
<StgValue><ssdm name="zext_ln766_39"/></StgValue>
</operation>

<operation id="1512" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="8">
<![CDATA[
entry:1751 %trunc_ln767_7 = trunc i8 %sk_load_118

]]></Node>
<StgValue><ssdm name="trunc_ln767_7"/></StgValue>
</operation>

<operation id="1513" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="12">
<![CDATA[
entry:1755 %sk_load_119 = load i12 %sk_addr_119

]]></Node>
<StgValue><ssdm name="sk_load_119"/></StgValue>
</operation>

<operation id="1514" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="3" op_0_bw="8">
<![CDATA[
entry:1756 %trunc_ln769_7 = trunc i8 %sk_load_119

]]></Node>
<StgValue><ssdm name="trunc_ln769_7"/></StgValue>
</operation>

<operation id="1515" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1757 %tmp_122 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_39

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1758 %tmp_123 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_7, i2 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1517" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1759 %or_ln769_37 = or i9 %tmp_123, i9 %tmp_122

]]></Node>
<StgValue><ssdm name="or_ln769_37"/></StgValue>
</operation>

<operation id="1518" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1760 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_118, i32 7

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1519" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1761 %or_ln769_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_7, i1 %tmp_124, i9 %or_ln769_37

]]></Node>
<StgValue><ssdm name="or_ln769_7"/></StgValue>
</operation>

<operation id="1520" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="14" op_0_bw="13">
<![CDATA[
entry:1762 %zext_ln771_7 = zext i13 %or_ln769_7

]]></Node>
<StgValue><ssdm name="zext_ln771_7"/></StgValue>
</operation>

<operation id="1521" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1763 %lshr_ln771_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_119, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_7"/></StgValue>
</operation>

<operation id="1522" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="12">
<![CDATA[
entry:1767 %sk_load_120 = load i12 %sk_addr_120

]]></Node>
<StgValue><ssdm name="sk_load_120"/></StgValue>
</operation>

<operation id="1523" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1768 %or_ln772_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_120, i5 %lshr_ln771_7

]]></Node>
<StgValue><ssdm name="or_ln772_7"/></StgValue>
</operation>

<operation id="1524" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="14" op_0_bw="13">
<![CDATA[
entry:1769 %zext_ln775_7 = zext i13 %or_ln772_7

]]></Node>
<StgValue><ssdm name="zext_ln775_7"/></StgValue>
</operation>

<operation id="1525" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1788 %sub_ln781_7 = sub i14 4096, i14 %zext_ln771_7

]]></Node>
<StgValue><ssdm name="sub_ln781_7"/></StgValue>
</operation>

<operation id="1526" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="14">
<![CDATA[
entry:1789 %sext_ln781_7 = sext i14 %sub_ln781_7

]]></Node>
<StgValue><ssdm name="sext_ln781_7"/></StgValue>
</operation>

<operation id="1527" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1790 %store_ln781 = store i32 %sext_ln781_7, i10 %r_addr_62

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1528" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1791 %sub_ln782_7 = sub i14 4096, i14 %zext_ln775_7

]]></Node>
<StgValue><ssdm name="sub_ln782_7"/></StgValue>
</operation>

<operation id="1529" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="14">
<![CDATA[
entry:1792 %sext_ln782_7 = sext i14 %sub_ln782_7

]]></Node>
<StgValue><ssdm name="sext_ln782_7"/></StgValue>
</operation>

<operation id="1530" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1793 %store_ln782 = store i32 %sext_ln782_7, i10 %r_addr_63

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1531" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1794 %add_ln739_7 = add i12 %a_read, i12 104

]]></Node>
<StgValue><ssdm name="add_ln739_7"/></StgValue>
</operation>

<operation id="1532" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="12">
<![CDATA[
entry:1795 %zext_ln739_7 = zext i12 %add_ln739_7

]]></Node>
<StgValue><ssdm name="zext_ln739_7"/></StgValue>
</operation>

<operation id="1533" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1796 %sk_addr_121 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_7

]]></Node>
<StgValue><ssdm name="sk_addr_121"/></StgValue>
</operation>

<operation id="1534" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="12">
<![CDATA[
entry:1797 %sk_load_121 = load i12 %sk_addr_121

]]></Node>
<StgValue><ssdm name="sk_load_121"/></StgValue>
</operation>

<operation id="1535" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1798 %add_ln740_8 = add i12 %a_read, i12 105

]]></Node>
<StgValue><ssdm name="add_ln740_8"/></StgValue>
</operation>

<operation id="1536" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="12">
<![CDATA[
entry:1799 %zext_ln740_8 = zext i12 %add_ln740_8

]]></Node>
<StgValue><ssdm name="zext_ln740_8"/></StgValue>
</operation>

<operation id="1537" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1800 %sk_addr_122 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_8

]]></Node>
<StgValue><ssdm name="sk_addr_122"/></StgValue>
</operation>

<operation id="1538" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="12">
<![CDATA[
entry:1801 %sk_load_122 = load i12 %sk_addr_122

]]></Node>
<StgValue><ssdm name="sk_load_122"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1539" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:195 %or_ln739_7 = or i10 %tmp_s, i10 64

]]></Node>
<StgValue><ssdm name="or_ln739_7"/></StgValue>
</operation>

<operation id="1540" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
entry:196 %zext_ln739_39 = zext i10 %or_ln739_7

]]></Node>
<StgValue><ssdm name="zext_ln739_39"/></StgValue>
</operation>

<operation id="1541" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %r_addr_64 = getelementptr i32 %r, i64 0, i64 %zext_ln739_39

]]></Node>
<StgValue><ssdm name="r_addr_64"/></StgValue>
</operation>

<operation id="1542" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="12">
<![CDATA[
entry:1797 %sk_load_121 = load i12 %sk_addr_121

]]></Node>
<StgValue><ssdm name="sk_load_121"/></StgValue>
</operation>

<operation id="1543" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="12">
<![CDATA[
entry:1801 %sk_load_122 = load i12 %sk_addr_122

]]></Node>
<StgValue><ssdm name="sk_load_122"/></StgValue>
</operation>

<operation id="1544" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="5" op_0_bw="8">
<![CDATA[
entry:1802 %trunc_ln741_8 = trunc i8 %sk_load_122

]]></Node>
<StgValue><ssdm name="trunc_ln741_8"/></StgValue>
</operation>

<operation id="1545" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1803 %tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_8, i8 %sk_load_121

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1546" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="14" op_0_bw="13">
<![CDATA[
entry:1804 %zext_ln743_8 = zext i13 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln743_8"/></StgValue>
</operation>

<operation id="1547" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1807 %add_ln744_8 = add i12 %a_read, i12 106

]]></Node>
<StgValue><ssdm name="add_ln744_8"/></StgValue>
</operation>

<operation id="1548" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="12">
<![CDATA[
entry:1808 %zext_ln744_8 = zext i12 %add_ln744_8

]]></Node>
<StgValue><ssdm name="zext_ln744_8"/></StgValue>
</operation>

<operation id="1549" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1809 %sk_addr_123 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_8

]]></Node>
<StgValue><ssdm name="sk_addr_123"/></StgValue>
</operation>

<operation id="1550" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="12">
<![CDATA[
entry:1810 %sk_load_123 = load i12 %sk_addr_123

]]></Node>
<StgValue><ssdm name="sk_load_123"/></StgValue>
</operation>

<operation id="1551" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1812 %add_ln745_8 = add i12 %a_read, i12 107

]]></Node>
<StgValue><ssdm name="add_ln745_8"/></StgValue>
</operation>

<operation id="1552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="12">
<![CDATA[
entry:1813 %zext_ln745_8 = zext i12 %add_ln745_8

]]></Node>
<StgValue><ssdm name="zext_ln745_8"/></StgValue>
</operation>

<operation id="1553" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1814 %sk_addr_124 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_8

]]></Node>
<StgValue><ssdm name="sk_addr_124"/></StgValue>
</operation>

<operation id="1554" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="12">
<![CDATA[
entry:1815 %sk_load_124 = load i12 %sk_addr_124

]]></Node>
<StgValue><ssdm name="sk_load_124"/></StgValue>
</operation>

<operation id="1555" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1898 %sub_ln775_8 = sub i14 4096, i14 %zext_ln743_8

]]></Node>
<StgValue><ssdm name="sub_ln775_8"/></StgValue>
</operation>

<operation id="1556" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="14">
<![CDATA[
entry:1899 %sext_ln775_8 = sext i14 %sub_ln775_8

]]></Node>
<StgValue><ssdm name="sext_ln775_8"/></StgValue>
</operation>

<operation id="1557" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1900 %store_ln775 = store i32 %sext_ln775_8, i10 %r_addr_64

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1558" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:198 %or_ln743_8 = or i10 %tmp_s, i10 65

]]></Node>
<StgValue><ssdm name="or_ln743_8"/></StgValue>
</operation>

<operation id="1559" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="10">
<![CDATA[
entry:199 %zext_ln743_72 = zext i10 %or_ln743_8

]]></Node>
<StgValue><ssdm name="zext_ln743_72"/></StgValue>
</operation>

<operation id="1560" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %r_addr_65 = getelementptr i32 %r, i64 0, i64 %zext_ln743_72

]]></Node>
<StgValue><ssdm name="r_addr_65"/></StgValue>
</operation>

<operation id="1561" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1805 %lshr_ln743_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_122, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_8"/></StgValue>
</operation>

<operation id="1562" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="3">
<![CDATA[
entry:1806 %zext_ln743_40 = zext i3 %lshr_ln743_8

]]></Node>
<StgValue><ssdm name="zext_ln743_40"/></StgValue>
</operation>

<operation id="1563" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="12">
<![CDATA[
entry:1810 %sk_load_123 = load i12 %sk_addr_123

]]></Node>
<StgValue><ssdm name="sk_load_123"/></StgValue>
</operation>

<operation id="1564" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="6" op_0_bw="8">
<![CDATA[
entry:1811 %trunc_ln744_8 = trunc i8 %sk_load_123

]]></Node>
<StgValue><ssdm name="trunc_ln744_8"/></StgValue>
</operation>

<operation id="1565" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="12">
<![CDATA[
entry:1815 %sk_load_124 = load i12 %sk_addr_124

]]></Node>
<StgValue><ssdm name="sk_load_124"/></StgValue>
</operation>

<operation id="1566" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="2" op_0_bw="8">
<![CDATA[
entry:1816 %trunc_ln746_8 = trunc i8 %sk_load_124

]]></Node>
<StgValue><ssdm name="trunc_ln746_8"/></StgValue>
</operation>

<operation id="1567" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1817 %tmp_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_40

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1568" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1818 %tmp_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_8, i3 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1569" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1819 %or_ln746_38 = or i9 %tmp_126, i9 %tmp_125

]]></Node>
<StgValue><ssdm name="or_ln746_38"/></StgValue>
</operation>

<operation id="1570" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1820 %tmp_127 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_123, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1571" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1821 %or_ln746_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_8, i2 %tmp_127, i9 %or_ln746_38

]]></Node>
<StgValue><ssdm name="or_ln746_8"/></StgValue>
</operation>

<operation id="1572" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="14" op_0_bw="13">
<![CDATA[
entry:1822 %zext_ln748_8 = zext i13 %or_ln746_8

]]></Node>
<StgValue><ssdm name="zext_ln748_8"/></StgValue>
</operation>

<operation id="1573" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1823 %lshr_ln748_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_124, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_8"/></StgValue>
</operation>

<operation id="1574" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1824 %add_ln749_8 = add i12 %a_read, i12 108

]]></Node>
<StgValue><ssdm name="add_ln749_8"/></StgValue>
</operation>

<operation id="1575" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="12">
<![CDATA[
entry:1825 %zext_ln749_8 = zext i12 %add_ln749_8

]]></Node>
<StgValue><ssdm name="zext_ln749_8"/></StgValue>
</operation>

<operation id="1576" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1826 %sk_addr_125 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_8

]]></Node>
<StgValue><ssdm name="sk_addr_125"/></StgValue>
</operation>

<operation id="1577" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="12">
<![CDATA[
entry:1827 %sk_load_125 = load i12 %sk_addr_125

]]></Node>
<StgValue><ssdm name="sk_load_125"/></StgValue>
</operation>

<operation id="1578" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1833 %add_ln753_8 = add i12 %a_read, i12 109

]]></Node>
<StgValue><ssdm name="add_ln753_8"/></StgValue>
</operation>

<operation id="1579" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="12">
<![CDATA[
entry:1834 %zext_ln753_8 = zext i12 %add_ln753_8

]]></Node>
<StgValue><ssdm name="zext_ln753_8"/></StgValue>
</operation>

<operation id="1580" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1835 %sk_addr_126 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_8

]]></Node>
<StgValue><ssdm name="sk_addr_126"/></StgValue>
</operation>

<operation id="1581" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="12">
<![CDATA[
entry:1836 %sk_load_126 = load i12 %sk_addr_126

]]></Node>
<StgValue><ssdm name="sk_load_126"/></StgValue>
</operation>

<operation id="1582" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1901 %sub_ln776_8 = sub i14 4096, i14 %zext_ln748_8

]]></Node>
<StgValue><ssdm name="sub_ln776_8"/></StgValue>
</operation>

<operation id="1583" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="14">
<![CDATA[
entry:1902 %sext_ln776_8 = sext i14 %sub_ln776_8

]]></Node>
<StgValue><ssdm name="sext_ln776_8"/></StgValue>
</operation>

<operation id="1584" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1903 %store_ln776 = store i32 %sext_ln776_8, i10 %r_addr_65

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1585" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:201 %or_ln748_8 = or i10 %tmp_s, i10 66

]]></Node>
<StgValue><ssdm name="or_ln748_8"/></StgValue>
</operation>

<operation id="1586" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
entry:202 %zext_ln748_40 = zext i10 %or_ln748_8

]]></Node>
<StgValue><ssdm name="zext_ln748_40"/></StgValue>
</operation>

<operation id="1587" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %r_addr_66 = getelementptr i32 %r, i64 0, i64 %zext_ln748_40

]]></Node>
<StgValue><ssdm name="r_addr_66"/></StgValue>
</operation>

<operation id="1588" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="12">
<![CDATA[
entry:1827 %sk_load_125 = load i12 %sk_addr_125

]]></Node>
<StgValue><ssdm name="sk_load_125"/></StgValue>
</operation>

<operation id="1589" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="8">
<![CDATA[
entry:1828 %trunc_ln750_8 = trunc i8 %sk_load_125

]]></Node>
<StgValue><ssdm name="trunc_ln750_8"/></StgValue>
</operation>

<operation id="1590" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1829 %or_ln750_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_8, i6 %lshr_ln748_8

]]></Node>
<StgValue><ssdm name="or_ln750_8"/></StgValue>
</operation>

<operation id="1591" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="14" op_0_bw="13">
<![CDATA[
entry:1830 %zext_ln752_8 = zext i13 %or_ln750_8

]]></Node>
<StgValue><ssdm name="zext_ln752_8"/></StgValue>
</operation>

<operation id="1592" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="12">
<![CDATA[
entry:1836 %sk_load_126 = load i12 %sk_addr_126

]]></Node>
<StgValue><ssdm name="sk_load_126"/></StgValue>
</operation>

<operation id="1593" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1838 %add_ln754_8 = add i12 %a_read, i12 110

]]></Node>
<StgValue><ssdm name="add_ln754_8"/></StgValue>
</operation>

<operation id="1594" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="12">
<![CDATA[
entry:1839 %zext_ln754_8 = zext i12 %add_ln754_8

]]></Node>
<StgValue><ssdm name="zext_ln754_8"/></StgValue>
</operation>

<operation id="1595" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1840 %sk_addr_127 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_8

]]></Node>
<StgValue><ssdm name="sk_addr_127"/></StgValue>
</operation>

<operation id="1596" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="12">
<![CDATA[
entry:1841 %sk_load_127 = load i12 %sk_addr_127

]]></Node>
<StgValue><ssdm name="sk_load_127"/></StgValue>
</operation>

<operation id="1597" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1849 %add_ln758_8 = add i12 %a_read, i12 111

]]></Node>
<StgValue><ssdm name="add_ln758_8"/></StgValue>
</operation>

<operation id="1598" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="12">
<![CDATA[
entry:1850 %zext_ln758_8 = zext i12 %add_ln758_8

]]></Node>
<StgValue><ssdm name="zext_ln758_8"/></StgValue>
</operation>

<operation id="1599" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1851 %sk_addr_128 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_8

]]></Node>
<StgValue><ssdm name="sk_addr_128"/></StgValue>
</operation>

<operation id="1600" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="12">
<![CDATA[
entry:1852 %sk_load_128 = load i12 %sk_addr_128

]]></Node>
<StgValue><ssdm name="sk_load_128"/></StgValue>
</operation>

<operation id="1601" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1904 %sub_ln777_8 = sub i14 4096, i14 %zext_ln752_8

]]></Node>
<StgValue><ssdm name="sub_ln777_8"/></StgValue>
</operation>

<operation id="1602" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="14">
<![CDATA[
entry:1905 %sext_ln777_8 = sext i14 %sub_ln777_8

]]></Node>
<StgValue><ssdm name="sext_ln777_8"/></StgValue>
</operation>

<operation id="1603" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1906 %store_ln777 = store i32 %sext_ln777_8, i10 %r_addr_66

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1604" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:204 %or_ln752_8 = or i10 %tmp_s, i10 67

]]></Node>
<StgValue><ssdm name="or_ln752_8"/></StgValue>
</operation>

<operation id="1605" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
entry:205 %zext_ln752_72 = zext i10 %or_ln752_8

]]></Node>
<StgValue><ssdm name="zext_ln752_72"/></StgValue>
</operation>

<operation id="1606" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %r_addr_67 = getelementptr i32 %r, i64 0, i64 %zext_ln752_72

]]></Node>
<StgValue><ssdm name="r_addr_67"/></StgValue>
</operation>

<operation id="1607" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1831 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_125, i32 7

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1608" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="1">
<![CDATA[
entry:1832 %zext_ln752_40 = zext i1 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln752_40"/></StgValue>
</operation>

<operation id="1609" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1837 %shl_ln753_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_126, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_8"/></StgValue>
</operation>

<operation id="1610" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="12">
<![CDATA[
entry:1841 %sk_load_127 = load i12 %sk_addr_127

]]></Node>
<StgValue><ssdm name="sk_load_127"/></StgValue>
</operation>

<operation id="1611" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="4" op_0_bw="8">
<![CDATA[
entry:1842 %trunc_ln755_8 = trunc i8 %sk_load_127

]]></Node>
<StgValue><ssdm name="trunc_ln755_8"/></StgValue>
</operation>

<operation id="1612" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1843 %tmp_129 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_40

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1613" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1844 %or_ln755_38 = or i9 %tmp_129, i9 %shl_ln753_8

]]></Node>
<StgValue><ssdm name="or_ln755_38"/></StgValue>
</operation>

<operation id="1614" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1845 %or_ln755_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_8, i9 %or_ln755_38

]]></Node>
<StgValue><ssdm name="or_ln755_8"/></StgValue>
</operation>

<operation id="1615" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="14" op_0_bw="13">
<![CDATA[
entry:1846 %zext_ln757_8 = zext i13 %or_ln755_8

]]></Node>
<StgValue><ssdm name="zext_ln757_8"/></StgValue>
</operation>

<operation id="1616" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="12">
<![CDATA[
entry:1852 %sk_load_128 = load i12 %sk_addr_128

]]></Node>
<StgValue><ssdm name="sk_load_128"/></StgValue>
</operation>

<operation id="1617" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1854 %add_ln759_8 = add i12 %a_read, i12 112

]]></Node>
<StgValue><ssdm name="add_ln759_8"/></StgValue>
</operation>

<operation id="1618" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="12">
<![CDATA[
entry:1855 %zext_ln759_8 = zext i12 %add_ln759_8

]]></Node>
<StgValue><ssdm name="zext_ln759_8"/></StgValue>
</operation>

<operation id="1619" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1856 %sk_addr_129 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_8

]]></Node>
<StgValue><ssdm name="sk_addr_129"/></StgValue>
</operation>

<operation id="1620" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="12">
<![CDATA[
entry:1857 %sk_load_129 = load i12 %sk_addr_129

]]></Node>
<StgValue><ssdm name="sk_load_129"/></StgValue>
</operation>

<operation id="1621" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1866 %add_ln763_8 = add i12 %a_read, i12 113

]]></Node>
<StgValue><ssdm name="add_ln763_8"/></StgValue>
</operation>

<operation id="1622" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="12">
<![CDATA[
entry:1867 %zext_ln763_8 = zext i12 %add_ln763_8

]]></Node>
<StgValue><ssdm name="zext_ln763_8"/></StgValue>
</operation>

<operation id="1623" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1868 %sk_addr_130 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_8

]]></Node>
<StgValue><ssdm name="sk_addr_130"/></StgValue>
</operation>

<operation id="1624" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="12">
<![CDATA[
entry:1869 %sk_load_130 = load i12 %sk_addr_130

]]></Node>
<StgValue><ssdm name="sk_load_130"/></StgValue>
</operation>

<operation id="1625" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1907 %sub_ln778_8 = sub i14 4096, i14 %zext_ln757_8

]]></Node>
<StgValue><ssdm name="sub_ln778_8"/></StgValue>
</operation>

<operation id="1626" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="14">
<![CDATA[
entry:1908 %sext_ln778_8 = sext i14 %sub_ln778_8

]]></Node>
<StgValue><ssdm name="sext_ln778_8"/></StgValue>
</operation>

<operation id="1627" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1909 %store_ln778 = store i32 %sext_ln778_8, i10 %r_addr_67

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1628" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:207 %or_ln757_8 = or i10 %tmp_s, i10 68

]]></Node>
<StgValue><ssdm name="or_ln757_8"/></StgValue>
</operation>

<operation id="1629" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
entry:208 %zext_ln757_72 = zext i10 %or_ln757_8

]]></Node>
<StgValue><ssdm name="zext_ln757_72"/></StgValue>
</operation>

<operation id="1630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %r_addr_68 = getelementptr i32 %r, i64 0, i64 %zext_ln757_72

]]></Node>
<StgValue><ssdm name="r_addr_68"/></StgValue>
</operation>

<operation id="1631" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:210 %or_ln762_8 = or i10 %tmp_s, i10 69

]]></Node>
<StgValue><ssdm name="or_ln762_8"/></StgValue>
</operation>

<operation id="1632" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
entry:211 %zext_ln762_40 = zext i10 %or_ln762_8

]]></Node>
<StgValue><ssdm name="zext_ln762_40"/></StgValue>
</operation>

<operation id="1633" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %r_addr_69 = getelementptr i32 %r, i64 0, i64 %zext_ln762_40

]]></Node>
<StgValue><ssdm name="r_addr_69"/></StgValue>
</operation>

<operation id="1634" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1847 %lshr_ln757_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_127, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_8"/></StgValue>
</operation>

<operation id="1635" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="4">
<![CDATA[
entry:1848 %zext_ln757_40 = zext i4 %lshr_ln757_8

]]></Node>
<StgValue><ssdm name="zext_ln757_40"/></StgValue>
</operation>

<operation id="1636" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="5" op_0_bw="8">
<![CDATA[
entry:1853 %trunc_ln758_8 = trunc i8 %sk_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln758_8"/></StgValue>
</operation>

<operation id="1637" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="12">
<![CDATA[
entry:1857 %sk_load_129 = load i12 %sk_addr_129

]]></Node>
<StgValue><ssdm name="sk_load_129"/></StgValue>
</operation>

<operation id="1638" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="8">
<![CDATA[
entry:1858 %trunc_ln760_8 = trunc i8 %sk_load_129

]]></Node>
<StgValue><ssdm name="trunc_ln760_8"/></StgValue>
</operation>

<operation id="1639" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1859 %tmp_130 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_40

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1640" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1860 %tmp_131 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_8, i4 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1641" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1861 %or_ln760_38 = or i9 %tmp_131, i9 %tmp_130

]]></Node>
<StgValue><ssdm name="or_ln760_38"/></StgValue>
</operation>

<operation id="1642" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1862 %tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_128, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1643" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1863 %or_ln760_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_8, i3 %tmp_132, i9 %or_ln760_38

]]></Node>
<StgValue><ssdm name="or_ln760_8"/></StgValue>
</operation>

<operation id="1644" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="14" op_0_bw="13">
<![CDATA[
entry:1864 %zext_ln762_8 = zext i13 %or_ln760_8

]]></Node>
<StgValue><ssdm name="zext_ln762_8"/></StgValue>
</operation>

<operation id="1645" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1865 %lshr_ln762_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_129, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_8"/></StgValue>
</operation>

<operation id="1646" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="12">
<![CDATA[
entry:1869 %sk_load_130 = load i12 %sk_addr_130

]]></Node>
<StgValue><ssdm name="sk_load_130"/></StgValue>
</operation>

<operation id="1647" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="6" op_0_bw="8">
<![CDATA[
entry:1870 %trunc_ln764_8 = trunc i8 %sk_load_130

]]></Node>
<StgValue><ssdm name="trunc_ln764_8"/></StgValue>
</operation>

<operation id="1648" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1871 %or_ln764_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_8, i7 %lshr_ln762_8

]]></Node>
<StgValue><ssdm name="or_ln764_8"/></StgValue>
</operation>

<operation id="1649" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="13">
<![CDATA[
entry:1872 %zext_ln766_8 = zext i13 %or_ln764_8

]]></Node>
<StgValue><ssdm name="zext_ln766_8"/></StgValue>
</operation>

<operation id="1650" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1875 %add_ln767_8 = add i12 %a_read, i12 114

]]></Node>
<StgValue><ssdm name="add_ln767_8"/></StgValue>
</operation>

<operation id="1651" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="12">
<![CDATA[
entry:1876 %zext_ln767_8 = zext i12 %add_ln767_8

]]></Node>
<StgValue><ssdm name="zext_ln767_8"/></StgValue>
</operation>

<operation id="1652" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1877 %sk_addr_131 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_8

]]></Node>
<StgValue><ssdm name="sk_addr_131"/></StgValue>
</operation>

<operation id="1653" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="12">
<![CDATA[
entry:1878 %sk_load_131 = load i12 %sk_addr_131

]]></Node>
<StgValue><ssdm name="sk_load_131"/></StgValue>
</operation>

<operation id="1654" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1880 %add_ln768_8 = add i12 %a_read, i12 115

]]></Node>
<StgValue><ssdm name="add_ln768_8"/></StgValue>
</operation>

<operation id="1655" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="12">
<![CDATA[
entry:1881 %zext_ln768_8 = zext i12 %add_ln768_8

]]></Node>
<StgValue><ssdm name="zext_ln768_8"/></StgValue>
</operation>

<operation id="1656" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1882 %sk_addr_132 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_8

]]></Node>
<StgValue><ssdm name="sk_addr_132"/></StgValue>
</operation>

<operation id="1657" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="12">
<![CDATA[
entry:1883 %sk_load_132 = load i12 %sk_addr_132

]]></Node>
<StgValue><ssdm name="sk_load_132"/></StgValue>
</operation>

<operation id="1658" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1910 %sub_ln779_8 = sub i14 4096, i14 %zext_ln762_8

]]></Node>
<StgValue><ssdm name="sub_ln779_8"/></StgValue>
</operation>

<operation id="1659" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="14">
<![CDATA[
entry:1911 %sext_ln779_8 = sext i14 %sub_ln779_8

]]></Node>
<StgValue><ssdm name="sext_ln779_8"/></StgValue>
</operation>

<operation id="1660" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1912 %store_ln779 = store i32 %sext_ln779_8, i10 %r_addr_68

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1661" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1913 %sub_ln780_8 = sub i14 4096, i14 %zext_ln766_8

]]></Node>
<StgValue><ssdm name="sub_ln780_8"/></StgValue>
</operation>

<operation id="1662" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="14">
<![CDATA[
entry:1914 %sext_ln780_8 = sext i14 %sub_ln780_8

]]></Node>
<StgValue><ssdm name="sext_ln780_8"/></StgValue>
</operation>

<operation id="1663" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1915 %store_ln780 = store i32 %sext_ln780_8, i10 %r_addr_69

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1664" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:213 %or_ln766_8 = or i10 %tmp_s, i10 70

]]></Node>
<StgValue><ssdm name="or_ln766_8"/></StgValue>
</operation>

<operation id="1665" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="10">
<![CDATA[
entry:214 %zext_ln766_72 = zext i10 %or_ln766_8

]]></Node>
<StgValue><ssdm name="zext_ln766_72"/></StgValue>
</operation>

<operation id="1666" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %r_addr_70 = getelementptr i32 %r, i64 0, i64 %zext_ln766_72

]]></Node>
<StgValue><ssdm name="r_addr_70"/></StgValue>
</operation>

<operation id="1667" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1873 %lshr_ln766_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_130, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_8"/></StgValue>
</operation>

<operation id="1668" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="2">
<![CDATA[
entry:1874 %zext_ln766_40 = zext i2 %lshr_ln766_8

]]></Node>
<StgValue><ssdm name="zext_ln766_40"/></StgValue>
</operation>

<operation id="1669" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="12">
<![CDATA[
entry:1878 %sk_load_131 = load i12 %sk_addr_131

]]></Node>
<StgValue><ssdm name="sk_load_131"/></StgValue>
</operation>

<operation id="1670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="7" op_0_bw="8">
<![CDATA[
entry:1879 %trunc_ln767_8 = trunc i8 %sk_load_131

]]></Node>
<StgValue><ssdm name="trunc_ln767_8"/></StgValue>
</operation>

<operation id="1671" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="12">
<![CDATA[
entry:1883 %sk_load_132 = load i12 %sk_addr_132

]]></Node>
<StgValue><ssdm name="sk_load_132"/></StgValue>
</operation>

<operation id="1672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="3" op_0_bw="8">
<![CDATA[
entry:1884 %trunc_ln769_8 = trunc i8 %sk_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln769_8"/></StgValue>
</operation>

<operation id="1673" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1885 %tmp_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_40

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:1886 %tmp_134 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_8, i2 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1675" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1887 %or_ln769_38 = or i9 %tmp_134, i9 %tmp_133

]]></Node>
<StgValue><ssdm name="or_ln769_38"/></StgValue>
</operation>

<operation id="1676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1888 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1677" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:1889 %or_ln769_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_8, i1 %tmp_135, i9 %or_ln769_38

]]></Node>
<StgValue><ssdm name="or_ln769_8"/></StgValue>
</operation>

<operation id="1678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="14" op_0_bw="13">
<![CDATA[
entry:1890 %zext_ln771_8 = zext i13 %or_ln769_8

]]></Node>
<StgValue><ssdm name="zext_ln771_8"/></StgValue>
</operation>

<operation id="1679" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1891 %lshr_ln771_8 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_132, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_8"/></StgValue>
</operation>

<operation id="1680" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1892 %add_ln772_8 = add i12 %a_read, i12 116

]]></Node>
<StgValue><ssdm name="add_ln772_8"/></StgValue>
</operation>

<operation id="1681" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="12">
<![CDATA[
entry:1893 %zext_ln772_8 = zext i12 %add_ln772_8

]]></Node>
<StgValue><ssdm name="zext_ln772_8"/></StgValue>
</operation>

<operation id="1682" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1894 %sk_addr_133 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_8

]]></Node>
<StgValue><ssdm name="sk_addr_133"/></StgValue>
</operation>

<operation id="1683" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="12">
<![CDATA[
entry:1895 %sk_load_133 = load i12 %sk_addr_133

]]></Node>
<StgValue><ssdm name="sk_load_133"/></StgValue>
</operation>

<operation id="1684" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1916 %sub_ln781_8 = sub i14 4096, i14 %zext_ln771_8

]]></Node>
<StgValue><ssdm name="sub_ln781_8"/></StgValue>
</operation>

<operation id="1685" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="14">
<![CDATA[
entry:1917 %sext_ln781_8 = sext i14 %sub_ln781_8

]]></Node>
<StgValue><ssdm name="sext_ln781_8"/></StgValue>
</operation>

<operation id="1686" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1918 %store_ln781 = store i32 %sext_ln781_8, i10 %r_addr_70

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1687" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1922 %add_ln739_8 = add i12 %a_read, i12 117

]]></Node>
<StgValue><ssdm name="add_ln739_8"/></StgValue>
</operation>

<operation id="1688" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="64" op_0_bw="12">
<![CDATA[
entry:1923 %zext_ln739_8 = zext i12 %add_ln739_8

]]></Node>
<StgValue><ssdm name="zext_ln739_8"/></StgValue>
</operation>

<operation id="1689" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1924 %sk_addr_134 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_8

]]></Node>
<StgValue><ssdm name="sk_addr_134"/></StgValue>
</operation>

<operation id="1690" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="8" op_0_bw="12">
<![CDATA[
entry:1925 %sk_load_134 = load i12 %sk_addr_134

]]></Node>
<StgValue><ssdm name="sk_load_134"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1691" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:216 %or_ln771_8 = or i10 %tmp_s, i10 71

]]></Node>
<StgValue><ssdm name="or_ln771_8"/></StgValue>
</operation>

<operation id="1692" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="10">
<![CDATA[
entry:217 %zext_ln771_40 = zext i10 %or_ln771_8

]]></Node>
<StgValue><ssdm name="zext_ln771_40"/></StgValue>
</operation>

<operation id="1693" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %r_addr_71 = getelementptr i32 %r, i64 0, i64 %zext_ln771_40

]]></Node>
<StgValue><ssdm name="r_addr_71"/></StgValue>
</operation>

<operation id="1694" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="12">
<![CDATA[
entry:1895 %sk_load_133 = load i12 %sk_addr_133

]]></Node>
<StgValue><ssdm name="sk_load_133"/></StgValue>
</operation>

<operation id="1695" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:1896 %or_ln772_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_133, i5 %lshr_ln771_8

]]></Node>
<StgValue><ssdm name="or_ln772_8"/></StgValue>
</operation>

<operation id="1696" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="14" op_0_bw="13">
<![CDATA[
entry:1897 %zext_ln775_8 = zext i13 %or_ln772_8

]]></Node>
<StgValue><ssdm name="zext_ln775_8"/></StgValue>
</operation>

<operation id="1697" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1919 %sub_ln782_8 = sub i14 4096, i14 %zext_ln775_8

]]></Node>
<StgValue><ssdm name="sub_ln782_8"/></StgValue>
</operation>

<operation id="1698" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="14">
<![CDATA[
entry:1920 %sext_ln782_8 = sext i14 %sub_ln782_8

]]></Node>
<StgValue><ssdm name="sext_ln782_8"/></StgValue>
</operation>

<operation id="1699" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:1921 %store_ln782 = store i32 %sext_ln782_8, i10 %r_addr_71

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1700" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="8" op_0_bw="12">
<![CDATA[
entry:1925 %sk_load_134 = load i12 %sk_addr_134

]]></Node>
<StgValue><ssdm name="sk_load_134"/></StgValue>
</operation>

<operation id="1701" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1926 %add_ln740_9 = add i12 %a_read, i12 118

]]></Node>
<StgValue><ssdm name="add_ln740_9"/></StgValue>
</operation>

<operation id="1702" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="12">
<![CDATA[
entry:1927 %zext_ln740_9 = zext i12 %add_ln740_9

]]></Node>
<StgValue><ssdm name="zext_ln740_9"/></StgValue>
</operation>

<operation id="1703" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1928 %sk_addr_135 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_9

]]></Node>
<StgValue><ssdm name="sk_addr_135"/></StgValue>
</operation>

<operation id="1704" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="12">
<![CDATA[
entry:1929 %sk_load_135 = load i12 %sk_addr_135

]]></Node>
<StgValue><ssdm name="sk_load_135"/></StgValue>
</operation>

<operation id="1705" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1935 %add_ln744_9 = add i12 %a_read, i12 119

]]></Node>
<StgValue><ssdm name="add_ln744_9"/></StgValue>
</operation>

<operation id="1706" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="12">
<![CDATA[
entry:1936 %zext_ln744_9 = zext i12 %add_ln744_9

]]></Node>
<StgValue><ssdm name="zext_ln744_9"/></StgValue>
</operation>

<operation id="1707" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1937 %sk_addr_136 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_9

]]></Node>
<StgValue><ssdm name="sk_addr_136"/></StgValue>
</operation>

<operation id="1708" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="12">
<![CDATA[
entry:1938 %sk_load_136 = load i12 %sk_addr_136

]]></Node>
<StgValue><ssdm name="sk_load_136"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1709" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:219 %or_ln739_8 = or i10 %tmp_s, i10 72

]]></Node>
<StgValue><ssdm name="or_ln739_8"/></StgValue>
</operation>

<operation id="1710" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
entry:220 %zext_ln739_40 = zext i10 %or_ln739_8

]]></Node>
<StgValue><ssdm name="zext_ln739_40"/></StgValue>
</operation>

<operation id="1711" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %r_addr_72 = getelementptr i32 %r, i64 0, i64 %zext_ln739_40

]]></Node>
<StgValue><ssdm name="r_addr_72"/></StgValue>
</operation>

<operation id="1712" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="12">
<![CDATA[
entry:1929 %sk_load_135 = load i12 %sk_addr_135

]]></Node>
<StgValue><ssdm name="sk_load_135"/></StgValue>
</operation>

<operation id="1713" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="5" op_0_bw="8">
<![CDATA[
entry:1930 %trunc_ln741_9 = trunc i8 %sk_load_135

]]></Node>
<StgValue><ssdm name="trunc_ln741_9"/></StgValue>
</operation>

<operation id="1714" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:1931 %tmp_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_9, i8 %sk_load_134

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1715" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="14" op_0_bw="13">
<![CDATA[
entry:1932 %zext_ln743_9 = zext i13 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln743_9"/></StgValue>
</operation>

<operation id="1716" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="12">
<![CDATA[
entry:1938 %sk_load_136 = load i12 %sk_addr_136

]]></Node>
<StgValue><ssdm name="sk_load_136"/></StgValue>
</operation>

<operation id="1717" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1940 %add_ln745_9 = add i12 %a_read, i12 120

]]></Node>
<StgValue><ssdm name="add_ln745_9"/></StgValue>
</operation>

<operation id="1718" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="12">
<![CDATA[
entry:1941 %zext_ln745_9 = zext i12 %add_ln745_9

]]></Node>
<StgValue><ssdm name="zext_ln745_9"/></StgValue>
</operation>

<operation id="1719" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1942 %sk_addr_137 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_9

]]></Node>
<StgValue><ssdm name="sk_addr_137"/></StgValue>
</operation>

<operation id="1720" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="12">
<![CDATA[
entry:1943 %sk_load_137 = load i12 %sk_addr_137

]]></Node>
<StgValue><ssdm name="sk_load_137"/></StgValue>
</operation>

<operation id="1721" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1952 %add_ln749_9 = add i12 %a_read, i12 121

]]></Node>
<StgValue><ssdm name="add_ln749_9"/></StgValue>
</operation>

<operation id="1722" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="12">
<![CDATA[
entry:1953 %zext_ln749_9 = zext i12 %add_ln749_9

]]></Node>
<StgValue><ssdm name="zext_ln749_9"/></StgValue>
</operation>

<operation id="1723" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1954 %sk_addr_138 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_9

]]></Node>
<StgValue><ssdm name="sk_addr_138"/></StgValue>
</operation>

<operation id="1724" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="12">
<![CDATA[
entry:1955 %sk_load_138 = load i12 %sk_addr_138

]]></Node>
<StgValue><ssdm name="sk_load_138"/></StgValue>
</operation>

<operation id="1725" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2026 %sub_ln775_9 = sub i14 4096, i14 %zext_ln743_9

]]></Node>
<StgValue><ssdm name="sub_ln775_9"/></StgValue>
</operation>

<operation id="1726" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="14">
<![CDATA[
entry:2027 %sext_ln775_9 = sext i14 %sub_ln775_9

]]></Node>
<StgValue><ssdm name="sext_ln775_9"/></StgValue>
</operation>

<operation id="1727" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2028 %store_ln775 = store i32 %sext_ln775_9, i10 %r_addr_72

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1728" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:222 %or_ln743_9 = or i10 %tmp_s, i10 73

]]></Node>
<StgValue><ssdm name="or_ln743_9"/></StgValue>
</operation>

<operation id="1729" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
entry:223 %zext_ln743_73 = zext i10 %or_ln743_9

]]></Node>
<StgValue><ssdm name="zext_ln743_73"/></StgValue>
</operation>

<operation id="1730" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %r_addr_73 = getelementptr i32 %r, i64 0, i64 %zext_ln743_73

]]></Node>
<StgValue><ssdm name="r_addr_73"/></StgValue>
</operation>

<operation id="1731" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:225 %or_ln748_9 = or i10 %tmp_s, i10 74

]]></Node>
<StgValue><ssdm name="or_ln748_9"/></StgValue>
</operation>

<operation id="1732" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="10">
<![CDATA[
entry:226 %zext_ln748_41 = zext i10 %or_ln748_9

]]></Node>
<StgValue><ssdm name="zext_ln748_41"/></StgValue>
</operation>

<operation id="1733" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %r_addr_74 = getelementptr i32 %r, i64 0, i64 %zext_ln748_41

]]></Node>
<StgValue><ssdm name="r_addr_74"/></StgValue>
</operation>

<operation id="1734" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1933 %lshr_ln743_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_135, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_9"/></StgValue>
</operation>

<operation id="1735" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="3">
<![CDATA[
entry:1934 %zext_ln743_41 = zext i3 %lshr_ln743_9

]]></Node>
<StgValue><ssdm name="zext_ln743_41"/></StgValue>
</operation>

<operation id="1736" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="6" op_0_bw="8">
<![CDATA[
entry:1939 %trunc_ln744_9 = trunc i8 %sk_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln744_9"/></StgValue>
</operation>

<operation id="1737" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="12">
<![CDATA[
entry:1943 %sk_load_137 = load i12 %sk_addr_137

]]></Node>
<StgValue><ssdm name="sk_load_137"/></StgValue>
</operation>

<operation id="1738" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="2" op_0_bw="8">
<![CDATA[
entry:1944 %trunc_ln746_9 = trunc i8 %sk_load_137

]]></Node>
<StgValue><ssdm name="trunc_ln746_9"/></StgValue>
</operation>

<operation id="1739" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1945 %tmp_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_41

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1740" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:1946 %tmp_137 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1741" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1947 %or_ln746_39 = or i9 %tmp_137, i9 %tmp_136

]]></Node>
<StgValue><ssdm name="or_ln746_39"/></StgValue>
</operation>

<operation id="1742" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1948 %tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_136, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1743" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:1949 %or_ln746_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_9, i2 %tmp_138, i9 %or_ln746_39

]]></Node>
<StgValue><ssdm name="or_ln746_9"/></StgValue>
</operation>

<operation id="1744" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="14" op_0_bw="13">
<![CDATA[
entry:1950 %zext_ln748_9 = zext i13 %or_ln746_9

]]></Node>
<StgValue><ssdm name="zext_ln748_9"/></StgValue>
</operation>

<operation id="1745" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1951 %lshr_ln748_9 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_137, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_9"/></StgValue>
</operation>

<operation id="1746" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="12">
<![CDATA[
entry:1955 %sk_load_138 = load i12 %sk_addr_138

]]></Node>
<StgValue><ssdm name="sk_load_138"/></StgValue>
</operation>

<operation id="1747" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="7" op_0_bw="8">
<![CDATA[
entry:1956 %trunc_ln750_9 = trunc i8 %sk_load_138

]]></Node>
<StgValue><ssdm name="trunc_ln750_9"/></StgValue>
</operation>

<operation id="1748" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:1957 %or_ln750_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_9, i6 %lshr_ln748_9

]]></Node>
<StgValue><ssdm name="or_ln750_9"/></StgValue>
</operation>

<operation id="1749" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="13">
<![CDATA[
entry:1958 %zext_ln752_9 = zext i13 %or_ln750_9

]]></Node>
<StgValue><ssdm name="zext_ln752_9"/></StgValue>
</operation>

<operation id="1750" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1961 %add_ln753_9 = add i12 %a_read, i12 122

]]></Node>
<StgValue><ssdm name="add_ln753_9"/></StgValue>
</operation>

<operation id="1751" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="12">
<![CDATA[
entry:1962 %zext_ln753_9 = zext i12 %add_ln753_9

]]></Node>
<StgValue><ssdm name="zext_ln753_9"/></StgValue>
</operation>

<operation id="1752" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1963 %sk_addr_139 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_9

]]></Node>
<StgValue><ssdm name="sk_addr_139"/></StgValue>
</operation>

<operation id="1753" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="12">
<![CDATA[
entry:1964 %sk_load_139 = load i12 %sk_addr_139

]]></Node>
<StgValue><ssdm name="sk_load_139"/></StgValue>
</operation>

<operation id="1754" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1966 %add_ln754_9 = add i12 %a_read, i12 123

]]></Node>
<StgValue><ssdm name="add_ln754_9"/></StgValue>
</operation>

<operation id="1755" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="12">
<![CDATA[
entry:1967 %zext_ln754_9 = zext i12 %add_ln754_9

]]></Node>
<StgValue><ssdm name="zext_ln754_9"/></StgValue>
</operation>

<operation id="1756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1968 %sk_addr_140 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_9

]]></Node>
<StgValue><ssdm name="sk_addr_140"/></StgValue>
</operation>

<operation id="1757" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="12">
<![CDATA[
entry:1969 %sk_load_140 = load i12 %sk_addr_140

]]></Node>
<StgValue><ssdm name="sk_load_140"/></StgValue>
</operation>

<operation id="1758" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2029 %sub_ln776_9 = sub i14 4096, i14 %zext_ln748_9

]]></Node>
<StgValue><ssdm name="sub_ln776_9"/></StgValue>
</operation>

<operation id="1759" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="14">
<![CDATA[
entry:2030 %sext_ln776_9 = sext i14 %sub_ln776_9

]]></Node>
<StgValue><ssdm name="sext_ln776_9"/></StgValue>
</operation>

<operation id="1760" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2031 %store_ln776 = store i32 %sext_ln776_9, i10 %r_addr_73

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="1761" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2032 %sub_ln777_9 = sub i14 4096, i14 %zext_ln752_9

]]></Node>
<StgValue><ssdm name="sub_ln777_9"/></StgValue>
</operation>

<operation id="1762" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="14">
<![CDATA[
entry:2033 %sext_ln777_9 = sext i14 %sub_ln777_9

]]></Node>
<StgValue><ssdm name="sext_ln777_9"/></StgValue>
</operation>

<operation id="1763" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2034 %store_ln777 = store i32 %sext_ln777_9, i10 %r_addr_74

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1764" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:228 %or_ln752_9 = or i10 %tmp_s, i10 75

]]></Node>
<StgValue><ssdm name="or_ln752_9"/></StgValue>
</operation>

<operation id="1765" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="10">
<![CDATA[
entry:229 %zext_ln752_73 = zext i10 %or_ln752_9

]]></Node>
<StgValue><ssdm name="zext_ln752_73"/></StgValue>
</operation>

<operation id="1766" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %r_addr_75 = getelementptr i32 %r, i64 0, i64 %zext_ln752_73

]]></Node>
<StgValue><ssdm name="r_addr_75"/></StgValue>
</operation>

<operation id="1767" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:1959 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_138, i32 7

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1768" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="8" op_0_bw="1">
<![CDATA[
entry:1960 %zext_ln752_41 = zext i1 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln752_41"/></StgValue>
</operation>

<operation id="1769" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="12">
<![CDATA[
entry:1964 %sk_load_139 = load i12 %sk_addr_139

]]></Node>
<StgValue><ssdm name="sk_load_139"/></StgValue>
</operation>

<operation id="1770" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:1965 %shl_ln753_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_139, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_9"/></StgValue>
</operation>

<operation id="1771" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="12">
<![CDATA[
entry:1969 %sk_load_140 = load i12 %sk_addr_140

]]></Node>
<StgValue><ssdm name="sk_load_140"/></StgValue>
</operation>

<operation id="1772" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="4" op_0_bw="8">
<![CDATA[
entry:1970 %trunc_ln755_9 = trunc i8 %sk_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln755_9"/></StgValue>
</operation>

<operation id="1773" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1971 %tmp_140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_41

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1774" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1972 %or_ln755_39 = or i9 %tmp_140, i9 %shl_ln753_9

]]></Node>
<StgValue><ssdm name="or_ln755_39"/></StgValue>
</operation>

<operation id="1775" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:1973 %or_ln755_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_9, i9 %or_ln755_39

]]></Node>
<StgValue><ssdm name="or_ln755_9"/></StgValue>
</operation>

<operation id="1776" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="14" op_0_bw="13">
<![CDATA[
entry:1974 %zext_ln757_9 = zext i13 %or_ln755_9

]]></Node>
<StgValue><ssdm name="zext_ln757_9"/></StgValue>
</operation>

<operation id="1777" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1977 %add_ln758_9 = add i12 %a_read, i12 124

]]></Node>
<StgValue><ssdm name="add_ln758_9"/></StgValue>
</operation>

<operation id="1778" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="12">
<![CDATA[
entry:1978 %zext_ln758_9 = zext i12 %add_ln758_9

]]></Node>
<StgValue><ssdm name="zext_ln758_9"/></StgValue>
</operation>

<operation id="1779" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1979 %sk_addr_141 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_9

]]></Node>
<StgValue><ssdm name="sk_addr_141"/></StgValue>
</operation>

<operation id="1780" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="12">
<![CDATA[
entry:1980 %sk_load_141 = load i12 %sk_addr_141

]]></Node>
<StgValue><ssdm name="sk_load_141"/></StgValue>
</operation>

<operation id="1781" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1982 %add_ln759_9 = add i12 %a_read, i12 125

]]></Node>
<StgValue><ssdm name="add_ln759_9"/></StgValue>
</operation>

<operation id="1782" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="12">
<![CDATA[
entry:1983 %zext_ln759_9 = zext i12 %add_ln759_9

]]></Node>
<StgValue><ssdm name="zext_ln759_9"/></StgValue>
</operation>

<operation id="1783" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1984 %sk_addr_142 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_9

]]></Node>
<StgValue><ssdm name="sk_addr_142"/></StgValue>
</operation>

<operation id="1784" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="8" op_0_bw="12">
<![CDATA[
entry:1985 %sk_load_142 = load i12 %sk_addr_142

]]></Node>
<StgValue><ssdm name="sk_load_142"/></StgValue>
</operation>

<operation id="1785" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2035 %sub_ln778_9 = sub i14 4096, i14 %zext_ln757_9

]]></Node>
<StgValue><ssdm name="sub_ln778_9"/></StgValue>
</operation>

<operation id="1786" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="14">
<![CDATA[
entry:2036 %sext_ln778_9 = sext i14 %sub_ln778_9

]]></Node>
<StgValue><ssdm name="sext_ln778_9"/></StgValue>
</operation>

<operation id="1787" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2037 %store_ln778 = store i32 %sext_ln778_9, i10 %r_addr_75

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1788" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:231 %or_ln757_9 = or i10 %tmp_s, i10 76

]]></Node>
<StgValue><ssdm name="or_ln757_9"/></StgValue>
</operation>

<operation id="1789" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="10">
<![CDATA[
entry:232 %zext_ln757_73 = zext i10 %or_ln757_9

]]></Node>
<StgValue><ssdm name="zext_ln757_73"/></StgValue>
</operation>

<operation id="1790" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %r_addr_76 = getelementptr i32 %r, i64 0, i64 %zext_ln757_73

]]></Node>
<StgValue><ssdm name="r_addr_76"/></StgValue>
</operation>

<operation id="1791" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1975 %lshr_ln757_9 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_140, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_9"/></StgValue>
</operation>

<operation id="1792" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="4">
<![CDATA[
entry:1976 %zext_ln757_41 = zext i4 %lshr_ln757_9

]]></Node>
<StgValue><ssdm name="zext_ln757_41"/></StgValue>
</operation>

<operation id="1793" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="12">
<![CDATA[
entry:1980 %sk_load_141 = load i12 %sk_addr_141

]]></Node>
<StgValue><ssdm name="sk_load_141"/></StgValue>
</operation>

<operation id="1794" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="8">
<![CDATA[
entry:1981 %trunc_ln758_9 = trunc i8 %sk_load_141

]]></Node>
<StgValue><ssdm name="trunc_ln758_9"/></StgValue>
</operation>

<operation id="1795" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="8" op_0_bw="12">
<![CDATA[
entry:1985 %sk_load_142 = load i12 %sk_addr_142

]]></Node>
<StgValue><ssdm name="sk_load_142"/></StgValue>
</operation>

<operation id="1796" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="8">
<![CDATA[
entry:1986 %trunc_ln760_9 = trunc i8 %sk_load_142

]]></Node>
<StgValue><ssdm name="trunc_ln760_9"/></StgValue>
</operation>

<operation id="1797" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:1987 %tmp_141 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_41

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1798" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:1988 %tmp_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_9, i4 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1799" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1989 %or_ln760_39 = or i9 %tmp_142, i9 %tmp_141

]]></Node>
<StgValue><ssdm name="or_ln760_39"/></StgValue>
</operation>

<operation id="1800" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1990 %tmp_143 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_141, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1801" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:1991 %or_ln760_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_9, i3 %tmp_143, i9 %or_ln760_39

]]></Node>
<StgValue><ssdm name="or_ln760_9"/></StgValue>
</operation>

<operation id="1802" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="14" op_0_bw="13">
<![CDATA[
entry:1992 %zext_ln762_9 = zext i13 %or_ln760_9

]]></Node>
<StgValue><ssdm name="zext_ln762_9"/></StgValue>
</operation>

<operation id="1803" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1993 %lshr_ln762_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_142, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_9"/></StgValue>
</operation>

<operation id="1804" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1994 %add_ln763_9 = add i12 %a_read, i12 126

]]></Node>
<StgValue><ssdm name="add_ln763_9"/></StgValue>
</operation>

<operation id="1805" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="64" op_0_bw="12">
<![CDATA[
entry:1995 %zext_ln763_9 = zext i12 %add_ln763_9

]]></Node>
<StgValue><ssdm name="zext_ln763_9"/></StgValue>
</operation>

<operation id="1806" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1996 %sk_addr_143 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_9

]]></Node>
<StgValue><ssdm name="sk_addr_143"/></StgValue>
</operation>

<operation id="1807" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="12">
<![CDATA[
entry:1997 %sk_load_143 = load i12 %sk_addr_143

]]></Node>
<StgValue><ssdm name="sk_load_143"/></StgValue>
</operation>

<operation id="1808" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2003 %add_ln767_9 = add i12 %a_read, i12 127

]]></Node>
<StgValue><ssdm name="add_ln767_9"/></StgValue>
</operation>

<operation id="1809" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="12">
<![CDATA[
entry:2004 %zext_ln767_9 = zext i12 %add_ln767_9

]]></Node>
<StgValue><ssdm name="zext_ln767_9"/></StgValue>
</operation>

<operation id="1810" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2005 %sk_addr_144 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_9

]]></Node>
<StgValue><ssdm name="sk_addr_144"/></StgValue>
</operation>

<operation id="1811" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="12">
<![CDATA[
entry:2006 %sk_load_144 = load i12 %sk_addr_144

]]></Node>
<StgValue><ssdm name="sk_load_144"/></StgValue>
</operation>

<operation id="1812" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2038 %sub_ln779_9 = sub i14 4096, i14 %zext_ln762_9

]]></Node>
<StgValue><ssdm name="sub_ln779_9"/></StgValue>
</operation>

<operation id="1813" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="14">
<![CDATA[
entry:2039 %sext_ln779_9 = sext i14 %sub_ln779_9

]]></Node>
<StgValue><ssdm name="sext_ln779_9"/></StgValue>
</operation>

<operation id="1814" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2040 %store_ln779 = store i32 %sext_ln779_9, i10 %r_addr_76

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1815" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:234 %or_ln762_9 = or i10 %tmp_s, i10 77

]]></Node>
<StgValue><ssdm name="or_ln762_9"/></StgValue>
</operation>

<operation id="1816" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="10">
<![CDATA[
entry:235 %zext_ln762_41 = zext i10 %or_ln762_9

]]></Node>
<StgValue><ssdm name="zext_ln762_41"/></StgValue>
</operation>

<operation id="1817" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %r_addr_77 = getelementptr i32 %r, i64 0, i64 %zext_ln762_41

]]></Node>
<StgValue><ssdm name="r_addr_77"/></StgValue>
</operation>

<operation id="1818" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="12">
<![CDATA[
entry:1997 %sk_load_143 = load i12 %sk_addr_143

]]></Node>
<StgValue><ssdm name="sk_load_143"/></StgValue>
</operation>

<operation id="1819" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="6" op_0_bw="8">
<![CDATA[
entry:1998 %trunc_ln764_9 = trunc i8 %sk_load_143

]]></Node>
<StgValue><ssdm name="trunc_ln764_9"/></StgValue>
</operation>

<operation id="1820" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:1999 %or_ln764_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_9, i7 %lshr_ln762_9

]]></Node>
<StgValue><ssdm name="or_ln764_9"/></StgValue>
</operation>

<operation id="1821" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="14" op_0_bw="13">
<![CDATA[
entry:2000 %zext_ln766_9 = zext i13 %or_ln764_9

]]></Node>
<StgValue><ssdm name="zext_ln766_9"/></StgValue>
</operation>

<operation id="1822" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="12">
<![CDATA[
entry:2006 %sk_load_144 = load i12 %sk_addr_144

]]></Node>
<StgValue><ssdm name="sk_load_144"/></StgValue>
</operation>

<operation id="1823" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2008 %add_ln768_9 = add i12 %a_read, i12 128

]]></Node>
<StgValue><ssdm name="add_ln768_9"/></StgValue>
</operation>

<operation id="1824" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="12">
<![CDATA[
entry:2009 %zext_ln768_9 = zext i12 %add_ln768_9

]]></Node>
<StgValue><ssdm name="zext_ln768_9"/></StgValue>
</operation>

<operation id="1825" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2010 %sk_addr_145 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_9

]]></Node>
<StgValue><ssdm name="sk_addr_145"/></StgValue>
</operation>

<operation id="1826" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="8" op_0_bw="12">
<![CDATA[
entry:2011 %sk_load_145 = load i12 %sk_addr_145

]]></Node>
<StgValue><ssdm name="sk_load_145"/></StgValue>
</operation>

<operation id="1827" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2020 %add_ln772_9 = add i12 %a_read, i12 129

]]></Node>
<StgValue><ssdm name="add_ln772_9"/></StgValue>
</operation>

<operation id="1828" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="12">
<![CDATA[
entry:2021 %zext_ln772_9 = zext i12 %add_ln772_9

]]></Node>
<StgValue><ssdm name="zext_ln772_9"/></StgValue>
</operation>

<operation id="1829" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2022 %sk_addr_146 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_9

]]></Node>
<StgValue><ssdm name="sk_addr_146"/></StgValue>
</operation>

<operation id="1830" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="12">
<![CDATA[
entry:2023 %sk_load_146 = load i12 %sk_addr_146

]]></Node>
<StgValue><ssdm name="sk_load_146"/></StgValue>
</operation>

<operation id="1831" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2041 %sub_ln780_9 = sub i14 4096, i14 %zext_ln766_9

]]></Node>
<StgValue><ssdm name="sub_ln780_9"/></StgValue>
</operation>

<operation id="1832" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="14">
<![CDATA[
entry:2042 %sext_ln780_9 = sext i14 %sub_ln780_9

]]></Node>
<StgValue><ssdm name="sext_ln780_9"/></StgValue>
</operation>

<operation id="1833" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2043 %store_ln780 = store i32 %sext_ln780_9, i10 %r_addr_77

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1834" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:237 %or_ln766_9 = or i10 %tmp_s, i10 78

]]></Node>
<StgValue><ssdm name="or_ln766_9"/></StgValue>
</operation>

<operation id="1835" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
entry:238 %zext_ln766_73 = zext i10 %or_ln766_9

]]></Node>
<StgValue><ssdm name="zext_ln766_73"/></StgValue>
</operation>

<operation id="1836" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %r_addr_78 = getelementptr i32 %r, i64 0, i64 %zext_ln766_73

]]></Node>
<StgValue><ssdm name="r_addr_78"/></StgValue>
</operation>

<operation id="1837" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:240 %or_ln771_9 = or i10 %tmp_s, i10 79

]]></Node>
<StgValue><ssdm name="or_ln771_9"/></StgValue>
</operation>

<operation id="1838" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="10">
<![CDATA[
entry:241 %zext_ln771_41 = zext i10 %or_ln771_9

]]></Node>
<StgValue><ssdm name="zext_ln771_41"/></StgValue>
</operation>

<operation id="1839" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %r_addr_79 = getelementptr i32 %r, i64 0, i64 %zext_ln771_41

]]></Node>
<StgValue><ssdm name="r_addr_79"/></StgValue>
</operation>

<operation id="1840" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2001 %lshr_ln766_9 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_143, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_9"/></StgValue>
</operation>

<operation id="1841" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="2">
<![CDATA[
entry:2002 %zext_ln766_41 = zext i2 %lshr_ln766_9

]]></Node>
<StgValue><ssdm name="zext_ln766_41"/></StgValue>
</operation>

<operation id="1842" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="7" op_0_bw="8">
<![CDATA[
entry:2007 %trunc_ln767_9 = trunc i8 %sk_load_144

]]></Node>
<StgValue><ssdm name="trunc_ln767_9"/></StgValue>
</operation>

<operation id="1843" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="8" op_0_bw="12">
<![CDATA[
entry:2011 %sk_load_145 = load i12 %sk_addr_145

]]></Node>
<StgValue><ssdm name="sk_load_145"/></StgValue>
</operation>

<operation id="1844" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="3" op_0_bw="8">
<![CDATA[
entry:2012 %trunc_ln769_9 = trunc i8 %sk_load_145

]]></Node>
<StgValue><ssdm name="trunc_ln769_9"/></StgValue>
</operation>

<operation id="1845" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2013 %tmp_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_41

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1846" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2014 %tmp_145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_9, i2 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1847" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2015 %or_ln769_39 = or i9 %tmp_145, i9 %tmp_144

]]></Node>
<StgValue><ssdm name="or_ln769_39"/></StgValue>
</operation>

<operation id="1848" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2016 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_144, i32 7

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1849" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2017 %or_ln769_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_9, i1 %tmp_146, i9 %or_ln769_39

]]></Node>
<StgValue><ssdm name="or_ln769_9"/></StgValue>
</operation>

<operation id="1850" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="13">
<![CDATA[
entry:2018 %zext_ln771_9 = zext i13 %or_ln769_9

]]></Node>
<StgValue><ssdm name="zext_ln771_9"/></StgValue>
</operation>

<operation id="1851" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2019 %lshr_ln771_9 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_145, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_9"/></StgValue>
</operation>

<operation id="1852" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="12">
<![CDATA[
entry:2023 %sk_load_146 = load i12 %sk_addr_146

]]></Node>
<StgValue><ssdm name="sk_load_146"/></StgValue>
</operation>

<operation id="1853" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2024 %or_ln772_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_146, i5 %lshr_ln771_9

]]></Node>
<StgValue><ssdm name="or_ln772_9"/></StgValue>
</operation>

<operation id="1854" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="14" op_0_bw="13">
<![CDATA[
entry:2025 %zext_ln775_9 = zext i13 %or_ln772_9

]]></Node>
<StgValue><ssdm name="zext_ln775_9"/></StgValue>
</operation>

<operation id="1855" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2044 %sub_ln781_9 = sub i14 4096, i14 %zext_ln771_9

]]></Node>
<StgValue><ssdm name="sub_ln781_9"/></StgValue>
</operation>

<operation id="1856" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="14">
<![CDATA[
entry:2045 %sext_ln781_9 = sext i14 %sub_ln781_9

]]></Node>
<StgValue><ssdm name="sext_ln781_9"/></StgValue>
</operation>

<operation id="1857" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2046 %store_ln781 = store i32 %sext_ln781_9, i10 %r_addr_78

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="1858" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2047 %sub_ln782_9 = sub i14 4096, i14 %zext_ln775_9

]]></Node>
<StgValue><ssdm name="sub_ln782_9"/></StgValue>
</operation>

<operation id="1859" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="14">
<![CDATA[
entry:2048 %sext_ln782_9 = sext i14 %sub_ln782_9

]]></Node>
<StgValue><ssdm name="sext_ln782_9"/></StgValue>
</operation>

<operation id="1860" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2049 %store_ln782 = store i32 %sext_ln782_9, i10 %r_addr_79

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="1861" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2050 %add_ln739_9 = add i12 %a_read, i12 130

]]></Node>
<StgValue><ssdm name="add_ln739_9"/></StgValue>
</operation>

<operation id="1862" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="12">
<![CDATA[
entry:2051 %zext_ln739_9 = zext i12 %add_ln739_9

]]></Node>
<StgValue><ssdm name="zext_ln739_9"/></StgValue>
</operation>

<operation id="1863" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2052 %sk_addr_147 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_9

]]></Node>
<StgValue><ssdm name="sk_addr_147"/></StgValue>
</operation>

<operation id="1864" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="12">
<![CDATA[
entry:2053 %sk_load_147 = load i12 %sk_addr_147

]]></Node>
<StgValue><ssdm name="sk_load_147"/></StgValue>
</operation>

<operation id="1865" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2054 %add_ln740_10 = add i12 %a_read, i12 131

]]></Node>
<StgValue><ssdm name="add_ln740_10"/></StgValue>
</operation>

<operation id="1866" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="12">
<![CDATA[
entry:2055 %zext_ln740_10 = zext i12 %add_ln740_10

]]></Node>
<StgValue><ssdm name="zext_ln740_10"/></StgValue>
</operation>

<operation id="1867" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2056 %sk_addr_148 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_10

]]></Node>
<StgValue><ssdm name="sk_addr_148"/></StgValue>
</operation>

<operation id="1868" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="12">
<![CDATA[
entry:2057 %sk_load_148 = load i12 %sk_addr_148

]]></Node>
<StgValue><ssdm name="sk_load_148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1869" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:243 %or_ln739_9 = or i10 %tmp_s, i10 80

]]></Node>
<StgValue><ssdm name="or_ln739_9"/></StgValue>
</operation>

<operation id="1870" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
entry:244 %zext_ln739_41 = zext i10 %or_ln739_9

]]></Node>
<StgValue><ssdm name="zext_ln739_41"/></StgValue>
</operation>

<operation id="1871" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %r_addr_80 = getelementptr i32 %r, i64 0, i64 %zext_ln739_41

]]></Node>
<StgValue><ssdm name="r_addr_80"/></StgValue>
</operation>

<operation id="1872" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="12">
<![CDATA[
entry:2053 %sk_load_147 = load i12 %sk_addr_147

]]></Node>
<StgValue><ssdm name="sk_load_147"/></StgValue>
</operation>

<operation id="1873" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="12">
<![CDATA[
entry:2057 %sk_load_148 = load i12 %sk_addr_148

]]></Node>
<StgValue><ssdm name="sk_load_148"/></StgValue>
</operation>

<operation id="1874" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="5" op_0_bw="8">
<![CDATA[
entry:2058 %trunc_ln741_10 = trunc i8 %sk_load_148

]]></Node>
<StgValue><ssdm name="trunc_ln741_10"/></StgValue>
</operation>

<operation id="1875" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2059 %tmp_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_10, i8 %sk_load_147

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1876" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="14" op_0_bw="13">
<![CDATA[
entry:2060 %zext_ln743_10 = zext i13 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln743_10"/></StgValue>
</operation>

<operation id="1877" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2063 %add_ln744_10 = add i12 %a_read, i12 132

]]></Node>
<StgValue><ssdm name="add_ln744_10"/></StgValue>
</operation>

<operation id="1878" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="12">
<![CDATA[
entry:2064 %zext_ln744_10 = zext i12 %add_ln744_10

]]></Node>
<StgValue><ssdm name="zext_ln744_10"/></StgValue>
</operation>

<operation id="1879" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2065 %sk_addr_149 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_10

]]></Node>
<StgValue><ssdm name="sk_addr_149"/></StgValue>
</operation>

<operation id="1880" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="8" op_0_bw="12">
<![CDATA[
entry:2066 %sk_load_149 = load i12 %sk_addr_149

]]></Node>
<StgValue><ssdm name="sk_load_149"/></StgValue>
</operation>

<operation id="1881" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2068 %add_ln745_10 = add i12 %a_read, i12 133

]]></Node>
<StgValue><ssdm name="add_ln745_10"/></StgValue>
</operation>

<operation id="1882" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="12">
<![CDATA[
entry:2069 %zext_ln745_10 = zext i12 %add_ln745_10

]]></Node>
<StgValue><ssdm name="zext_ln745_10"/></StgValue>
</operation>

<operation id="1883" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2070 %sk_addr_150 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_10

]]></Node>
<StgValue><ssdm name="sk_addr_150"/></StgValue>
</operation>

<operation id="1884" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="12">
<![CDATA[
entry:2071 %sk_load_150 = load i12 %sk_addr_150

]]></Node>
<StgValue><ssdm name="sk_load_150"/></StgValue>
</operation>

<operation id="1885" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2154 %sub_ln775_10 = sub i14 4096, i14 %zext_ln743_10

]]></Node>
<StgValue><ssdm name="sub_ln775_10"/></StgValue>
</operation>

<operation id="1886" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="14">
<![CDATA[
entry:2155 %sext_ln775_10 = sext i14 %sub_ln775_10

]]></Node>
<StgValue><ssdm name="sext_ln775_10"/></StgValue>
</operation>

<operation id="1887" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2156 %store_ln775 = store i32 %sext_ln775_10, i10 %r_addr_80

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1888" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:246 %or_ln743_10 = or i10 %tmp_s, i10 81

]]></Node>
<StgValue><ssdm name="or_ln743_10"/></StgValue>
</operation>

<operation id="1889" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
entry:247 %zext_ln743_74 = zext i10 %or_ln743_10

]]></Node>
<StgValue><ssdm name="zext_ln743_74"/></StgValue>
</operation>

<operation id="1890" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %r_addr_81 = getelementptr i32 %r, i64 0, i64 %zext_ln743_74

]]></Node>
<StgValue><ssdm name="r_addr_81"/></StgValue>
</operation>

<operation id="1891" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2061 %lshr_ln743_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_148, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_s"/></StgValue>
</operation>

<operation id="1892" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="3">
<![CDATA[
entry:2062 %zext_ln743_42 = zext i3 %lshr_ln743_s

]]></Node>
<StgValue><ssdm name="zext_ln743_42"/></StgValue>
</operation>

<operation id="1893" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="8" op_0_bw="12">
<![CDATA[
entry:2066 %sk_load_149 = load i12 %sk_addr_149

]]></Node>
<StgValue><ssdm name="sk_load_149"/></StgValue>
</operation>

<operation id="1894" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="6" op_0_bw="8">
<![CDATA[
entry:2067 %trunc_ln744_10 = trunc i8 %sk_load_149

]]></Node>
<StgValue><ssdm name="trunc_ln744_10"/></StgValue>
</operation>

<operation id="1895" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="12">
<![CDATA[
entry:2071 %sk_load_150 = load i12 %sk_addr_150

]]></Node>
<StgValue><ssdm name="sk_load_150"/></StgValue>
</operation>

<operation id="1896" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="2" op_0_bw="8">
<![CDATA[
entry:2072 %trunc_ln746_10 = trunc i8 %sk_load_150

]]></Node>
<StgValue><ssdm name="trunc_ln746_10"/></StgValue>
</operation>

<operation id="1897" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2073 %tmp_147 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_42

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1898" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2074 %tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_10, i3 0

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1899" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2075 %or_ln746_40 = or i9 %tmp_148, i9 %tmp_147

]]></Node>
<StgValue><ssdm name="or_ln746_40"/></StgValue>
</operation>

<operation id="1900" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2076 %tmp_149 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_149, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1901" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2077 %or_ln746_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_10, i2 %tmp_149, i9 %or_ln746_40

]]></Node>
<StgValue><ssdm name="or_ln746_s"/></StgValue>
</operation>

<operation id="1902" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="14" op_0_bw="13">
<![CDATA[
entry:2078 %zext_ln748_10 = zext i13 %or_ln746_s

]]></Node>
<StgValue><ssdm name="zext_ln748_10"/></StgValue>
</operation>

<operation id="1903" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2079 %lshr_ln748_s = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_150, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_s"/></StgValue>
</operation>

<operation id="1904" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2080 %add_ln749_10 = add i12 %a_read, i12 134

]]></Node>
<StgValue><ssdm name="add_ln749_10"/></StgValue>
</operation>

<operation id="1905" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="12">
<![CDATA[
entry:2081 %zext_ln749_10 = zext i12 %add_ln749_10

]]></Node>
<StgValue><ssdm name="zext_ln749_10"/></StgValue>
</operation>

<operation id="1906" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2082 %sk_addr_151 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_10

]]></Node>
<StgValue><ssdm name="sk_addr_151"/></StgValue>
</operation>

<operation id="1907" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="8" op_0_bw="12">
<![CDATA[
entry:2083 %sk_load_151 = load i12 %sk_addr_151

]]></Node>
<StgValue><ssdm name="sk_load_151"/></StgValue>
</operation>

<operation id="1908" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2089 %add_ln753_10 = add i12 %a_read, i12 135

]]></Node>
<StgValue><ssdm name="add_ln753_10"/></StgValue>
</operation>

<operation id="1909" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="12">
<![CDATA[
entry:2090 %zext_ln753_10 = zext i12 %add_ln753_10

]]></Node>
<StgValue><ssdm name="zext_ln753_10"/></StgValue>
</operation>

<operation id="1910" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2091 %sk_addr_152 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_10

]]></Node>
<StgValue><ssdm name="sk_addr_152"/></StgValue>
</operation>

<operation id="1911" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="12">
<![CDATA[
entry:2092 %sk_load_152 = load i12 %sk_addr_152

]]></Node>
<StgValue><ssdm name="sk_load_152"/></StgValue>
</operation>

<operation id="1912" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2157 %sub_ln776_10 = sub i14 4096, i14 %zext_ln748_10

]]></Node>
<StgValue><ssdm name="sub_ln776_10"/></StgValue>
</operation>

<operation id="1913" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="14">
<![CDATA[
entry:2158 %sext_ln776_10 = sext i14 %sub_ln776_10

]]></Node>
<StgValue><ssdm name="sext_ln776_10"/></StgValue>
</operation>

<operation id="1914" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2159 %store_ln776 = store i32 %sext_ln776_10, i10 %r_addr_81

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1915" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:249 %or_ln748_10 = or i10 %tmp_s, i10 82

]]></Node>
<StgValue><ssdm name="or_ln748_10"/></StgValue>
</operation>

<operation id="1916" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="10">
<![CDATA[
entry:250 %zext_ln748_42 = zext i10 %or_ln748_10

]]></Node>
<StgValue><ssdm name="zext_ln748_42"/></StgValue>
</operation>

<operation id="1917" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %r_addr_82 = getelementptr i32 %r, i64 0, i64 %zext_ln748_42

]]></Node>
<StgValue><ssdm name="r_addr_82"/></StgValue>
</operation>

<operation id="1918" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="8" op_0_bw="12">
<![CDATA[
entry:2083 %sk_load_151 = load i12 %sk_addr_151

]]></Node>
<StgValue><ssdm name="sk_load_151"/></StgValue>
</operation>

<operation id="1919" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="7" op_0_bw="8">
<![CDATA[
entry:2084 %trunc_ln750_10 = trunc i8 %sk_load_151

]]></Node>
<StgValue><ssdm name="trunc_ln750_10"/></StgValue>
</operation>

<operation id="1920" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2085 %or_ln750_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_10, i6 %lshr_ln748_s

]]></Node>
<StgValue><ssdm name="or_ln750_s"/></StgValue>
</operation>

<operation id="1921" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="14" op_0_bw="13">
<![CDATA[
entry:2086 %zext_ln752_10 = zext i13 %or_ln750_s

]]></Node>
<StgValue><ssdm name="zext_ln752_10"/></StgValue>
</operation>

<operation id="1922" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="12">
<![CDATA[
entry:2092 %sk_load_152 = load i12 %sk_addr_152

]]></Node>
<StgValue><ssdm name="sk_load_152"/></StgValue>
</operation>

<operation id="1923" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2094 %add_ln754_10 = add i12 %a_read, i12 136

]]></Node>
<StgValue><ssdm name="add_ln754_10"/></StgValue>
</operation>

<operation id="1924" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="12">
<![CDATA[
entry:2095 %zext_ln754_10 = zext i12 %add_ln754_10

]]></Node>
<StgValue><ssdm name="zext_ln754_10"/></StgValue>
</operation>

<operation id="1925" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2096 %sk_addr_153 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_10

]]></Node>
<StgValue><ssdm name="sk_addr_153"/></StgValue>
</operation>

<operation id="1926" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="8" op_0_bw="12">
<![CDATA[
entry:2097 %sk_load_153 = load i12 %sk_addr_153

]]></Node>
<StgValue><ssdm name="sk_load_153"/></StgValue>
</operation>

<operation id="1927" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2105 %add_ln758_10 = add i12 %a_read, i12 137

]]></Node>
<StgValue><ssdm name="add_ln758_10"/></StgValue>
</operation>

<operation id="1928" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="12">
<![CDATA[
entry:2106 %zext_ln758_10 = zext i12 %add_ln758_10

]]></Node>
<StgValue><ssdm name="zext_ln758_10"/></StgValue>
</operation>

<operation id="1929" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2107 %sk_addr_154 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_10

]]></Node>
<StgValue><ssdm name="sk_addr_154"/></StgValue>
</operation>

<operation id="1930" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="12">
<![CDATA[
entry:2108 %sk_load_154 = load i12 %sk_addr_154

]]></Node>
<StgValue><ssdm name="sk_load_154"/></StgValue>
</operation>

<operation id="1931" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2160 %sub_ln777_10 = sub i14 4096, i14 %zext_ln752_10

]]></Node>
<StgValue><ssdm name="sub_ln777_10"/></StgValue>
</operation>

<operation id="1932" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="14">
<![CDATA[
entry:2161 %sext_ln777_10 = sext i14 %sub_ln777_10

]]></Node>
<StgValue><ssdm name="sext_ln777_10"/></StgValue>
</operation>

<operation id="1933" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2162 %store_ln777 = store i32 %sext_ln777_10, i10 %r_addr_82

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1934" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:252 %or_ln752_10 = or i10 %tmp_s, i10 83

]]></Node>
<StgValue><ssdm name="or_ln752_10"/></StgValue>
</operation>

<operation id="1935" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
entry:253 %zext_ln752_74 = zext i10 %or_ln752_10

]]></Node>
<StgValue><ssdm name="zext_ln752_74"/></StgValue>
</operation>

<operation id="1936" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %r_addr_83 = getelementptr i32 %r, i64 0, i64 %zext_ln752_74

]]></Node>
<StgValue><ssdm name="r_addr_83"/></StgValue>
</operation>

<operation id="1937" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2087 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_151, i32 7

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1938" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="1">
<![CDATA[
entry:2088 %zext_ln752_42 = zext i1 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln752_42"/></StgValue>
</operation>

<operation id="1939" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2093 %shl_ln753_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_152, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_s"/></StgValue>
</operation>

<operation id="1940" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="8" op_0_bw="12">
<![CDATA[
entry:2097 %sk_load_153 = load i12 %sk_addr_153

]]></Node>
<StgValue><ssdm name="sk_load_153"/></StgValue>
</operation>

<operation id="1941" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="4" op_0_bw="8">
<![CDATA[
entry:2098 %trunc_ln755_10 = trunc i8 %sk_load_153

]]></Node>
<StgValue><ssdm name="trunc_ln755_10"/></StgValue>
</operation>

<operation id="1942" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2099 %tmp_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_42

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1943" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2100 %or_ln755_40 = or i9 %tmp_151, i9 %shl_ln753_s

]]></Node>
<StgValue><ssdm name="or_ln755_40"/></StgValue>
</operation>

<operation id="1944" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2101 %or_ln755_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_10, i9 %or_ln755_40

]]></Node>
<StgValue><ssdm name="or_ln755_s"/></StgValue>
</operation>

<operation id="1945" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="14" op_0_bw="13">
<![CDATA[
entry:2102 %zext_ln757_10 = zext i13 %or_ln755_s

]]></Node>
<StgValue><ssdm name="zext_ln757_10"/></StgValue>
</operation>

<operation id="1946" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="12">
<![CDATA[
entry:2108 %sk_load_154 = load i12 %sk_addr_154

]]></Node>
<StgValue><ssdm name="sk_load_154"/></StgValue>
</operation>

<operation id="1947" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2110 %add_ln759_10 = add i12 %a_read, i12 138

]]></Node>
<StgValue><ssdm name="add_ln759_10"/></StgValue>
</operation>

<operation id="1948" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="12">
<![CDATA[
entry:2111 %zext_ln759_10 = zext i12 %add_ln759_10

]]></Node>
<StgValue><ssdm name="zext_ln759_10"/></StgValue>
</operation>

<operation id="1949" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2112 %sk_addr_155 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_10

]]></Node>
<StgValue><ssdm name="sk_addr_155"/></StgValue>
</operation>

<operation id="1950" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="12">
<![CDATA[
entry:2113 %sk_load_155 = load i12 %sk_addr_155

]]></Node>
<StgValue><ssdm name="sk_load_155"/></StgValue>
</operation>

<operation id="1951" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2122 %add_ln763_10 = add i12 %a_read, i12 139

]]></Node>
<StgValue><ssdm name="add_ln763_10"/></StgValue>
</operation>

<operation id="1952" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="12">
<![CDATA[
entry:2123 %zext_ln763_10 = zext i12 %add_ln763_10

]]></Node>
<StgValue><ssdm name="zext_ln763_10"/></StgValue>
</operation>

<operation id="1953" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2124 %sk_addr_156 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_10

]]></Node>
<StgValue><ssdm name="sk_addr_156"/></StgValue>
</operation>

<operation id="1954" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="12">
<![CDATA[
entry:2125 %sk_load_156 = load i12 %sk_addr_156

]]></Node>
<StgValue><ssdm name="sk_load_156"/></StgValue>
</operation>

<operation id="1955" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2163 %sub_ln778_10 = sub i14 4096, i14 %zext_ln757_10

]]></Node>
<StgValue><ssdm name="sub_ln778_10"/></StgValue>
</operation>

<operation id="1956" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="14">
<![CDATA[
entry:2164 %sext_ln778_10 = sext i14 %sub_ln778_10

]]></Node>
<StgValue><ssdm name="sext_ln778_10"/></StgValue>
</operation>

<operation id="1957" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2165 %store_ln778 = store i32 %sext_ln778_10, i10 %r_addr_83

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1958" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:255 %or_ln757_10 = or i10 %tmp_s, i10 84

]]></Node>
<StgValue><ssdm name="or_ln757_10"/></StgValue>
</operation>

<operation id="1959" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
entry:256 %zext_ln757_74 = zext i10 %or_ln757_10

]]></Node>
<StgValue><ssdm name="zext_ln757_74"/></StgValue>
</operation>

<operation id="1960" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %r_addr_84 = getelementptr i32 %r, i64 0, i64 %zext_ln757_74

]]></Node>
<StgValue><ssdm name="r_addr_84"/></StgValue>
</operation>

<operation id="1961" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:258 %or_ln762_10 = or i10 %tmp_s, i10 85

]]></Node>
<StgValue><ssdm name="or_ln762_10"/></StgValue>
</operation>

<operation id="1962" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="10">
<![CDATA[
entry:259 %zext_ln762_42 = zext i10 %or_ln762_10

]]></Node>
<StgValue><ssdm name="zext_ln762_42"/></StgValue>
</operation>

<operation id="1963" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %r_addr_85 = getelementptr i32 %r, i64 0, i64 %zext_ln762_42

]]></Node>
<StgValue><ssdm name="r_addr_85"/></StgValue>
</operation>

<operation id="1964" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2103 %lshr_ln757_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_153, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_s"/></StgValue>
</operation>

<operation id="1965" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="4">
<![CDATA[
entry:2104 %zext_ln757_42 = zext i4 %lshr_ln757_s

]]></Node>
<StgValue><ssdm name="zext_ln757_42"/></StgValue>
</operation>

<operation id="1966" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="8">
<![CDATA[
entry:2109 %trunc_ln758_10 = trunc i8 %sk_load_154

]]></Node>
<StgValue><ssdm name="trunc_ln758_10"/></StgValue>
</operation>

<operation id="1967" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="12">
<![CDATA[
entry:2113 %sk_load_155 = load i12 %sk_addr_155

]]></Node>
<StgValue><ssdm name="sk_load_155"/></StgValue>
</operation>

<operation id="1968" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="8">
<![CDATA[
entry:2114 %trunc_ln760_10 = trunc i8 %sk_load_155

]]></Node>
<StgValue><ssdm name="trunc_ln760_10"/></StgValue>
</operation>

<operation id="1969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2115 %tmp_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_42

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1970" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2116 %tmp_153 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_10, i4 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1971" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2117 %or_ln760_40 = or i9 %tmp_153, i9 %tmp_152

]]></Node>
<StgValue><ssdm name="or_ln760_40"/></StgValue>
</operation>

<operation id="1972" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2118 %tmp_154 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_154, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1973" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2119 %or_ln760_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_10, i3 %tmp_154, i9 %or_ln760_40

]]></Node>
<StgValue><ssdm name="or_ln760_s"/></StgValue>
</operation>

<operation id="1974" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="14" op_0_bw="13">
<![CDATA[
entry:2120 %zext_ln762_10 = zext i13 %or_ln760_s

]]></Node>
<StgValue><ssdm name="zext_ln762_10"/></StgValue>
</operation>

<operation id="1975" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2121 %lshr_ln762_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_155, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_s"/></StgValue>
</operation>

<operation id="1976" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="12">
<![CDATA[
entry:2125 %sk_load_156 = load i12 %sk_addr_156

]]></Node>
<StgValue><ssdm name="sk_load_156"/></StgValue>
</operation>

<operation id="1977" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="6" op_0_bw="8">
<![CDATA[
entry:2126 %trunc_ln764_10 = trunc i8 %sk_load_156

]]></Node>
<StgValue><ssdm name="trunc_ln764_10"/></StgValue>
</operation>

<operation id="1978" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2127 %or_ln764_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_10, i7 %lshr_ln762_s

]]></Node>
<StgValue><ssdm name="or_ln764_s"/></StgValue>
</operation>

<operation id="1979" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="14" op_0_bw="13">
<![CDATA[
entry:2128 %zext_ln766_10 = zext i13 %or_ln764_s

]]></Node>
<StgValue><ssdm name="zext_ln766_10"/></StgValue>
</operation>

<operation id="1980" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2131 %add_ln767_10 = add i12 %a_read, i12 140

]]></Node>
<StgValue><ssdm name="add_ln767_10"/></StgValue>
</operation>

<operation id="1981" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="12">
<![CDATA[
entry:2132 %zext_ln767_10 = zext i12 %add_ln767_10

]]></Node>
<StgValue><ssdm name="zext_ln767_10"/></StgValue>
</operation>

<operation id="1982" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2133 %sk_addr_157 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_10

]]></Node>
<StgValue><ssdm name="sk_addr_157"/></StgValue>
</operation>

<operation id="1983" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="12">
<![CDATA[
entry:2134 %sk_load_157 = load i12 %sk_addr_157

]]></Node>
<StgValue><ssdm name="sk_load_157"/></StgValue>
</operation>

<operation id="1984" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2136 %add_ln768_10 = add i12 %a_read, i12 141

]]></Node>
<StgValue><ssdm name="add_ln768_10"/></StgValue>
</operation>

<operation id="1985" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="12">
<![CDATA[
entry:2137 %zext_ln768_10 = zext i12 %add_ln768_10

]]></Node>
<StgValue><ssdm name="zext_ln768_10"/></StgValue>
</operation>

<operation id="1986" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2138 %sk_addr_158 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_10

]]></Node>
<StgValue><ssdm name="sk_addr_158"/></StgValue>
</operation>

<operation id="1987" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="12">
<![CDATA[
entry:2139 %sk_load_158 = load i12 %sk_addr_158

]]></Node>
<StgValue><ssdm name="sk_load_158"/></StgValue>
</operation>

<operation id="1988" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2166 %sub_ln779_10 = sub i14 4096, i14 %zext_ln762_10

]]></Node>
<StgValue><ssdm name="sub_ln779_10"/></StgValue>
</operation>

<operation id="1989" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="14">
<![CDATA[
entry:2167 %sext_ln779_10 = sext i14 %sub_ln779_10

]]></Node>
<StgValue><ssdm name="sext_ln779_10"/></StgValue>
</operation>

<operation id="1990" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2168 %store_ln779 = store i32 %sext_ln779_10, i10 %r_addr_84

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1991" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2169 %sub_ln780_10 = sub i14 4096, i14 %zext_ln766_10

]]></Node>
<StgValue><ssdm name="sub_ln780_10"/></StgValue>
</operation>

<operation id="1992" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="14">
<![CDATA[
entry:2170 %sext_ln780_10 = sext i14 %sub_ln780_10

]]></Node>
<StgValue><ssdm name="sext_ln780_10"/></StgValue>
</operation>

<operation id="1993" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2171 %store_ln780 = store i32 %sext_ln780_10, i10 %r_addr_85

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1994" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:261 %or_ln766_10 = or i10 %tmp_s, i10 86

]]></Node>
<StgValue><ssdm name="or_ln766_10"/></StgValue>
</operation>

<operation id="1995" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="10">
<![CDATA[
entry:262 %zext_ln766_74 = zext i10 %or_ln766_10

]]></Node>
<StgValue><ssdm name="zext_ln766_74"/></StgValue>
</operation>

<operation id="1996" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %r_addr_86 = getelementptr i32 %r, i64 0, i64 %zext_ln766_74

]]></Node>
<StgValue><ssdm name="r_addr_86"/></StgValue>
</operation>

<operation id="1997" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2129 %lshr_ln766_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_156, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_s"/></StgValue>
</operation>

<operation id="1998" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="2">
<![CDATA[
entry:2130 %zext_ln766_42 = zext i2 %lshr_ln766_s

]]></Node>
<StgValue><ssdm name="zext_ln766_42"/></StgValue>
</operation>

<operation id="1999" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="12">
<![CDATA[
entry:2134 %sk_load_157 = load i12 %sk_addr_157

]]></Node>
<StgValue><ssdm name="sk_load_157"/></StgValue>
</operation>

<operation id="2000" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="7" op_0_bw="8">
<![CDATA[
entry:2135 %trunc_ln767_10 = trunc i8 %sk_load_157

]]></Node>
<StgValue><ssdm name="trunc_ln767_10"/></StgValue>
</operation>

<operation id="2001" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="12">
<![CDATA[
entry:2139 %sk_load_158 = load i12 %sk_addr_158

]]></Node>
<StgValue><ssdm name="sk_load_158"/></StgValue>
</operation>

<operation id="2002" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="3" op_0_bw="8">
<![CDATA[
entry:2140 %trunc_ln769_10 = trunc i8 %sk_load_158

]]></Node>
<StgValue><ssdm name="trunc_ln769_10"/></StgValue>
</operation>

<operation id="2003" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2141 %tmp_155 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_42

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2004" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2142 %tmp_156 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2005" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2143 %or_ln769_40 = or i9 %tmp_156, i9 %tmp_155

]]></Node>
<StgValue><ssdm name="or_ln769_40"/></StgValue>
</operation>

<operation id="2006" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2144 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_157, i32 7

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2007" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2145 %or_ln769_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_10, i1 %tmp_157, i9 %or_ln769_40

]]></Node>
<StgValue><ssdm name="or_ln769_s"/></StgValue>
</operation>

<operation id="2008" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="14" op_0_bw="13">
<![CDATA[
entry:2146 %zext_ln771_10 = zext i13 %or_ln769_s

]]></Node>
<StgValue><ssdm name="zext_ln771_10"/></StgValue>
</operation>

<operation id="2009" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2147 %lshr_ln771_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_158, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_s"/></StgValue>
</operation>

<operation id="2010" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2148 %add_ln772_10 = add i12 %a_read, i12 142

]]></Node>
<StgValue><ssdm name="add_ln772_10"/></StgValue>
</operation>

<operation id="2011" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="12">
<![CDATA[
entry:2149 %zext_ln772_10 = zext i12 %add_ln772_10

]]></Node>
<StgValue><ssdm name="zext_ln772_10"/></StgValue>
</operation>

<operation id="2012" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2150 %sk_addr_159 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_10

]]></Node>
<StgValue><ssdm name="sk_addr_159"/></StgValue>
</operation>

<operation id="2013" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="12">
<![CDATA[
entry:2151 %sk_load_159 = load i12 %sk_addr_159

]]></Node>
<StgValue><ssdm name="sk_load_159"/></StgValue>
</operation>

<operation id="2014" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2172 %sub_ln781_10 = sub i14 4096, i14 %zext_ln771_10

]]></Node>
<StgValue><ssdm name="sub_ln781_10"/></StgValue>
</operation>

<operation id="2015" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="14">
<![CDATA[
entry:2173 %sext_ln781_10 = sext i14 %sub_ln781_10

]]></Node>
<StgValue><ssdm name="sext_ln781_10"/></StgValue>
</operation>

<operation id="2016" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2174 %store_ln781 = store i32 %sext_ln781_10, i10 %r_addr_86

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2017" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2178 %add_ln739_10 = add i12 %a_read, i12 143

]]></Node>
<StgValue><ssdm name="add_ln739_10"/></StgValue>
</operation>

<operation id="2018" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="12">
<![CDATA[
entry:2179 %zext_ln739_10 = zext i12 %add_ln739_10

]]></Node>
<StgValue><ssdm name="zext_ln739_10"/></StgValue>
</operation>

<operation id="2019" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2180 %sk_addr_160 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_10

]]></Node>
<StgValue><ssdm name="sk_addr_160"/></StgValue>
</operation>

<operation id="2020" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="12">
<![CDATA[
entry:2181 %sk_load_160 = load i12 %sk_addr_160

]]></Node>
<StgValue><ssdm name="sk_load_160"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2021" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:264 %or_ln771_10 = or i10 %tmp_s, i10 87

]]></Node>
<StgValue><ssdm name="or_ln771_10"/></StgValue>
</operation>

<operation id="2022" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="10">
<![CDATA[
entry:265 %zext_ln771_42 = zext i10 %or_ln771_10

]]></Node>
<StgValue><ssdm name="zext_ln771_42"/></StgValue>
</operation>

<operation id="2023" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %r_addr_87 = getelementptr i32 %r, i64 0, i64 %zext_ln771_42

]]></Node>
<StgValue><ssdm name="r_addr_87"/></StgValue>
</operation>

<operation id="2024" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="12">
<![CDATA[
entry:2151 %sk_load_159 = load i12 %sk_addr_159

]]></Node>
<StgValue><ssdm name="sk_load_159"/></StgValue>
</operation>

<operation id="2025" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2152 %or_ln772_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_159, i5 %lshr_ln771_s

]]></Node>
<StgValue><ssdm name="or_ln772_s"/></StgValue>
</operation>

<operation id="2026" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="14" op_0_bw="13">
<![CDATA[
entry:2153 %zext_ln775_10 = zext i13 %or_ln772_s

]]></Node>
<StgValue><ssdm name="zext_ln775_10"/></StgValue>
</operation>

<operation id="2027" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2175 %sub_ln782_10 = sub i14 4096, i14 %zext_ln775_10

]]></Node>
<StgValue><ssdm name="sub_ln782_10"/></StgValue>
</operation>

<operation id="2028" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="14">
<![CDATA[
entry:2176 %sext_ln782_10 = sext i14 %sub_ln782_10

]]></Node>
<StgValue><ssdm name="sext_ln782_10"/></StgValue>
</operation>

<operation id="2029" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2177 %store_ln782 = store i32 %sext_ln782_10, i10 %r_addr_87

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2030" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="12">
<![CDATA[
entry:2181 %sk_load_160 = load i12 %sk_addr_160

]]></Node>
<StgValue><ssdm name="sk_load_160"/></StgValue>
</operation>

<operation id="2031" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2182 %add_ln740_11 = add i12 %a_read, i12 144

]]></Node>
<StgValue><ssdm name="add_ln740_11"/></StgValue>
</operation>

<operation id="2032" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="12">
<![CDATA[
entry:2183 %zext_ln740_11 = zext i12 %add_ln740_11

]]></Node>
<StgValue><ssdm name="zext_ln740_11"/></StgValue>
</operation>

<operation id="2033" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2184 %sk_addr_161 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_11

]]></Node>
<StgValue><ssdm name="sk_addr_161"/></StgValue>
</operation>

<operation id="2034" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="12">
<![CDATA[
entry:2185 %sk_load_161 = load i12 %sk_addr_161

]]></Node>
<StgValue><ssdm name="sk_load_161"/></StgValue>
</operation>

<operation id="2035" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2191 %add_ln744_11 = add i12 %a_read, i12 145

]]></Node>
<StgValue><ssdm name="add_ln744_11"/></StgValue>
</operation>

<operation id="2036" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="12">
<![CDATA[
entry:2192 %zext_ln744_11 = zext i12 %add_ln744_11

]]></Node>
<StgValue><ssdm name="zext_ln744_11"/></StgValue>
</operation>

<operation id="2037" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2193 %sk_addr_162 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_11

]]></Node>
<StgValue><ssdm name="sk_addr_162"/></StgValue>
</operation>

<operation id="2038" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="12">
<![CDATA[
entry:2194 %sk_load_162 = load i12 %sk_addr_162

]]></Node>
<StgValue><ssdm name="sk_load_162"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2039" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:267 %or_ln739_10 = or i10 %tmp_s, i10 88

]]></Node>
<StgValue><ssdm name="or_ln739_10"/></StgValue>
</operation>

<operation id="2040" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="10">
<![CDATA[
entry:268 %zext_ln739_42 = zext i10 %or_ln739_10

]]></Node>
<StgValue><ssdm name="zext_ln739_42"/></StgValue>
</operation>

<operation id="2041" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:269 %r_addr_88 = getelementptr i32 %r, i64 0, i64 %zext_ln739_42

]]></Node>
<StgValue><ssdm name="r_addr_88"/></StgValue>
</operation>

<operation id="2042" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="12">
<![CDATA[
entry:2185 %sk_load_161 = load i12 %sk_addr_161

]]></Node>
<StgValue><ssdm name="sk_load_161"/></StgValue>
</operation>

<operation id="2043" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="5" op_0_bw="8">
<![CDATA[
entry:2186 %trunc_ln741_11 = trunc i8 %sk_load_161

]]></Node>
<StgValue><ssdm name="trunc_ln741_11"/></StgValue>
</operation>

<operation id="2044" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2187 %tmp_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_11, i8 %sk_load_160

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2045" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="13">
<![CDATA[
entry:2188 %zext_ln743_11 = zext i13 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln743_11"/></StgValue>
</operation>

<operation id="2046" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="12">
<![CDATA[
entry:2194 %sk_load_162 = load i12 %sk_addr_162

]]></Node>
<StgValue><ssdm name="sk_load_162"/></StgValue>
</operation>

<operation id="2047" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2196 %add_ln745_11 = add i12 %a_read, i12 146

]]></Node>
<StgValue><ssdm name="add_ln745_11"/></StgValue>
</operation>

<operation id="2048" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="12">
<![CDATA[
entry:2197 %zext_ln745_11 = zext i12 %add_ln745_11

]]></Node>
<StgValue><ssdm name="zext_ln745_11"/></StgValue>
</operation>

<operation id="2049" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2198 %sk_addr_163 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_11

]]></Node>
<StgValue><ssdm name="sk_addr_163"/></StgValue>
</operation>

<operation id="2050" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="8" op_0_bw="12">
<![CDATA[
entry:2199 %sk_load_163 = load i12 %sk_addr_163

]]></Node>
<StgValue><ssdm name="sk_load_163"/></StgValue>
</operation>

<operation id="2051" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2208 %add_ln749_11 = add i12 %a_read, i12 147

]]></Node>
<StgValue><ssdm name="add_ln749_11"/></StgValue>
</operation>

<operation id="2052" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="12">
<![CDATA[
entry:2209 %zext_ln749_11 = zext i12 %add_ln749_11

]]></Node>
<StgValue><ssdm name="zext_ln749_11"/></StgValue>
</operation>

<operation id="2053" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2210 %sk_addr_164 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_11

]]></Node>
<StgValue><ssdm name="sk_addr_164"/></StgValue>
</operation>

<operation id="2054" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="12">
<![CDATA[
entry:2211 %sk_load_164 = load i12 %sk_addr_164

]]></Node>
<StgValue><ssdm name="sk_load_164"/></StgValue>
</operation>

<operation id="2055" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2282 %sub_ln775_11 = sub i14 4096, i14 %zext_ln743_11

]]></Node>
<StgValue><ssdm name="sub_ln775_11"/></StgValue>
</operation>

<operation id="2056" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="14">
<![CDATA[
entry:2283 %sext_ln775_11 = sext i14 %sub_ln775_11

]]></Node>
<StgValue><ssdm name="sext_ln775_11"/></StgValue>
</operation>

<operation id="2057" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2284 %store_ln775 = store i32 %sext_ln775_11, i10 %r_addr_88

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2058" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:270 %or_ln743_11 = or i10 %tmp_s, i10 89

]]></Node>
<StgValue><ssdm name="or_ln743_11"/></StgValue>
</operation>

<operation id="2059" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="10">
<![CDATA[
entry:271 %zext_ln743_75 = zext i10 %or_ln743_11

]]></Node>
<StgValue><ssdm name="zext_ln743_75"/></StgValue>
</operation>

<operation id="2060" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %r_addr_89 = getelementptr i32 %r, i64 0, i64 %zext_ln743_75

]]></Node>
<StgValue><ssdm name="r_addr_89"/></StgValue>
</operation>

<operation id="2061" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:273 %or_ln748_11 = or i10 %tmp_s, i10 90

]]></Node>
<StgValue><ssdm name="or_ln748_11"/></StgValue>
</operation>

<operation id="2062" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="10">
<![CDATA[
entry:274 %zext_ln748_43 = zext i10 %or_ln748_11

]]></Node>
<StgValue><ssdm name="zext_ln748_43"/></StgValue>
</operation>

<operation id="2063" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %r_addr_90 = getelementptr i32 %r, i64 0, i64 %zext_ln748_43

]]></Node>
<StgValue><ssdm name="r_addr_90"/></StgValue>
</operation>

<operation id="2064" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2189 %lshr_ln743_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_161, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_10"/></StgValue>
</operation>

<operation id="2065" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="3">
<![CDATA[
entry:2190 %zext_ln743_43 = zext i3 %lshr_ln743_10

]]></Node>
<StgValue><ssdm name="zext_ln743_43"/></StgValue>
</operation>

<operation id="2066" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="6" op_0_bw="8">
<![CDATA[
entry:2195 %trunc_ln744_11 = trunc i8 %sk_load_162

]]></Node>
<StgValue><ssdm name="trunc_ln744_11"/></StgValue>
</operation>

<operation id="2067" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="8" op_0_bw="12">
<![CDATA[
entry:2199 %sk_load_163 = load i12 %sk_addr_163

]]></Node>
<StgValue><ssdm name="sk_load_163"/></StgValue>
</operation>

<operation id="2068" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="2" op_0_bw="8">
<![CDATA[
entry:2200 %trunc_ln746_11 = trunc i8 %sk_load_163

]]></Node>
<StgValue><ssdm name="trunc_ln746_11"/></StgValue>
</operation>

<operation id="2069" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2201 %tmp_158 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_43

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2070" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2202 %tmp_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_11, i3 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2071" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2203 %or_ln746_41 = or i9 %tmp_159, i9 %tmp_158

]]></Node>
<StgValue><ssdm name="or_ln746_41"/></StgValue>
</operation>

<operation id="2072" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2204 %tmp_160 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_162, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2073" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2205 %or_ln746_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_11, i2 %tmp_160, i9 %or_ln746_41

]]></Node>
<StgValue><ssdm name="or_ln746_10"/></StgValue>
</operation>

<operation id="2074" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="14" op_0_bw="13">
<![CDATA[
entry:2206 %zext_ln748_11 = zext i13 %or_ln746_10

]]></Node>
<StgValue><ssdm name="zext_ln748_11"/></StgValue>
</operation>

<operation id="2075" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2207 %lshr_ln748_10 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_163, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_10"/></StgValue>
</operation>

<operation id="2076" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="12">
<![CDATA[
entry:2211 %sk_load_164 = load i12 %sk_addr_164

]]></Node>
<StgValue><ssdm name="sk_load_164"/></StgValue>
</operation>

<operation id="2077" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="7" op_0_bw="8">
<![CDATA[
entry:2212 %trunc_ln750_11 = trunc i8 %sk_load_164

]]></Node>
<StgValue><ssdm name="trunc_ln750_11"/></StgValue>
</operation>

<operation id="2078" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2213 %or_ln750_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_11, i6 %lshr_ln748_10

]]></Node>
<StgValue><ssdm name="or_ln750_10"/></StgValue>
</operation>

<operation id="2079" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="14" op_0_bw="13">
<![CDATA[
entry:2214 %zext_ln752_11 = zext i13 %or_ln750_10

]]></Node>
<StgValue><ssdm name="zext_ln752_11"/></StgValue>
</operation>

<operation id="2080" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2217 %add_ln753_11 = add i12 %a_read, i12 148

]]></Node>
<StgValue><ssdm name="add_ln753_11"/></StgValue>
</operation>

<operation id="2081" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="12">
<![CDATA[
entry:2218 %zext_ln753_11 = zext i12 %add_ln753_11

]]></Node>
<StgValue><ssdm name="zext_ln753_11"/></StgValue>
</operation>

<operation id="2082" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2219 %sk_addr_165 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_11

]]></Node>
<StgValue><ssdm name="sk_addr_165"/></StgValue>
</operation>

<operation id="2083" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="12">
<![CDATA[
entry:2220 %sk_load_165 = load i12 %sk_addr_165

]]></Node>
<StgValue><ssdm name="sk_load_165"/></StgValue>
</operation>

<operation id="2084" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2222 %add_ln754_11 = add i12 %a_read, i12 149

]]></Node>
<StgValue><ssdm name="add_ln754_11"/></StgValue>
</operation>

<operation id="2085" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="12">
<![CDATA[
entry:2223 %zext_ln754_11 = zext i12 %add_ln754_11

]]></Node>
<StgValue><ssdm name="zext_ln754_11"/></StgValue>
</operation>

<operation id="2086" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2224 %sk_addr_166 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_11

]]></Node>
<StgValue><ssdm name="sk_addr_166"/></StgValue>
</operation>

<operation id="2087" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="12">
<![CDATA[
entry:2225 %sk_load_166 = load i12 %sk_addr_166

]]></Node>
<StgValue><ssdm name="sk_load_166"/></StgValue>
</operation>

<operation id="2088" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2285 %sub_ln776_11 = sub i14 4096, i14 %zext_ln748_11

]]></Node>
<StgValue><ssdm name="sub_ln776_11"/></StgValue>
</operation>

<operation id="2089" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="14">
<![CDATA[
entry:2286 %sext_ln776_11 = sext i14 %sub_ln776_11

]]></Node>
<StgValue><ssdm name="sext_ln776_11"/></StgValue>
</operation>

<operation id="2090" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2287 %store_ln776 = store i32 %sext_ln776_11, i10 %r_addr_89

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="2091" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2288 %sub_ln777_11 = sub i14 4096, i14 %zext_ln752_11

]]></Node>
<StgValue><ssdm name="sub_ln777_11"/></StgValue>
</operation>

<operation id="2092" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="14">
<![CDATA[
entry:2289 %sext_ln777_11 = sext i14 %sub_ln777_11

]]></Node>
<StgValue><ssdm name="sext_ln777_11"/></StgValue>
</operation>

<operation id="2093" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2290 %store_ln777 = store i32 %sext_ln777_11, i10 %r_addr_90

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2094" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:276 %or_ln752_11 = or i10 %tmp_s, i10 91

]]></Node>
<StgValue><ssdm name="or_ln752_11"/></StgValue>
</operation>

<operation id="2095" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="10">
<![CDATA[
entry:277 %zext_ln752_75 = zext i10 %or_ln752_11

]]></Node>
<StgValue><ssdm name="zext_ln752_75"/></StgValue>
</operation>

<operation id="2096" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %r_addr_91 = getelementptr i32 %r, i64 0, i64 %zext_ln752_75

]]></Node>
<StgValue><ssdm name="r_addr_91"/></StgValue>
</operation>

<operation id="2097" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2215 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_164, i32 7

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2098" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="1">
<![CDATA[
entry:2216 %zext_ln752_43 = zext i1 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln752_43"/></StgValue>
</operation>

<operation id="2099" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="12">
<![CDATA[
entry:2220 %sk_load_165 = load i12 %sk_addr_165

]]></Node>
<StgValue><ssdm name="sk_load_165"/></StgValue>
</operation>

<operation id="2100" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2221 %shl_ln753_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_165, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_10"/></StgValue>
</operation>

<operation id="2101" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="12">
<![CDATA[
entry:2225 %sk_load_166 = load i12 %sk_addr_166

]]></Node>
<StgValue><ssdm name="sk_load_166"/></StgValue>
</operation>

<operation id="2102" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="4" op_0_bw="8">
<![CDATA[
entry:2226 %trunc_ln755_11 = trunc i8 %sk_load_166

]]></Node>
<StgValue><ssdm name="trunc_ln755_11"/></StgValue>
</operation>

<operation id="2103" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2227 %tmp_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_43

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2104" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2228 %or_ln755_41 = or i9 %tmp_162, i9 %shl_ln753_10

]]></Node>
<StgValue><ssdm name="or_ln755_41"/></StgValue>
</operation>

<operation id="2105" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2229 %or_ln755_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_11, i9 %or_ln755_41

]]></Node>
<StgValue><ssdm name="or_ln755_10"/></StgValue>
</operation>

<operation id="2106" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="14" op_0_bw="13">
<![CDATA[
entry:2230 %zext_ln757_11 = zext i13 %or_ln755_10

]]></Node>
<StgValue><ssdm name="zext_ln757_11"/></StgValue>
</operation>

<operation id="2107" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2233 %add_ln758_11 = add i12 %a_read, i12 150

]]></Node>
<StgValue><ssdm name="add_ln758_11"/></StgValue>
</operation>

<operation id="2108" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="64" op_0_bw="12">
<![CDATA[
entry:2234 %zext_ln758_11 = zext i12 %add_ln758_11

]]></Node>
<StgValue><ssdm name="zext_ln758_11"/></StgValue>
</operation>

<operation id="2109" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2235 %sk_addr_167 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_11

]]></Node>
<StgValue><ssdm name="sk_addr_167"/></StgValue>
</operation>

<operation id="2110" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="12">
<![CDATA[
entry:2236 %sk_load_167 = load i12 %sk_addr_167

]]></Node>
<StgValue><ssdm name="sk_load_167"/></StgValue>
</operation>

<operation id="2111" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2238 %add_ln759_11 = add i12 %a_read, i12 151

]]></Node>
<StgValue><ssdm name="add_ln759_11"/></StgValue>
</operation>

<operation id="2112" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="12">
<![CDATA[
entry:2239 %zext_ln759_11 = zext i12 %add_ln759_11

]]></Node>
<StgValue><ssdm name="zext_ln759_11"/></StgValue>
</operation>

<operation id="2113" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2240 %sk_addr_168 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_11

]]></Node>
<StgValue><ssdm name="sk_addr_168"/></StgValue>
</operation>

<operation id="2114" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="8" op_0_bw="12">
<![CDATA[
entry:2241 %sk_load_168 = load i12 %sk_addr_168

]]></Node>
<StgValue><ssdm name="sk_load_168"/></StgValue>
</operation>

<operation id="2115" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2291 %sub_ln778_11 = sub i14 4096, i14 %zext_ln757_11

]]></Node>
<StgValue><ssdm name="sub_ln778_11"/></StgValue>
</operation>

<operation id="2116" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="14">
<![CDATA[
entry:2292 %sext_ln778_11 = sext i14 %sub_ln778_11

]]></Node>
<StgValue><ssdm name="sext_ln778_11"/></StgValue>
</operation>

<operation id="2117" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2293 %store_ln778 = store i32 %sext_ln778_11, i10 %r_addr_91

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2118" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:279 %or_ln757_11 = or i10 %tmp_s, i10 92

]]></Node>
<StgValue><ssdm name="or_ln757_11"/></StgValue>
</operation>

<operation id="2119" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="10">
<![CDATA[
entry:280 %zext_ln757_75 = zext i10 %or_ln757_11

]]></Node>
<StgValue><ssdm name="zext_ln757_75"/></StgValue>
</operation>

<operation id="2120" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %r_addr_92 = getelementptr i32 %r, i64 0, i64 %zext_ln757_75

]]></Node>
<StgValue><ssdm name="r_addr_92"/></StgValue>
</operation>

<operation id="2121" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2231 %lshr_ln757_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_166, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_10"/></StgValue>
</operation>

<operation id="2122" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="8" op_0_bw="4">
<![CDATA[
entry:2232 %zext_ln757_43 = zext i4 %lshr_ln757_10

]]></Node>
<StgValue><ssdm name="zext_ln757_43"/></StgValue>
</operation>

<operation id="2123" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="12">
<![CDATA[
entry:2236 %sk_load_167 = load i12 %sk_addr_167

]]></Node>
<StgValue><ssdm name="sk_load_167"/></StgValue>
</operation>

<operation id="2124" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="5" op_0_bw="8">
<![CDATA[
entry:2237 %trunc_ln758_11 = trunc i8 %sk_load_167

]]></Node>
<StgValue><ssdm name="trunc_ln758_11"/></StgValue>
</operation>

<operation id="2125" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="8" op_0_bw="12">
<![CDATA[
entry:2241 %sk_load_168 = load i12 %sk_addr_168

]]></Node>
<StgValue><ssdm name="sk_load_168"/></StgValue>
</operation>

<operation id="2126" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="8">
<![CDATA[
entry:2242 %trunc_ln760_11 = trunc i8 %sk_load_168

]]></Node>
<StgValue><ssdm name="trunc_ln760_11"/></StgValue>
</operation>

<operation id="2127" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2243 %tmp_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_43

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2128" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2244 %tmp_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_11, i4 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2129" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2245 %or_ln760_41 = or i9 %tmp_164, i9 %tmp_163

]]></Node>
<StgValue><ssdm name="or_ln760_41"/></StgValue>
</operation>

<operation id="2130" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2246 %tmp_165 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_167, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2131" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2247 %or_ln760_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_11, i3 %tmp_165, i9 %or_ln760_41

]]></Node>
<StgValue><ssdm name="or_ln760_10"/></StgValue>
</operation>

<operation id="2132" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="14" op_0_bw="13">
<![CDATA[
entry:2248 %zext_ln762_11 = zext i13 %or_ln760_10

]]></Node>
<StgValue><ssdm name="zext_ln762_11"/></StgValue>
</operation>

<operation id="2133" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2249 %lshr_ln762_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_168, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_10"/></StgValue>
</operation>

<operation id="2134" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2250 %add_ln763_11 = add i12 %a_read, i12 152

]]></Node>
<StgValue><ssdm name="add_ln763_11"/></StgValue>
</operation>

<operation id="2135" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="12">
<![CDATA[
entry:2251 %zext_ln763_11 = zext i12 %add_ln763_11

]]></Node>
<StgValue><ssdm name="zext_ln763_11"/></StgValue>
</operation>

<operation id="2136" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2252 %sk_addr_169 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_11

]]></Node>
<StgValue><ssdm name="sk_addr_169"/></StgValue>
</operation>

<operation id="2137" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="12">
<![CDATA[
entry:2253 %sk_load_169 = load i12 %sk_addr_169

]]></Node>
<StgValue><ssdm name="sk_load_169"/></StgValue>
</operation>

<operation id="2138" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2259 %add_ln767_11 = add i12 %a_read, i12 153

]]></Node>
<StgValue><ssdm name="add_ln767_11"/></StgValue>
</operation>

<operation id="2139" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="12">
<![CDATA[
entry:2260 %zext_ln767_11 = zext i12 %add_ln767_11

]]></Node>
<StgValue><ssdm name="zext_ln767_11"/></StgValue>
</operation>

<operation id="2140" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2261 %sk_addr_170 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_11

]]></Node>
<StgValue><ssdm name="sk_addr_170"/></StgValue>
</operation>

<operation id="2141" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="12">
<![CDATA[
entry:2262 %sk_load_170 = load i12 %sk_addr_170

]]></Node>
<StgValue><ssdm name="sk_load_170"/></StgValue>
</operation>

<operation id="2142" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2294 %sub_ln779_11 = sub i14 4096, i14 %zext_ln762_11

]]></Node>
<StgValue><ssdm name="sub_ln779_11"/></StgValue>
</operation>

<operation id="2143" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="14">
<![CDATA[
entry:2295 %sext_ln779_11 = sext i14 %sub_ln779_11

]]></Node>
<StgValue><ssdm name="sext_ln779_11"/></StgValue>
</operation>

<operation id="2144" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2296 %store_ln779 = store i32 %sext_ln779_11, i10 %r_addr_92

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2145" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:282 %or_ln762_11 = or i10 %tmp_s, i10 93

]]></Node>
<StgValue><ssdm name="or_ln762_11"/></StgValue>
</operation>

<operation id="2146" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
entry:283 %zext_ln762_43 = zext i10 %or_ln762_11

]]></Node>
<StgValue><ssdm name="zext_ln762_43"/></StgValue>
</operation>

<operation id="2147" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %r_addr_93 = getelementptr i32 %r, i64 0, i64 %zext_ln762_43

]]></Node>
<StgValue><ssdm name="r_addr_93"/></StgValue>
</operation>

<operation id="2148" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="12">
<![CDATA[
entry:2253 %sk_load_169 = load i12 %sk_addr_169

]]></Node>
<StgValue><ssdm name="sk_load_169"/></StgValue>
</operation>

<operation id="2149" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="6" op_0_bw="8">
<![CDATA[
entry:2254 %trunc_ln764_11 = trunc i8 %sk_load_169

]]></Node>
<StgValue><ssdm name="trunc_ln764_11"/></StgValue>
</operation>

<operation id="2150" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2255 %or_ln764_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_11, i7 %lshr_ln762_10

]]></Node>
<StgValue><ssdm name="or_ln764_10"/></StgValue>
</operation>

<operation id="2151" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="13">
<![CDATA[
entry:2256 %zext_ln766_11 = zext i13 %or_ln764_10

]]></Node>
<StgValue><ssdm name="zext_ln766_11"/></StgValue>
</operation>

<operation id="2152" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="12">
<![CDATA[
entry:2262 %sk_load_170 = load i12 %sk_addr_170

]]></Node>
<StgValue><ssdm name="sk_load_170"/></StgValue>
</operation>

<operation id="2153" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2264 %add_ln768_11 = add i12 %a_read, i12 154

]]></Node>
<StgValue><ssdm name="add_ln768_11"/></StgValue>
</operation>

<operation id="2154" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="12">
<![CDATA[
entry:2265 %zext_ln768_11 = zext i12 %add_ln768_11

]]></Node>
<StgValue><ssdm name="zext_ln768_11"/></StgValue>
</operation>

<operation id="2155" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2266 %sk_addr_171 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_11

]]></Node>
<StgValue><ssdm name="sk_addr_171"/></StgValue>
</operation>

<operation id="2156" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="12">
<![CDATA[
entry:2267 %sk_load_171 = load i12 %sk_addr_171

]]></Node>
<StgValue><ssdm name="sk_load_171"/></StgValue>
</operation>

<operation id="2157" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2276 %add_ln772_11 = add i12 %a_read, i12 155

]]></Node>
<StgValue><ssdm name="add_ln772_11"/></StgValue>
</operation>

<operation id="2158" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="12">
<![CDATA[
entry:2277 %zext_ln772_11 = zext i12 %add_ln772_11

]]></Node>
<StgValue><ssdm name="zext_ln772_11"/></StgValue>
</operation>

<operation id="2159" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2278 %sk_addr_172 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_11

]]></Node>
<StgValue><ssdm name="sk_addr_172"/></StgValue>
</operation>

<operation id="2160" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="12">
<![CDATA[
entry:2279 %sk_load_172 = load i12 %sk_addr_172

]]></Node>
<StgValue><ssdm name="sk_load_172"/></StgValue>
</operation>

<operation id="2161" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2297 %sub_ln780_11 = sub i14 4096, i14 %zext_ln766_11

]]></Node>
<StgValue><ssdm name="sub_ln780_11"/></StgValue>
</operation>

<operation id="2162" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="14">
<![CDATA[
entry:2298 %sext_ln780_11 = sext i14 %sub_ln780_11

]]></Node>
<StgValue><ssdm name="sext_ln780_11"/></StgValue>
</operation>

<operation id="2163" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2299 %store_ln780 = store i32 %sext_ln780_11, i10 %r_addr_93

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2164" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:285 %or_ln766_11 = or i10 %tmp_s, i10 94

]]></Node>
<StgValue><ssdm name="or_ln766_11"/></StgValue>
</operation>

<operation id="2165" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="10">
<![CDATA[
entry:286 %zext_ln766_75 = zext i10 %or_ln766_11

]]></Node>
<StgValue><ssdm name="zext_ln766_75"/></StgValue>
</operation>

<operation id="2166" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %r_addr_94 = getelementptr i32 %r, i64 0, i64 %zext_ln766_75

]]></Node>
<StgValue><ssdm name="r_addr_94"/></StgValue>
</operation>

<operation id="2167" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:288 %or_ln771_11 = or i10 %tmp_s, i10 95

]]></Node>
<StgValue><ssdm name="or_ln771_11"/></StgValue>
</operation>

<operation id="2168" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="10">
<![CDATA[
entry:289 %zext_ln771_43 = zext i10 %or_ln771_11

]]></Node>
<StgValue><ssdm name="zext_ln771_43"/></StgValue>
</operation>

<operation id="2169" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %r_addr_95 = getelementptr i32 %r, i64 0, i64 %zext_ln771_43

]]></Node>
<StgValue><ssdm name="r_addr_95"/></StgValue>
</operation>

<operation id="2170" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2257 %lshr_ln766_10 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_169, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_10"/></StgValue>
</operation>

<operation id="2171" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="8" op_0_bw="2">
<![CDATA[
entry:2258 %zext_ln766_43 = zext i2 %lshr_ln766_10

]]></Node>
<StgValue><ssdm name="zext_ln766_43"/></StgValue>
</operation>

<operation id="2172" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="7" op_0_bw="8">
<![CDATA[
entry:2263 %trunc_ln767_11 = trunc i8 %sk_load_170

]]></Node>
<StgValue><ssdm name="trunc_ln767_11"/></StgValue>
</operation>

<operation id="2173" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="12">
<![CDATA[
entry:2267 %sk_load_171 = load i12 %sk_addr_171

]]></Node>
<StgValue><ssdm name="sk_load_171"/></StgValue>
</operation>

<operation id="2174" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="3" op_0_bw="8">
<![CDATA[
entry:2268 %trunc_ln769_11 = trunc i8 %sk_load_171

]]></Node>
<StgValue><ssdm name="trunc_ln769_11"/></StgValue>
</operation>

<operation id="2175" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2269 %tmp_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_43

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2176" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2270 %tmp_167 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_11, i2 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2177" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2271 %or_ln769_41 = or i9 %tmp_167, i9 %tmp_166

]]></Node>
<StgValue><ssdm name="or_ln769_41"/></StgValue>
</operation>

<operation id="2178" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2272 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_170, i32 7

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2179" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2273 %or_ln769_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_11, i1 %tmp_168, i9 %or_ln769_41

]]></Node>
<StgValue><ssdm name="or_ln769_10"/></StgValue>
</operation>

<operation id="2180" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="13">
<![CDATA[
entry:2274 %zext_ln771_11 = zext i13 %or_ln769_10

]]></Node>
<StgValue><ssdm name="zext_ln771_11"/></StgValue>
</operation>

<operation id="2181" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2275 %lshr_ln771_10 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_171, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_10"/></StgValue>
</operation>

<operation id="2182" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="12">
<![CDATA[
entry:2279 %sk_load_172 = load i12 %sk_addr_172

]]></Node>
<StgValue><ssdm name="sk_load_172"/></StgValue>
</operation>

<operation id="2183" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2280 %or_ln772_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_172, i5 %lshr_ln771_10

]]></Node>
<StgValue><ssdm name="or_ln772_10"/></StgValue>
</operation>

<operation id="2184" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="14" op_0_bw="13">
<![CDATA[
entry:2281 %zext_ln775_11 = zext i13 %or_ln772_10

]]></Node>
<StgValue><ssdm name="zext_ln775_11"/></StgValue>
</operation>

<operation id="2185" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2300 %sub_ln781_11 = sub i14 4096, i14 %zext_ln771_11

]]></Node>
<StgValue><ssdm name="sub_ln781_11"/></StgValue>
</operation>

<operation id="2186" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="14">
<![CDATA[
entry:2301 %sext_ln781_11 = sext i14 %sub_ln781_11

]]></Node>
<StgValue><ssdm name="sext_ln781_11"/></StgValue>
</operation>

<operation id="2187" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2302 %store_ln781 = store i32 %sext_ln781_11, i10 %r_addr_94

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2188" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2303 %sub_ln782_11 = sub i14 4096, i14 %zext_ln775_11

]]></Node>
<StgValue><ssdm name="sub_ln782_11"/></StgValue>
</operation>

<operation id="2189" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="14">
<![CDATA[
entry:2304 %sext_ln782_11 = sext i14 %sub_ln782_11

]]></Node>
<StgValue><ssdm name="sext_ln782_11"/></StgValue>
</operation>

<operation id="2190" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2305 %store_ln782 = store i32 %sext_ln782_11, i10 %r_addr_95

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2191" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2306 %add_ln739_11 = add i12 %a_read, i12 156

]]></Node>
<StgValue><ssdm name="add_ln739_11"/></StgValue>
</operation>

<operation id="2192" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="12">
<![CDATA[
entry:2307 %zext_ln739_11 = zext i12 %add_ln739_11

]]></Node>
<StgValue><ssdm name="zext_ln739_11"/></StgValue>
</operation>

<operation id="2193" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2308 %sk_addr_173 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_11

]]></Node>
<StgValue><ssdm name="sk_addr_173"/></StgValue>
</operation>

<operation id="2194" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="12">
<![CDATA[
entry:2309 %sk_load_173 = load i12 %sk_addr_173

]]></Node>
<StgValue><ssdm name="sk_load_173"/></StgValue>
</operation>

<operation id="2195" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2310 %add_ln740_12 = add i12 %a_read, i12 157

]]></Node>
<StgValue><ssdm name="add_ln740_12"/></StgValue>
</operation>

<operation id="2196" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="12">
<![CDATA[
entry:2311 %zext_ln740_12 = zext i12 %add_ln740_12

]]></Node>
<StgValue><ssdm name="zext_ln740_12"/></StgValue>
</operation>

<operation id="2197" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2312 %sk_addr_174 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_12

]]></Node>
<StgValue><ssdm name="sk_addr_174"/></StgValue>
</operation>

<operation id="2198" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="12">
<![CDATA[
entry:2313 %sk_load_174 = load i12 %sk_addr_174

]]></Node>
<StgValue><ssdm name="sk_load_174"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2199" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:291 %or_ln739_11 = or i10 %tmp_s, i10 96

]]></Node>
<StgValue><ssdm name="or_ln739_11"/></StgValue>
</operation>

<operation id="2200" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="10">
<![CDATA[
entry:292 %zext_ln739_43 = zext i10 %or_ln739_11

]]></Node>
<StgValue><ssdm name="zext_ln739_43"/></StgValue>
</operation>

<operation id="2201" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %r_addr_96 = getelementptr i32 %r, i64 0, i64 %zext_ln739_43

]]></Node>
<StgValue><ssdm name="r_addr_96"/></StgValue>
</operation>

<operation id="2202" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="12">
<![CDATA[
entry:2309 %sk_load_173 = load i12 %sk_addr_173

]]></Node>
<StgValue><ssdm name="sk_load_173"/></StgValue>
</operation>

<operation id="2203" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="12">
<![CDATA[
entry:2313 %sk_load_174 = load i12 %sk_addr_174

]]></Node>
<StgValue><ssdm name="sk_load_174"/></StgValue>
</operation>

<operation id="2204" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="5" op_0_bw="8">
<![CDATA[
entry:2314 %trunc_ln741_12 = trunc i8 %sk_load_174

]]></Node>
<StgValue><ssdm name="trunc_ln741_12"/></StgValue>
</operation>

<operation id="2205" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2315 %tmp_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_12, i8 %sk_load_173

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2206" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="13">
<![CDATA[
entry:2316 %zext_ln743_12 = zext i13 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln743_12"/></StgValue>
</operation>

<operation id="2207" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2319 %add_ln744_12 = add i12 %a_read, i12 158

]]></Node>
<StgValue><ssdm name="add_ln744_12"/></StgValue>
</operation>

<operation id="2208" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="12">
<![CDATA[
entry:2320 %zext_ln744_12 = zext i12 %add_ln744_12

]]></Node>
<StgValue><ssdm name="zext_ln744_12"/></StgValue>
</operation>

<operation id="2209" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2321 %sk_addr_175 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_12

]]></Node>
<StgValue><ssdm name="sk_addr_175"/></StgValue>
</operation>

<operation id="2210" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="12">
<![CDATA[
entry:2322 %sk_load_175 = load i12 %sk_addr_175

]]></Node>
<StgValue><ssdm name="sk_load_175"/></StgValue>
</operation>

<operation id="2211" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2324 %add_ln745_12 = add i12 %a_read, i12 159

]]></Node>
<StgValue><ssdm name="add_ln745_12"/></StgValue>
</operation>

<operation id="2212" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="12">
<![CDATA[
entry:2325 %zext_ln745_12 = zext i12 %add_ln745_12

]]></Node>
<StgValue><ssdm name="zext_ln745_12"/></StgValue>
</operation>

<operation id="2213" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2326 %sk_addr_176 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_12

]]></Node>
<StgValue><ssdm name="sk_addr_176"/></StgValue>
</operation>

<operation id="2214" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="12">
<![CDATA[
entry:2327 %sk_load_176 = load i12 %sk_addr_176

]]></Node>
<StgValue><ssdm name="sk_load_176"/></StgValue>
</operation>

<operation id="2215" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2410 %sub_ln775_12 = sub i14 4096, i14 %zext_ln743_12

]]></Node>
<StgValue><ssdm name="sub_ln775_12"/></StgValue>
</operation>

<operation id="2216" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="14">
<![CDATA[
entry:2411 %sext_ln775_12 = sext i14 %sub_ln775_12

]]></Node>
<StgValue><ssdm name="sext_ln775_12"/></StgValue>
</operation>

<operation id="2217" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2412 %store_ln775 = store i32 %sext_ln775_12, i10 %r_addr_96

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2218" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:294 %or_ln743_12 = or i10 %tmp_s, i10 97

]]></Node>
<StgValue><ssdm name="or_ln743_12"/></StgValue>
</operation>

<operation id="2219" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
entry:295 %zext_ln743_76 = zext i10 %or_ln743_12

]]></Node>
<StgValue><ssdm name="zext_ln743_76"/></StgValue>
</operation>

<operation id="2220" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %r_addr_97 = getelementptr i32 %r, i64 0, i64 %zext_ln743_76

]]></Node>
<StgValue><ssdm name="r_addr_97"/></StgValue>
</operation>

<operation id="2221" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2317 %lshr_ln743_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_174, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_11"/></StgValue>
</operation>

<operation id="2222" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="8" op_0_bw="3">
<![CDATA[
entry:2318 %zext_ln743_44 = zext i3 %lshr_ln743_11

]]></Node>
<StgValue><ssdm name="zext_ln743_44"/></StgValue>
</operation>

<operation id="2223" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="12">
<![CDATA[
entry:2322 %sk_load_175 = load i12 %sk_addr_175

]]></Node>
<StgValue><ssdm name="sk_load_175"/></StgValue>
</operation>

<operation id="2224" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="6" op_0_bw="8">
<![CDATA[
entry:2323 %trunc_ln744_12 = trunc i8 %sk_load_175

]]></Node>
<StgValue><ssdm name="trunc_ln744_12"/></StgValue>
</operation>

<operation id="2225" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="12">
<![CDATA[
entry:2327 %sk_load_176 = load i12 %sk_addr_176

]]></Node>
<StgValue><ssdm name="sk_load_176"/></StgValue>
</operation>

<operation id="2226" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="2" op_0_bw="8">
<![CDATA[
entry:2328 %trunc_ln746_12 = trunc i8 %sk_load_176

]]></Node>
<StgValue><ssdm name="trunc_ln746_12"/></StgValue>
</operation>

<operation id="2227" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2329 %tmp_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_44

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2228" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2330 %tmp_170 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_12, i3 0

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2229" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2331 %or_ln746_42 = or i9 %tmp_170, i9 %tmp_169

]]></Node>
<StgValue><ssdm name="or_ln746_42"/></StgValue>
</operation>

<operation id="2230" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2332 %tmp_171 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_175, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2231" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2333 %or_ln746_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_12, i2 %tmp_171, i9 %or_ln746_42

]]></Node>
<StgValue><ssdm name="or_ln746_11"/></StgValue>
</operation>

<operation id="2232" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="13">
<![CDATA[
entry:2334 %zext_ln748_12 = zext i13 %or_ln746_11

]]></Node>
<StgValue><ssdm name="zext_ln748_12"/></StgValue>
</operation>

<operation id="2233" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2335 %lshr_ln748_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_176, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_11"/></StgValue>
</operation>

<operation id="2234" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2336 %add_ln749_12 = add i12 %a_read, i12 160

]]></Node>
<StgValue><ssdm name="add_ln749_12"/></StgValue>
</operation>

<operation id="2235" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="12">
<![CDATA[
entry:2337 %zext_ln749_12 = zext i12 %add_ln749_12

]]></Node>
<StgValue><ssdm name="zext_ln749_12"/></StgValue>
</operation>

<operation id="2236" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2338 %sk_addr_177 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_12

]]></Node>
<StgValue><ssdm name="sk_addr_177"/></StgValue>
</operation>

<operation id="2237" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="12">
<![CDATA[
entry:2339 %sk_load_177 = load i12 %sk_addr_177

]]></Node>
<StgValue><ssdm name="sk_load_177"/></StgValue>
</operation>

<operation id="2238" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2345 %add_ln753_12 = add i12 %a_read, i12 161

]]></Node>
<StgValue><ssdm name="add_ln753_12"/></StgValue>
</operation>

<operation id="2239" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="12">
<![CDATA[
entry:2346 %zext_ln753_12 = zext i12 %add_ln753_12

]]></Node>
<StgValue><ssdm name="zext_ln753_12"/></StgValue>
</operation>

<operation id="2240" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2347 %sk_addr_178 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_12

]]></Node>
<StgValue><ssdm name="sk_addr_178"/></StgValue>
</operation>

<operation id="2241" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="12">
<![CDATA[
entry:2348 %sk_load_178 = load i12 %sk_addr_178

]]></Node>
<StgValue><ssdm name="sk_load_178"/></StgValue>
</operation>

<operation id="2242" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2413 %sub_ln776_12 = sub i14 4096, i14 %zext_ln748_12

]]></Node>
<StgValue><ssdm name="sub_ln776_12"/></StgValue>
</operation>

<operation id="2243" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="14">
<![CDATA[
entry:2414 %sext_ln776_12 = sext i14 %sub_ln776_12

]]></Node>
<StgValue><ssdm name="sext_ln776_12"/></StgValue>
</operation>

<operation id="2244" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2415 %store_ln776 = store i32 %sext_ln776_12, i10 %r_addr_97

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2245" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:297 %or_ln748_12 = or i10 %tmp_s, i10 98

]]></Node>
<StgValue><ssdm name="or_ln748_12"/></StgValue>
</operation>

<operation id="2246" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
entry:298 %zext_ln748_44 = zext i10 %or_ln748_12

]]></Node>
<StgValue><ssdm name="zext_ln748_44"/></StgValue>
</operation>

<operation id="2247" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %r_addr_98 = getelementptr i32 %r, i64 0, i64 %zext_ln748_44

]]></Node>
<StgValue><ssdm name="r_addr_98"/></StgValue>
</operation>

<operation id="2248" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="12">
<![CDATA[
entry:2339 %sk_load_177 = load i12 %sk_addr_177

]]></Node>
<StgValue><ssdm name="sk_load_177"/></StgValue>
</operation>

<operation id="2249" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="7" op_0_bw="8">
<![CDATA[
entry:2340 %trunc_ln750_12 = trunc i8 %sk_load_177

]]></Node>
<StgValue><ssdm name="trunc_ln750_12"/></StgValue>
</operation>

<operation id="2250" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2341 %or_ln750_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_12, i6 %lshr_ln748_11

]]></Node>
<StgValue><ssdm name="or_ln750_11"/></StgValue>
</operation>

<operation id="2251" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="14" op_0_bw="13">
<![CDATA[
entry:2342 %zext_ln752_12 = zext i13 %or_ln750_11

]]></Node>
<StgValue><ssdm name="zext_ln752_12"/></StgValue>
</operation>

<operation id="2252" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="12">
<![CDATA[
entry:2348 %sk_load_178 = load i12 %sk_addr_178

]]></Node>
<StgValue><ssdm name="sk_load_178"/></StgValue>
</operation>

<operation id="2253" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2350 %add_ln754_12 = add i12 %a_read, i12 162

]]></Node>
<StgValue><ssdm name="add_ln754_12"/></StgValue>
</operation>

<operation id="2254" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="12">
<![CDATA[
entry:2351 %zext_ln754_12 = zext i12 %add_ln754_12

]]></Node>
<StgValue><ssdm name="zext_ln754_12"/></StgValue>
</operation>

<operation id="2255" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2352 %sk_addr_179 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_12

]]></Node>
<StgValue><ssdm name="sk_addr_179"/></StgValue>
</operation>

<operation id="2256" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="12">
<![CDATA[
entry:2353 %sk_load_179 = load i12 %sk_addr_179

]]></Node>
<StgValue><ssdm name="sk_load_179"/></StgValue>
</operation>

<operation id="2257" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2361 %add_ln758_12 = add i12 %a_read, i12 163

]]></Node>
<StgValue><ssdm name="add_ln758_12"/></StgValue>
</operation>

<operation id="2258" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="12">
<![CDATA[
entry:2362 %zext_ln758_12 = zext i12 %add_ln758_12

]]></Node>
<StgValue><ssdm name="zext_ln758_12"/></StgValue>
</operation>

<operation id="2259" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2363 %sk_addr_180 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_12

]]></Node>
<StgValue><ssdm name="sk_addr_180"/></StgValue>
</operation>

<operation id="2260" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="12">
<![CDATA[
entry:2364 %sk_load_180 = load i12 %sk_addr_180

]]></Node>
<StgValue><ssdm name="sk_load_180"/></StgValue>
</operation>

<operation id="2261" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2416 %sub_ln777_12 = sub i14 4096, i14 %zext_ln752_12

]]></Node>
<StgValue><ssdm name="sub_ln777_12"/></StgValue>
</operation>

<operation id="2262" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="14">
<![CDATA[
entry:2417 %sext_ln777_12 = sext i14 %sub_ln777_12

]]></Node>
<StgValue><ssdm name="sext_ln777_12"/></StgValue>
</operation>

<operation id="2263" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2418 %store_ln777 = store i32 %sext_ln777_12, i10 %r_addr_98

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2264" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:300 %or_ln752_12 = or i10 %tmp_s, i10 99

]]></Node>
<StgValue><ssdm name="or_ln752_12"/></StgValue>
</operation>

<operation id="2265" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
entry:301 %zext_ln752_76 = zext i10 %or_ln752_12

]]></Node>
<StgValue><ssdm name="zext_ln752_76"/></StgValue>
</operation>

<operation id="2266" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %r_addr_99 = getelementptr i32 %r, i64 0, i64 %zext_ln752_76

]]></Node>
<StgValue><ssdm name="r_addr_99"/></StgValue>
</operation>

<operation id="2267" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2343 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_177, i32 7

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2268" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="1">
<![CDATA[
entry:2344 %zext_ln752_44 = zext i1 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln752_44"/></StgValue>
</operation>

<operation id="2269" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2349 %shl_ln753_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_178, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_11"/></StgValue>
</operation>

<operation id="2270" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="12">
<![CDATA[
entry:2353 %sk_load_179 = load i12 %sk_addr_179

]]></Node>
<StgValue><ssdm name="sk_load_179"/></StgValue>
</operation>

<operation id="2271" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="4" op_0_bw="8">
<![CDATA[
entry:2354 %trunc_ln755_12 = trunc i8 %sk_load_179

]]></Node>
<StgValue><ssdm name="trunc_ln755_12"/></StgValue>
</operation>

<operation id="2272" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2355 %tmp_173 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_44

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2273" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2356 %or_ln755_42 = or i9 %tmp_173, i9 %shl_ln753_11

]]></Node>
<StgValue><ssdm name="or_ln755_42"/></StgValue>
</operation>

<operation id="2274" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2357 %or_ln755_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_12, i9 %or_ln755_42

]]></Node>
<StgValue><ssdm name="or_ln755_11"/></StgValue>
</operation>

<operation id="2275" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="14" op_0_bw="13">
<![CDATA[
entry:2358 %zext_ln757_12 = zext i13 %or_ln755_11

]]></Node>
<StgValue><ssdm name="zext_ln757_12"/></StgValue>
</operation>

<operation id="2276" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="12">
<![CDATA[
entry:2364 %sk_load_180 = load i12 %sk_addr_180

]]></Node>
<StgValue><ssdm name="sk_load_180"/></StgValue>
</operation>

<operation id="2277" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2366 %add_ln759_12 = add i12 %a_read, i12 164

]]></Node>
<StgValue><ssdm name="add_ln759_12"/></StgValue>
</operation>

<operation id="2278" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="12">
<![CDATA[
entry:2367 %zext_ln759_12 = zext i12 %add_ln759_12

]]></Node>
<StgValue><ssdm name="zext_ln759_12"/></StgValue>
</operation>

<operation id="2279" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2368 %sk_addr_181 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_12

]]></Node>
<StgValue><ssdm name="sk_addr_181"/></StgValue>
</operation>

<operation id="2280" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="12">
<![CDATA[
entry:2369 %sk_load_181 = load i12 %sk_addr_181

]]></Node>
<StgValue><ssdm name="sk_load_181"/></StgValue>
</operation>

<operation id="2281" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2378 %add_ln763_12 = add i12 %a_read, i12 165

]]></Node>
<StgValue><ssdm name="add_ln763_12"/></StgValue>
</operation>

<operation id="2282" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="64" op_0_bw="12">
<![CDATA[
entry:2379 %zext_ln763_12 = zext i12 %add_ln763_12

]]></Node>
<StgValue><ssdm name="zext_ln763_12"/></StgValue>
</operation>

<operation id="2283" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2380 %sk_addr_182 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_12

]]></Node>
<StgValue><ssdm name="sk_addr_182"/></StgValue>
</operation>

<operation id="2284" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="8" op_0_bw="12">
<![CDATA[
entry:2381 %sk_load_182 = load i12 %sk_addr_182

]]></Node>
<StgValue><ssdm name="sk_load_182"/></StgValue>
</operation>

<operation id="2285" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2419 %sub_ln778_12 = sub i14 4096, i14 %zext_ln757_12

]]></Node>
<StgValue><ssdm name="sub_ln778_12"/></StgValue>
</operation>

<operation id="2286" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="14">
<![CDATA[
entry:2420 %sext_ln778_12 = sext i14 %sub_ln778_12

]]></Node>
<StgValue><ssdm name="sext_ln778_12"/></StgValue>
</operation>

<operation id="2287" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2421 %store_ln778 = store i32 %sext_ln778_12, i10 %r_addr_99

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2288" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:303 %or_ln757_12 = or i10 %tmp_s, i10 100

]]></Node>
<StgValue><ssdm name="or_ln757_12"/></StgValue>
</operation>

<operation id="2289" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="10">
<![CDATA[
entry:304 %zext_ln757_76 = zext i10 %or_ln757_12

]]></Node>
<StgValue><ssdm name="zext_ln757_76"/></StgValue>
</operation>

<operation id="2290" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %r_addr_100 = getelementptr i32 %r, i64 0, i64 %zext_ln757_76

]]></Node>
<StgValue><ssdm name="r_addr_100"/></StgValue>
</operation>

<operation id="2291" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:306 %or_ln762_12 = or i10 %tmp_s, i10 101

]]></Node>
<StgValue><ssdm name="or_ln762_12"/></StgValue>
</operation>

<operation id="2292" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="10">
<![CDATA[
entry:307 %zext_ln762_44 = zext i10 %or_ln762_12

]]></Node>
<StgValue><ssdm name="zext_ln762_44"/></StgValue>
</operation>

<operation id="2293" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %r_addr_101 = getelementptr i32 %r, i64 0, i64 %zext_ln762_44

]]></Node>
<StgValue><ssdm name="r_addr_101"/></StgValue>
</operation>

<operation id="2294" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2359 %lshr_ln757_11 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_179, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_11"/></StgValue>
</operation>

<operation id="2295" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="4">
<![CDATA[
entry:2360 %zext_ln757_44 = zext i4 %lshr_ln757_11

]]></Node>
<StgValue><ssdm name="zext_ln757_44"/></StgValue>
</operation>

<operation id="2296" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="5" op_0_bw="8">
<![CDATA[
entry:2365 %trunc_ln758_12 = trunc i8 %sk_load_180

]]></Node>
<StgValue><ssdm name="trunc_ln758_12"/></StgValue>
</operation>

<operation id="2297" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="12">
<![CDATA[
entry:2369 %sk_load_181 = load i12 %sk_addr_181

]]></Node>
<StgValue><ssdm name="sk_load_181"/></StgValue>
</operation>

<operation id="2298" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="8">
<![CDATA[
entry:2370 %trunc_ln760_12 = trunc i8 %sk_load_181

]]></Node>
<StgValue><ssdm name="trunc_ln760_12"/></StgValue>
</operation>

<operation id="2299" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2371 %tmp_174 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_44

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2300" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2372 %tmp_175 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_12, i4 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2301" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2373 %or_ln760_42 = or i9 %tmp_175, i9 %tmp_174

]]></Node>
<StgValue><ssdm name="or_ln760_42"/></StgValue>
</operation>

<operation id="2302" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2374 %tmp_176 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_180, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2303" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2375 %or_ln760_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_12, i3 %tmp_176, i9 %or_ln760_42

]]></Node>
<StgValue><ssdm name="or_ln760_11"/></StgValue>
</operation>

<operation id="2304" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="14" op_0_bw="13">
<![CDATA[
entry:2376 %zext_ln762_12 = zext i13 %or_ln760_11

]]></Node>
<StgValue><ssdm name="zext_ln762_12"/></StgValue>
</operation>

<operation id="2305" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2377 %lshr_ln762_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_181, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_11"/></StgValue>
</operation>

<operation id="2306" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="8" op_0_bw="12">
<![CDATA[
entry:2381 %sk_load_182 = load i12 %sk_addr_182

]]></Node>
<StgValue><ssdm name="sk_load_182"/></StgValue>
</operation>

<operation id="2307" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="6" op_0_bw="8">
<![CDATA[
entry:2382 %trunc_ln764_12 = trunc i8 %sk_load_182

]]></Node>
<StgValue><ssdm name="trunc_ln764_12"/></StgValue>
</operation>

<operation id="2308" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2383 %or_ln764_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_12, i7 %lshr_ln762_11

]]></Node>
<StgValue><ssdm name="or_ln764_11"/></StgValue>
</operation>

<operation id="2309" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="14" op_0_bw="13">
<![CDATA[
entry:2384 %zext_ln766_12 = zext i13 %or_ln764_11

]]></Node>
<StgValue><ssdm name="zext_ln766_12"/></StgValue>
</operation>

<operation id="2310" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2387 %add_ln767_12 = add i12 %a_read, i12 166

]]></Node>
<StgValue><ssdm name="add_ln767_12"/></StgValue>
</operation>

<operation id="2311" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="12">
<![CDATA[
entry:2388 %zext_ln767_12 = zext i12 %add_ln767_12

]]></Node>
<StgValue><ssdm name="zext_ln767_12"/></StgValue>
</operation>

<operation id="2312" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2389 %sk_addr_183 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_12

]]></Node>
<StgValue><ssdm name="sk_addr_183"/></StgValue>
</operation>

<operation id="2313" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="12">
<![CDATA[
entry:2390 %sk_load_183 = load i12 %sk_addr_183

]]></Node>
<StgValue><ssdm name="sk_load_183"/></StgValue>
</operation>

<operation id="2314" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2392 %add_ln768_12 = add i12 %a_read, i12 167

]]></Node>
<StgValue><ssdm name="add_ln768_12"/></StgValue>
</operation>

<operation id="2315" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="12">
<![CDATA[
entry:2393 %zext_ln768_12 = zext i12 %add_ln768_12

]]></Node>
<StgValue><ssdm name="zext_ln768_12"/></StgValue>
</operation>

<operation id="2316" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2394 %sk_addr_184 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_12

]]></Node>
<StgValue><ssdm name="sk_addr_184"/></StgValue>
</operation>

<operation id="2317" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="12">
<![CDATA[
entry:2395 %sk_load_184 = load i12 %sk_addr_184

]]></Node>
<StgValue><ssdm name="sk_load_184"/></StgValue>
</operation>

<operation id="2318" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2422 %sub_ln779_12 = sub i14 4096, i14 %zext_ln762_12

]]></Node>
<StgValue><ssdm name="sub_ln779_12"/></StgValue>
</operation>

<operation id="2319" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="14">
<![CDATA[
entry:2423 %sext_ln779_12 = sext i14 %sub_ln779_12

]]></Node>
<StgValue><ssdm name="sext_ln779_12"/></StgValue>
</operation>

<operation id="2320" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2424 %store_ln779 = store i32 %sext_ln779_12, i10 %r_addr_100

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="2321" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2425 %sub_ln780_12 = sub i14 4096, i14 %zext_ln766_12

]]></Node>
<StgValue><ssdm name="sub_ln780_12"/></StgValue>
</operation>

<operation id="2322" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="14">
<![CDATA[
entry:2426 %sext_ln780_12 = sext i14 %sub_ln780_12

]]></Node>
<StgValue><ssdm name="sext_ln780_12"/></StgValue>
</operation>

<operation id="2323" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2427 %store_ln780 = store i32 %sext_ln780_12, i10 %r_addr_101

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2324" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:309 %or_ln766_12 = or i10 %tmp_s, i10 102

]]></Node>
<StgValue><ssdm name="or_ln766_12"/></StgValue>
</operation>

<operation id="2325" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="10">
<![CDATA[
entry:310 %zext_ln766_76 = zext i10 %or_ln766_12

]]></Node>
<StgValue><ssdm name="zext_ln766_76"/></StgValue>
</operation>

<operation id="2326" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %r_addr_102 = getelementptr i32 %r, i64 0, i64 %zext_ln766_76

]]></Node>
<StgValue><ssdm name="r_addr_102"/></StgValue>
</operation>

<operation id="2327" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2385 %lshr_ln766_11 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_182, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_11"/></StgValue>
</operation>

<operation id="2328" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="2">
<![CDATA[
entry:2386 %zext_ln766_44 = zext i2 %lshr_ln766_11

]]></Node>
<StgValue><ssdm name="zext_ln766_44"/></StgValue>
</operation>

<operation id="2329" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="12">
<![CDATA[
entry:2390 %sk_load_183 = load i12 %sk_addr_183

]]></Node>
<StgValue><ssdm name="sk_load_183"/></StgValue>
</operation>

<operation id="2330" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="7" op_0_bw="8">
<![CDATA[
entry:2391 %trunc_ln767_12 = trunc i8 %sk_load_183

]]></Node>
<StgValue><ssdm name="trunc_ln767_12"/></StgValue>
</operation>

<operation id="2331" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="12">
<![CDATA[
entry:2395 %sk_load_184 = load i12 %sk_addr_184

]]></Node>
<StgValue><ssdm name="sk_load_184"/></StgValue>
</operation>

<operation id="2332" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="3" op_0_bw="8">
<![CDATA[
entry:2396 %trunc_ln769_12 = trunc i8 %sk_load_184

]]></Node>
<StgValue><ssdm name="trunc_ln769_12"/></StgValue>
</operation>

<operation id="2333" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2397 %tmp_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_44

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2334" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2398 %tmp_178 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_12, i2 0

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2335" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2399 %or_ln769_42 = or i9 %tmp_178, i9 %tmp_177

]]></Node>
<StgValue><ssdm name="or_ln769_42"/></StgValue>
</operation>

<operation id="2336" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2400 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_183, i32 7

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2337" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2401 %or_ln769_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_12, i1 %tmp_179, i9 %or_ln769_42

]]></Node>
<StgValue><ssdm name="or_ln769_11"/></StgValue>
</operation>

<operation id="2338" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="14" op_0_bw="13">
<![CDATA[
entry:2402 %zext_ln771_12 = zext i13 %or_ln769_11

]]></Node>
<StgValue><ssdm name="zext_ln771_12"/></StgValue>
</operation>

<operation id="2339" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2403 %lshr_ln771_11 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_184, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_11"/></StgValue>
</operation>

<operation id="2340" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2404 %add_ln772_12 = add i12 %a_read, i12 168

]]></Node>
<StgValue><ssdm name="add_ln772_12"/></StgValue>
</operation>

<operation id="2341" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="12">
<![CDATA[
entry:2405 %zext_ln772_12 = zext i12 %add_ln772_12

]]></Node>
<StgValue><ssdm name="zext_ln772_12"/></StgValue>
</operation>

<operation id="2342" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2406 %sk_addr_185 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_12

]]></Node>
<StgValue><ssdm name="sk_addr_185"/></StgValue>
</operation>

<operation id="2343" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="8" op_0_bw="12">
<![CDATA[
entry:2407 %sk_load_185 = load i12 %sk_addr_185

]]></Node>
<StgValue><ssdm name="sk_load_185"/></StgValue>
</operation>

<operation id="2344" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2428 %sub_ln781_12 = sub i14 4096, i14 %zext_ln771_12

]]></Node>
<StgValue><ssdm name="sub_ln781_12"/></StgValue>
</operation>

<operation id="2345" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="14">
<![CDATA[
entry:2429 %sext_ln781_12 = sext i14 %sub_ln781_12

]]></Node>
<StgValue><ssdm name="sext_ln781_12"/></StgValue>
</operation>

<operation id="2346" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2430 %store_ln781 = store i32 %sext_ln781_12, i10 %r_addr_102

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2347" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2434 %add_ln739_12 = add i12 %a_read, i12 169

]]></Node>
<StgValue><ssdm name="add_ln739_12"/></StgValue>
</operation>

<operation id="2348" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="64" op_0_bw="12">
<![CDATA[
entry:2435 %zext_ln739_12 = zext i12 %add_ln739_12

]]></Node>
<StgValue><ssdm name="zext_ln739_12"/></StgValue>
</operation>

<operation id="2349" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2436 %sk_addr_186 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_12

]]></Node>
<StgValue><ssdm name="sk_addr_186"/></StgValue>
</operation>

<operation id="2350" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="12">
<![CDATA[
entry:2437 %sk_load_186 = load i12 %sk_addr_186

]]></Node>
<StgValue><ssdm name="sk_load_186"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2351" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:312 %or_ln771_12 = or i10 %tmp_s, i10 103

]]></Node>
<StgValue><ssdm name="or_ln771_12"/></StgValue>
</operation>

<operation id="2352" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
entry:313 %zext_ln771_44 = zext i10 %or_ln771_12

]]></Node>
<StgValue><ssdm name="zext_ln771_44"/></StgValue>
</operation>

<operation id="2353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %r_addr_103 = getelementptr i32 %r, i64 0, i64 %zext_ln771_44

]]></Node>
<StgValue><ssdm name="r_addr_103"/></StgValue>
</operation>

<operation id="2354" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="8" op_0_bw="12">
<![CDATA[
entry:2407 %sk_load_185 = load i12 %sk_addr_185

]]></Node>
<StgValue><ssdm name="sk_load_185"/></StgValue>
</operation>

<operation id="2355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2408 %or_ln772_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_185, i5 %lshr_ln771_11

]]></Node>
<StgValue><ssdm name="or_ln772_11"/></StgValue>
</operation>

<operation id="2356" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="14" op_0_bw="13">
<![CDATA[
entry:2409 %zext_ln775_12 = zext i13 %or_ln772_11

]]></Node>
<StgValue><ssdm name="zext_ln775_12"/></StgValue>
</operation>

<operation id="2357" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2431 %sub_ln782_12 = sub i14 4096, i14 %zext_ln775_12

]]></Node>
<StgValue><ssdm name="sub_ln782_12"/></StgValue>
</operation>

<operation id="2358" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="14">
<![CDATA[
entry:2432 %sext_ln782_12 = sext i14 %sub_ln782_12

]]></Node>
<StgValue><ssdm name="sext_ln782_12"/></StgValue>
</operation>

<operation id="2359" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2433 %store_ln782 = store i32 %sext_ln782_12, i10 %r_addr_103

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2360" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="12">
<![CDATA[
entry:2437 %sk_load_186 = load i12 %sk_addr_186

]]></Node>
<StgValue><ssdm name="sk_load_186"/></StgValue>
</operation>

<operation id="2361" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2438 %add_ln740_13 = add i12 %a_read, i12 170

]]></Node>
<StgValue><ssdm name="add_ln740_13"/></StgValue>
</operation>

<operation id="2362" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="12">
<![CDATA[
entry:2439 %zext_ln740_13 = zext i12 %add_ln740_13

]]></Node>
<StgValue><ssdm name="zext_ln740_13"/></StgValue>
</operation>

<operation id="2363" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2440 %sk_addr_187 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_13

]]></Node>
<StgValue><ssdm name="sk_addr_187"/></StgValue>
</operation>

<operation id="2364" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="12">
<![CDATA[
entry:2441 %sk_load_187 = load i12 %sk_addr_187

]]></Node>
<StgValue><ssdm name="sk_load_187"/></StgValue>
</operation>

<operation id="2365" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2447 %add_ln744_13 = add i12 %a_read, i12 171

]]></Node>
<StgValue><ssdm name="add_ln744_13"/></StgValue>
</operation>

<operation id="2366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="64" op_0_bw="12">
<![CDATA[
entry:2448 %zext_ln744_13 = zext i12 %add_ln744_13

]]></Node>
<StgValue><ssdm name="zext_ln744_13"/></StgValue>
</operation>

<operation id="2367" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2449 %sk_addr_188 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_13

]]></Node>
<StgValue><ssdm name="sk_addr_188"/></StgValue>
</operation>

<operation id="2368" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="12">
<![CDATA[
entry:2450 %sk_load_188 = load i12 %sk_addr_188

]]></Node>
<StgValue><ssdm name="sk_load_188"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2369" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:315 %or_ln739_12 = or i10 %tmp_s, i10 104

]]></Node>
<StgValue><ssdm name="or_ln739_12"/></StgValue>
</operation>

<operation id="2370" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
entry:316 %zext_ln739_44 = zext i10 %or_ln739_12

]]></Node>
<StgValue><ssdm name="zext_ln739_44"/></StgValue>
</operation>

<operation id="2371" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %r_addr_104 = getelementptr i32 %r, i64 0, i64 %zext_ln739_44

]]></Node>
<StgValue><ssdm name="r_addr_104"/></StgValue>
</operation>

<operation id="2372" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="12">
<![CDATA[
entry:2441 %sk_load_187 = load i12 %sk_addr_187

]]></Node>
<StgValue><ssdm name="sk_load_187"/></StgValue>
</operation>

<operation id="2373" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="5" op_0_bw="8">
<![CDATA[
entry:2442 %trunc_ln741_13 = trunc i8 %sk_load_187

]]></Node>
<StgValue><ssdm name="trunc_ln741_13"/></StgValue>
</operation>

<operation id="2374" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2443 %tmp_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_13, i8 %sk_load_186

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2375" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="14" op_0_bw="13">
<![CDATA[
entry:2444 %zext_ln743_13 = zext i13 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln743_13"/></StgValue>
</operation>

<operation id="2376" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="12">
<![CDATA[
entry:2450 %sk_load_188 = load i12 %sk_addr_188

]]></Node>
<StgValue><ssdm name="sk_load_188"/></StgValue>
</operation>

<operation id="2377" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2452 %add_ln745_13 = add i12 %a_read, i12 172

]]></Node>
<StgValue><ssdm name="add_ln745_13"/></StgValue>
</operation>

<operation id="2378" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="12">
<![CDATA[
entry:2453 %zext_ln745_13 = zext i12 %add_ln745_13

]]></Node>
<StgValue><ssdm name="zext_ln745_13"/></StgValue>
</operation>

<operation id="2379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2454 %sk_addr_189 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_13

]]></Node>
<StgValue><ssdm name="sk_addr_189"/></StgValue>
</operation>

<operation id="2380" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="12">
<![CDATA[
entry:2455 %sk_load_189 = load i12 %sk_addr_189

]]></Node>
<StgValue><ssdm name="sk_load_189"/></StgValue>
</operation>

<operation id="2381" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2464 %add_ln749_13 = add i12 %a_read, i12 173

]]></Node>
<StgValue><ssdm name="add_ln749_13"/></StgValue>
</operation>

<operation id="2382" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="12">
<![CDATA[
entry:2465 %zext_ln749_13 = zext i12 %add_ln749_13

]]></Node>
<StgValue><ssdm name="zext_ln749_13"/></StgValue>
</operation>

<operation id="2383" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2466 %sk_addr_190 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_13

]]></Node>
<StgValue><ssdm name="sk_addr_190"/></StgValue>
</operation>

<operation id="2384" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="12">
<![CDATA[
entry:2467 %sk_load_190 = load i12 %sk_addr_190

]]></Node>
<StgValue><ssdm name="sk_load_190"/></StgValue>
</operation>

<operation id="2385" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2538 %sub_ln775_13 = sub i14 4096, i14 %zext_ln743_13

]]></Node>
<StgValue><ssdm name="sub_ln775_13"/></StgValue>
</operation>

<operation id="2386" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="14">
<![CDATA[
entry:2539 %sext_ln775_13 = sext i14 %sub_ln775_13

]]></Node>
<StgValue><ssdm name="sext_ln775_13"/></StgValue>
</operation>

<operation id="2387" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2540 %store_ln775 = store i32 %sext_ln775_13, i10 %r_addr_104

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2388" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:318 %or_ln743_13 = or i10 %tmp_s, i10 105

]]></Node>
<StgValue><ssdm name="or_ln743_13"/></StgValue>
</operation>

<operation id="2389" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
entry:319 %zext_ln743_77 = zext i10 %or_ln743_13

]]></Node>
<StgValue><ssdm name="zext_ln743_77"/></StgValue>
</operation>

<operation id="2390" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %r_addr_105 = getelementptr i32 %r, i64 0, i64 %zext_ln743_77

]]></Node>
<StgValue><ssdm name="r_addr_105"/></StgValue>
</operation>

<operation id="2391" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:321 %or_ln748_13 = or i10 %tmp_s, i10 106

]]></Node>
<StgValue><ssdm name="or_ln748_13"/></StgValue>
</operation>

<operation id="2392" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="10">
<![CDATA[
entry:322 %zext_ln748_45 = zext i10 %or_ln748_13

]]></Node>
<StgValue><ssdm name="zext_ln748_45"/></StgValue>
</operation>

<operation id="2393" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:323 %r_addr_106 = getelementptr i32 %r, i64 0, i64 %zext_ln748_45

]]></Node>
<StgValue><ssdm name="r_addr_106"/></StgValue>
</operation>

<operation id="2394" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2445 %lshr_ln743_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_187, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_12"/></StgValue>
</operation>

<operation id="2395" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="3">
<![CDATA[
entry:2446 %zext_ln743_45 = zext i3 %lshr_ln743_12

]]></Node>
<StgValue><ssdm name="zext_ln743_45"/></StgValue>
</operation>

<operation id="2396" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="6" op_0_bw="8">
<![CDATA[
entry:2451 %trunc_ln744_13 = trunc i8 %sk_load_188

]]></Node>
<StgValue><ssdm name="trunc_ln744_13"/></StgValue>
</operation>

<operation id="2397" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="12">
<![CDATA[
entry:2455 %sk_load_189 = load i12 %sk_addr_189

]]></Node>
<StgValue><ssdm name="sk_load_189"/></StgValue>
</operation>

<operation id="2398" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="2" op_0_bw="8">
<![CDATA[
entry:2456 %trunc_ln746_13 = trunc i8 %sk_load_189

]]></Node>
<StgValue><ssdm name="trunc_ln746_13"/></StgValue>
</operation>

<operation id="2399" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2457 %tmp_180 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_45

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2400" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2458 %tmp_181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_13, i3 0

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2401" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2459 %or_ln746_43 = or i9 %tmp_181, i9 %tmp_180

]]></Node>
<StgValue><ssdm name="or_ln746_43"/></StgValue>
</operation>

<operation id="2402" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2460 %tmp_182 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_188, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2403" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2461 %or_ln746_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_13, i2 %tmp_182, i9 %or_ln746_43

]]></Node>
<StgValue><ssdm name="or_ln746_12"/></StgValue>
</operation>

<operation id="2404" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="14" op_0_bw="13">
<![CDATA[
entry:2462 %zext_ln748_13 = zext i13 %or_ln746_12

]]></Node>
<StgValue><ssdm name="zext_ln748_13"/></StgValue>
</operation>

<operation id="2405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2463 %lshr_ln748_12 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_189, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_12"/></StgValue>
</operation>

<operation id="2406" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="12">
<![CDATA[
entry:2467 %sk_load_190 = load i12 %sk_addr_190

]]></Node>
<StgValue><ssdm name="sk_load_190"/></StgValue>
</operation>

<operation id="2407" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="7" op_0_bw="8">
<![CDATA[
entry:2468 %trunc_ln750_13 = trunc i8 %sk_load_190

]]></Node>
<StgValue><ssdm name="trunc_ln750_13"/></StgValue>
</operation>

<operation id="2408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2469 %or_ln750_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_13, i6 %lshr_ln748_12

]]></Node>
<StgValue><ssdm name="or_ln750_12"/></StgValue>
</operation>

<operation id="2409" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="14" op_0_bw="13">
<![CDATA[
entry:2470 %zext_ln752_13 = zext i13 %or_ln750_12

]]></Node>
<StgValue><ssdm name="zext_ln752_13"/></StgValue>
</operation>

<operation id="2410" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2473 %add_ln753_13 = add i12 %a_read, i12 174

]]></Node>
<StgValue><ssdm name="add_ln753_13"/></StgValue>
</operation>

<operation id="2411" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="12">
<![CDATA[
entry:2474 %zext_ln753_13 = zext i12 %add_ln753_13

]]></Node>
<StgValue><ssdm name="zext_ln753_13"/></StgValue>
</operation>

<operation id="2412" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2475 %sk_addr_191 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_13

]]></Node>
<StgValue><ssdm name="sk_addr_191"/></StgValue>
</operation>

<operation id="2413" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="12">
<![CDATA[
entry:2476 %sk_load_191 = load i12 %sk_addr_191

]]></Node>
<StgValue><ssdm name="sk_load_191"/></StgValue>
</operation>

<operation id="2414" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2478 %add_ln754_13 = add i12 %a_read, i12 175

]]></Node>
<StgValue><ssdm name="add_ln754_13"/></StgValue>
</operation>

<operation id="2415" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="12">
<![CDATA[
entry:2479 %zext_ln754_13 = zext i12 %add_ln754_13

]]></Node>
<StgValue><ssdm name="zext_ln754_13"/></StgValue>
</operation>

<operation id="2416" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2480 %sk_addr_192 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_13

]]></Node>
<StgValue><ssdm name="sk_addr_192"/></StgValue>
</operation>

<operation id="2417" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="12">
<![CDATA[
entry:2481 %sk_load_192 = load i12 %sk_addr_192

]]></Node>
<StgValue><ssdm name="sk_load_192"/></StgValue>
</operation>

<operation id="2418" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2541 %sub_ln776_13 = sub i14 4096, i14 %zext_ln748_13

]]></Node>
<StgValue><ssdm name="sub_ln776_13"/></StgValue>
</operation>

<operation id="2419" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="14">
<![CDATA[
entry:2542 %sext_ln776_13 = sext i14 %sub_ln776_13

]]></Node>
<StgValue><ssdm name="sext_ln776_13"/></StgValue>
</operation>

<operation id="2420" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2543 %store_ln776 = store i32 %sext_ln776_13, i10 %r_addr_105

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="2421" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2544 %sub_ln777_13 = sub i14 4096, i14 %zext_ln752_13

]]></Node>
<StgValue><ssdm name="sub_ln777_13"/></StgValue>
</operation>

<operation id="2422" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="14">
<![CDATA[
entry:2545 %sext_ln777_13 = sext i14 %sub_ln777_13

]]></Node>
<StgValue><ssdm name="sext_ln777_13"/></StgValue>
</operation>

<operation id="2423" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2546 %store_ln777 = store i32 %sext_ln777_13, i10 %r_addr_106

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:324 %or_ln752_13 = or i10 %tmp_s, i10 107

]]></Node>
<StgValue><ssdm name="or_ln752_13"/></StgValue>
</operation>

<operation id="2425" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="10">
<![CDATA[
entry:325 %zext_ln752_77 = zext i10 %or_ln752_13

]]></Node>
<StgValue><ssdm name="zext_ln752_77"/></StgValue>
</operation>

<operation id="2426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %r_addr_107 = getelementptr i32 %r, i64 0, i64 %zext_ln752_77

]]></Node>
<StgValue><ssdm name="r_addr_107"/></StgValue>
</operation>

<operation id="2427" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2471 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_190, i32 7

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2428" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="1">
<![CDATA[
entry:2472 %zext_ln752_45 = zext i1 %tmp_183

]]></Node>
<StgValue><ssdm name="zext_ln752_45"/></StgValue>
</operation>

<operation id="2429" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="12">
<![CDATA[
entry:2476 %sk_load_191 = load i12 %sk_addr_191

]]></Node>
<StgValue><ssdm name="sk_load_191"/></StgValue>
</operation>

<operation id="2430" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2477 %shl_ln753_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_191, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_12"/></StgValue>
</operation>

<operation id="2431" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="12">
<![CDATA[
entry:2481 %sk_load_192 = load i12 %sk_addr_192

]]></Node>
<StgValue><ssdm name="sk_load_192"/></StgValue>
</operation>

<operation id="2432" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="4" op_0_bw="8">
<![CDATA[
entry:2482 %trunc_ln755_13 = trunc i8 %sk_load_192

]]></Node>
<StgValue><ssdm name="trunc_ln755_13"/></StgValue>
</operation>

<operation id="2433" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2483 %tmp_184 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_45

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2434" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2484 %or_ln755_43 = or i9 %tmp_184, i9 %shl_ln753_12

]]></Node>
<StgValue><ssdm name="or_ln755_43"/></StgValue>
</operation>

<operation id="2435" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2485 %or_ln755_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_13, i9 %or_ln755_43

]]></Node>
<StgValue><ssdm name="or_ln755_12"/></StgValue>
</operation>

<operation id="2436" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="13">
<![CDATA[
entry:2486 %zext_ln757_13 = zext i13 %or_ln755_12

]]></Node>
<StgValue><ssdm name="zext_ln757_13"/></StgValue>
</operation>

<operation id="2437" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2489 %add_ln758_13 = add i12 %a_read, i12 176

]]></Node>
<StgValue><ssdm name="add_ln758_13"/></StgValue>
</operation>

<operation id="2438" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="12">
<![CDATA[
entry:2490 %zext_ln758_13 = zext i12 %add_ln758_13

]]></Node>
<StgValue><ssdm name="zext_ln758_13"/></StgValue>
</operation>

<operation id="2439" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2491 %sk_addr_193 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_13

]]></Node>
<StgValue><ssdm name="sk_addr_193"/></StgValue>
</operation>

<operation id="2440" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="12">
<![CDATA[
entry:2492 %sk_load_193 = load i12 %sk_addr_193

]]></Node>
<StgValue><ssdm name="sk_load_193"/></StgValue>
</operation>

<operation id="2441" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2494 %add_ln759_13 = add i12 %a_read, i12 177

]]></Node>
<StgValue><ssdm name="add_ln759_13"/></StgValue>
</operation>

<operation id="2442" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="12">
<![CDATA[
entry:2495 %zext_ln759_13 = zext i12 %add_ln759_13

]]></Node>
<StgValue><ssdm name="zext_ln759_13"/></StgValue>
</operation>

<operation id="2443" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2496 %sk_addr_194 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_13

]]></Node>
<StgValue><ssdm name="sk_addr_194"/></StgValue>
</operation>

<operation id="2444" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="12">
<![CDATA[
entry:2497 %sk_load_194 = load i12 %sk_addr_194

]]></Node>
<StgValue><ssdm name="sk_load_194"/></StgValue>
</operation>

<operation id="2445" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2547 %sub_ln778_13 = sub i14 4096, i14 %zext_ln757_13

]]></Node>
<StgValue><ssdm name="sub_ln778_13"/></StgValue>
</operation>

<operation id="2446" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="14">
<![CDATA[
entry:2548 %sext_ln778_13 = sext i14 %sub_ln778_13

]]></Node>
<StgValue><ssdm name="sext_ln778_13"/></StgValue>
</operation>

<operation id="2447" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2549 %store_ln778 = store i32 %sext_ln778_13, i10 %r_addr_107

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2448" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:327 %or_ln757_13 = or i10 %tmp_s, i10 108

]]></Node>
<StgValue><ssdm name="or_ln757_13"/></StgValue>
</operation>

<operation id="2449" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="10">
<![CDATA[
entry:328 %zext_ln757_77 = zext i10 %or_ln757_13

]]></Node>
<StgValue><ssdm name="zext_ln757_77"/></StgValue>
</operation>

<operation id="2450" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:329 %r_addr_108 = getelementptr i32 %r, i64 0, i64 %zext_ln757_77

]]></Node>
<StgValue><ssdm name="r_addr_108"/></StgValue>
</operation>

<operation id="2451" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2487 %lshr_ln757_12 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_192, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_12"/></StgValue>
</operation>

<operation id="2452" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="4">
<![CDATA[
entry:2488 %zext_ln757_45 = zext i4 %lshr_ln757_12

]]></Node>
<StgValue><ssdm name="zext_ln757_45"/></StgValue>
</operation>

<operation id="2453" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="12">
<![CDATA[
entry:2492 %sk_load_193 = load i12 %sk_addr_193

]]></Node>
<StgValue><ssdm name="sk_load_193"/></StgValue>
</operation>

<operation id="2454" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="5" op_0_bw="8">
<![CDATA[
entry:2493 %trunc_ln758_13 = trunc i8 %sk_load_193

]]></Node>
<StgValue><ssdm name="trunc_ln758_13"/></StgValue>
</operation>

<operation id="2455" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="12">
<![CDATA[
entry:2497 %sk_load_194 = load i12 %sk_addr_194

]]></Node>
<StgValue><ssdm name="sk_load_194"/></StgValue>
</operation>

<operation id="2456" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="8">
<![CDATA[
entry:2498 %trunc_ln760_13 = trunc i8 %sk_load_194

]]></Node>
<StgValue><ssdm name="trunc_ln760_13"/></StgValue>
</operation>

<operation id="2457" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2499 %tmp_185 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_45

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2458" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2500 %tmp_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_13, i4 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2459" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2501 %or_ln760_43 = or i9 %tmp_186, i9 %tmp_185

]]></Node>
<StgValue><ssdm name="or_ln760_43"/></StgValue>
</operation>

<operation id="2460" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2502 %tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_193, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2461" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2503 %or_ln760_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_13, i3 %tmp_187, i9 %or_ln760_43

]]></Node>
<StgValue><ssdm name="or_ln760_12"/></StgValue>
</operation>

<operation id="2462" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="14" op_0_bw="13">
<![CDATA[
entry:2504 %zext_ln762_13 = zext i13 %or_ln760_12

]]></Node>
<StgValue><ssdm name="zext_ln762_13"/></StgValue>
</operation>

<operation id="2463" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2505 %lshr_ln762_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_194, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_12"/></StgValue>
</operation>

<operation id="2464" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2506 %add_ln763_13 = add i12 %a_read, i12 178

]]></Node>
<StgValue><ssdm name="add_ln763_13"/></StgValue>
</operation>

<operation id="2465" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="12">
<![CDATA[
entry:2507 %zext_ln763_13 = zext i12 %add_ln763_13

]]></Node>
<StgValue><ssdm name="zext_ln763_13"/></StgValue>
</operation>

<operation id="2466" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2508 %sk_addr_195 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_13

]]></Node>
<StgValue><ssdm name="sk_addr_195"/></StgValue>
</operation>

<operation id="2467" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="8" op_0_bw="12">
<![CDATA[
entry:2509 %sk_load_195 = load i12 %sk_addr_195

]]></Node>
<StgValue><ssdm name="sk_load_195"/></StgValue>
</operation>

<operation id="2468" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2515 %add_ln767_13 = add i12 %a_read, i12 179

]]></Node>
<StgValue><ssdm name="add_ln767_13"/></StgValue>
</operation>

<operation id="2469" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="12">
<![CDATA[
entry:2516 %zext_ln767_13 = zext i12 %add_ln767_13

]]></Node>
<StgValue><ssdm name="zext_ln767_13"/></StgValue>
</operation>

<operation id="2470" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2517 %sk_addr_196 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_13

]]></Node>
<StgValue><ssdm name="sk_addr_196"/></StgValue>
</operation>

<operation id="2471" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="12">
<![CDATA[
entry:2518 %sk_load_196 = load i12 %sk_addr_196

]]></Node>
<StgValue><ssdm name="sk_load_196"/></StgValue>
</operation>

<operation id="2472" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2550 %sub_ln779_13 = sub i14 4096, i14 %zext_ln762_13

]]></Node>
<StgValue><ssdm name="sub_ln779_13"/></StgValue>
</operation>

<operation id="2473" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="14">
<![CDATA[
entry:2551 %sext_ln779_13 = sext i14 %sub_ln779_13

]]></Node>
<StgValue><ssdm name="sext_ln779_13"/></StgValue>
</operation>

<operation id="2474" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2552 %store_ln779 = store i32 %sext_ln779_13, i10 %r_addr_108

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2475" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:330 %or_ln762_13 = or i10 %tmp_s, i10 109

]]></Node>
<StgValue><ssdm name="or_ln762_13"/></StgValue>
</operation>

<operation id="2476" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
entry:331 %zext_ln762_45 = zext i10 %or_ln762_13

]]></Node>
<StgValue><ssdm name="zext_ln762_45"/></StgValue>
</operation>

<operation id="2477" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %r_addr_109 = getelementptr i32 %r, i64 0, i64 %zext_ln762_45

]]></Node>
<StgValue><ssdm name="r_addr_109"/></StgValue>
</operation>

<operation id="2478" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="8" op_0_bw="12">
<![CDATA[
entry:2509 %sk_load_195 = load i12 %sk_addr_195

]]></Node>
<StgValue><ssdm name="sk_load_195"/></StgValue>
</operation>

<operation id="2479" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="6" op_0_bw="8">
<![CDATA[
entry:2510 %trunc_ln764_13 = trunc i8 %sk_load_195

]]></Node>
<StgValue><ssdm name="trunc_ln764_13"/></StgValue>
</operation>

<operation id="2480" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2511 %or_ln764_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_13, i7 %lshr_ln762_12

]]></Node>
<StgValue><ssdm name="or_ln764_12"/></StgValue>
</operation>

<operation id="2481" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="14" op_0_bw="13">
<![CDATA[
entry:2512 %zext_ln766_13 = zext i13 %or_ln764_12

]]></Node>
<StgValue><ssdm name="zext_ln766_13"/></StgValue>
</operation>

<operation id="2482" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="12">
<![CDATA[
entry:2518 %sk_load_196 = load i12 %sk_addr_196

]]></Node>
<StgValue><ssdm name="sk_load_196"/></StgValue>
</operation>

<operation id="2483" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2520 %add_ln768_13 = add i12 %a_read, i12 180

]]></Node>
<StgValue><ssdm name="add_ln768_13"/></StgValue>
</operation>

<operation id="2484" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="12">
<![CDATA[
entry:2521 %zext_ln768_13 = zext i12 %add_ln768_13

]]></Node>
<StgValue><ssdm name="zext_ln768_13"/></StgValue>
</operation>

<operation id="2485" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2522 %sk_addr_197 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_13

]]></Node>
<StgValue><ssdm name="sk_addr_197"/></StgValue>
</operation>

<operation id="2486" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="12">
<![CDATA[
entry:2523 %sk_load_197 = load i12 %sk_addr_197

]]></Node>
<StgValue><ssdm name="sk_load_197"/></StgValue>
</operation>

<operation id="2487" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2532 %add_ln772_13 = add i12 %a_read, i12 181

]]></Node>
<StgValue><ssdm name="add_ln772_13"/></StgValue>
</operation>

<operation id="2488" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="12">
<![CDATA[
entry:2533 %zext_ln772_13 = zext i12 %add_ln772_13

]]></Node>
<StgValue><ssdm name="zext_ln772_13"/></StgValue>
</operation>

<operation id="2489" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2534 %sk_addr_198 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_13

]]></Node>
<StgValue><ssdm name="sk_addr_198"/></StgValue>
</operation>

<operation id="2490" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="12">
<![CDATA[
entry:2535 %sk_load_198 = load i12 %sk_addr_198

]]></Node>
<StgValue><ssdm name="sk_load_198"/></StgValue>
</operation>

<operation id="2491" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2553 %sub_ln780_13 = sub i14 4096, i14 %zext_ln766_13

]]></Node>
<StgValue><ssdm name="sub_ln780_13"/></StgValue>
</operation>

<operation id="2492" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="14">
<![CDATA[
entry:2554 %sext_ln780_13 = sext i14 %sub_ln780_13

]]></Node>
<StgValue><ssdm name="sext_ln780_13"/></StgValue>
</operation>

<operation id="2493" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2555 %store_ln780 = store i32 %sext_ln780_13, i10 %r_addr_109

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2494" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:333 %or_ln766_13 = or i10 %tmp_s, i10 110

]]></Node>
<StgValue><ssdm name="or_ln766_13"/></StgValue>
</operation>

<operation id="2495" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="10">
<![CDATA[
entry:334 %zext_ln766_77 = zext i10 %or_ln766_13

]]></Node>
<StgValue><ssdm name="zext_ln766_77"/></StgValue>
</operation>

<operation id="2496" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:335 %r_addr_110 = getelementptr i32 %r, i64 0, i64 %zext_ln766_77

]]></Node>
<StgValue><ssdm name="r_addr_110"/></StgValue>
</operation>

<operation id="2497" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:336 %or_ln771_13 = or i10 %tmp_s, i10 111

]]></Node>
<StgValue><ssdm name="or_ln771_13"/></StgValue>
</operation>

<operation id="2498" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10">
<![CDATA[
entry:337 %zext_ln771_45 = zext i10 %or_ln771_13

]]></Node>
<StgValue><ssdm name="zext_ln771_45"/></StgValue>
</operation>

<operation id="2499" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:338 %r_addr_111 = getelementptr i32 %r, i64 0, i64 %zext_ln771_45

]]></Node>
<StgValue><ssdm name="r_addr_111"/></StgValue>
</operation>

<operation id="2500" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2513 %lshr_ln766_12 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_195, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_12"/></StgValue>
</operation>

<operation id="2501" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="8" op_0_bw="2">
<![CDATA[
entry:2514 %zext_ln766_45 = zext i2 %lshr_ln766_12

]]></Node>
<StgValue><ssdm name="zext_ln766_45"/></StgValue>
</operation>

<operation id="2502" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="7" op_0_bw="8">
<![CDATA[
entry:2519 %trunc_ln767_13 = trunc i8 %sk_load_196

]]></Node>
<StgValue><ssdm name="trunc_ln767_13"/></StgValue>
</operation>

<operation id="2503" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="12">
<![CDATA[
entry:2523 %sk_load_197 = load i12 %sk_addr_197

]]></Node>
<StgValue><ssdm name="sk_load_197"/></StgValue>
</operation>

<operation id="2504" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="3" op_0_bw="8">
<![CDATA[
entry:2524 %trunc_ln769_13 = trunc i8 %sk_load_197

]]></Node>
<StgValue><ssdm name="trunc_ln769_13"/></StgValue>
</operation>

<operation id="2505" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2525 %tmp_188 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_45

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2506" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2526 %tmp_189 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_13, i2 0

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2507" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2527 %or_ln769_43 = or i9 %tmp_189, i9 %tmp_188

]]></Node>
<StgValue><ssdm name="or_ln769_43"/></StgValue>
</operation>

<operation id="2508" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2528 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_196, i32 7

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2509" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2529 %or_ln769_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_13, i1 %tmp_190, i9 %or_ln769_43

]]></Node>
<StgValue><ssdm name="or_ln769_12"/></StgValue>
</operation>

<operation id="2510" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="14" op_0_bw="13">
<![CDATA[
entry:2530 %zext_ln771_13 = zext i13 %or_ln769_12

]]></Node>
<StgValue><ssdm name="zext_ln771_13"/></StgValue>
</operation>

<operation id="2511" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2531 %lshr_ln771_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_197, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_12"/></StgValue>
</operation>

<operation id="2512" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="12">
<![CDATA[
entry:2535 %sk_load_198 = load i12 %sk_addr_198

]]></Node>
<StgValue><ssdm name="sk_load_198"/></StgValue>
</operation>

<operation id="2513" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2536 %or_ln772_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_198, i5 %lshr_ln771_12

]]></Node>
<StgValue><ssdm name="or_ln772_12"/></StgValue>
</operation>

<operation id="2514" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="14" op_0_bw="13">
<![CDATA[
entry:2537 %zext_ln775_13 = zext i13 %or_ln772_12

]]></Node>
<StgValue><ssdm name="zext_ln775_13"/></StgValue>
</operation>

<operation id="2515" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2556 %sub_ln781_13 = sub i14 4096, i14 %zext_ln771_13

]]></Node>
<StgValue><ssdm name="sub_ln781_13"/></StgValue>
</operation>

<operation id="2516" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="14">
<![CDATA[
entry:2557 %sext_ln781_13 = sext i14 %sub_ln781_13

]]></Node>
<StgValue><ssdm name="sext_ln781_13"/></StgValue>
</operation>

<operation id="2517" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2558 %store_ln781 = store i32 %sext_ln781_13, i10 %r_addr_110

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2518" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2559 %sub_ln782_13 = sub i14 4096, i14 %zext_ln775_13

]]></Node>
<StgValue><ssdm name="sub_ln782_13"/></StgValue>
</operation>

<operation id="2519" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="14">
<![CDATA[
entry:2560 %sext_ln782_13 = sext i14 %sub_ln782_13

]]></Node>
<StgValue><ssdm name="sext_ln782_13"/></StgValue>
</operation>

<operation id="2520" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2561 %store_ln782 = store i32 %sext_ln782_13, i10 %r_addr_111

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2521" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2562 %add_ln739_13 = add i12 %a_read, i12 182

]]></Node>
<StgValue><ssdm name="add_ln739_13"/></StgValue>
</operation>

<operation id="2522" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="64" op_0_bw="12">
<![CDATA[
entry:2563 %zext_ln739_13 = zext i12 %add_ln739_13

]]></Node>
<StgValue><ssdm name="zext_ln739_13"/></StgValue>
</operation>

<operation id="2523" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2564 %sk_addr_199 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_13

]]></Node>
<StgValue><ssdm name="sk_addr_199"/></StgValue>
</operation>

<operation id="2524" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="12">
<![CDATA[
entry:2565 %sk_load_199 = load i12 %sk_addr_199

]]></Node>
<StgValue><ssdm name="sk_load_199"/></StgValue>
</operation>

<operation id="2525" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2566 %add_ln740_14 = add i12 %a_read, i12 183

]]></Node>
<StgValue><ssdm name="add_ln740_14"/></StgValue>
</operation>

<operation id="2526" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="12">
<![CDATA[
entry:2567 %zext_ln740_14 = zext i12 %add_ln740_14

]]></Node>
<StgValue><ssdm name="zext_ln740_14"/></StgValue>
</operation>

<operation id="2527" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2568 %sk_addr_200 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_14

]]></Node>
<StgValue><ssdm name="sk_addr_200"/></StgValue>
</operation>

<operation id="2528" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="8" op_0_bw="12">
<![CDATA[
entry:2569 %sk_load_200 = load i12 %sk_addr_200

]]></Node>
<StgValue><ssdm name="sk_load_200"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2529" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:339 %or_ln739_13 = or i10 %tmp_s, i10 112

]]></Node>
<StgValue><ssdm name="or_ln739_13"/></StgValue>
</operation>

<operation id="2530" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
entry:340 %zext_ln739_45 = zext i10 %or_ln739_13

]]></Node>
<StgValue><ssdm name="zext_ln739_45"/></StgValue>
</operation>

<operation id="2531" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:341 %r_addr_112 = getelementptr i32 %r, i64 0, i64 %zext_ln739_45

]]></Node>
<StgValue><ssdm name="r_addr_112"/></StgValue>
</operation>

<operation id="2532" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="12">
<![CDATA[
entry:2565 %sk_load_199 = load i12 %sk_addr_199

]]></Node>
<StgValue><ssdm name="sk_load_199"/></StgValue>
</operation>

<operation id="2533" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="8" op_0_bw="12">
<![CDATA[
entry:2569 %sk_load_200 = load i12 %sk_addr_200

]]></Node>
<StgValue><ssdm name="sk_load_200"/></StgValue>
</operation>

<operation id="2534" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="5" op_0_bw="8">
<![CDATA[
entry:2570 %trunc_ln741_14 = trunc i8 %sk_load_200

]]></Node>
<StgValue><ssdm name="trunc_ln741_14"/></StgValue>
</operation>

<operation id="2535" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2571 %tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_14, i8 %sk_load_199

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2536" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="14" op_0_bw="13">
<![CDATA[
entry:2572 %zext_ln743_14 = zext i13 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln743_14"/></StgValue>
</operation>

<operation id="2537" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2575 %add_ln744_14 = add i12 %a_read, i12 184

]]></Node>
<StgValue><ssdm name="add_ln744_14"/></StgValue>
</operation>

<operation id="2538" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="12">
<![CDATA[
entry:2576 %zext_ln744_14 = zext i12 %add_ln744_14

]]></Node>
<StgValue><ssdm name="zext_ln744_14"/></StgValue>
</operation>

<operation id="2539" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2577 %sk_addr_201 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_14

]]></Node>
<StgValue><ssdm name="sk_addr_201"/></StgValue>
</operation>

<operation id="2540" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="12">
<![CDATA[
entry:2578 %sk_load_201 = load i12 %sk_addr_201

]]></Node>
<StgValue><ssdm name="sk_load_201"/></StgValue>
</operation>

<operation id="2541" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2580 %add_ln745_14 = add i12 %a_read, i12 185

]]></Node>
<StgValue><ssdm name="add_ln745_14"/></StgValue>
</operation>

<operation id="2542" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="12">
<![CDATA[
entry:2581 %zext_ln745_14 = zext i12 %add_ln745_14

]]></Node>
<StgValue><ssdm name="zext_ln745_14"/></StgValue>
</operation>

<operation id="2543" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2582 %sk_addr_202 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_14

]]></Node>
<StgValue><ssdm name="sk_addr_202"/></StgValue>
</operation>

<operation id="2544" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="12">
<![CDATA[
entry:2583 %sk_load_202 = load i12 %sk_addr_202

]]></Node>
<StgValue><ssdm name="sk_load_202"/></StgValue>
</operation>

<operation id="2545" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2666 %sub_ln775_14 = sub i14 4096, i14 %zext_ln743_14

]]></Node>
<StgValue><ssdm name="sub_ln775_14"/></StgValue>
</operation>

<operation id="2546" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="14">
<![CDATA[
entry:2667 %sext_ln775_14 = sext i14 %sub_ln775_14

]]></Node>
<StgValue><ssdm name="sext_ln775_14"/></StgValue>
</operation>

<operation id="2547" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2668 %store_ln775 = store i32 %sext_ln775_14, i10 %r_addr_112

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2548" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:342 %or_ln743_14 = or i10 %tmp_s, i10 113

]]></Node>
<StgValue><ssdm name="or_ln743_14"/></StgValue>
</operation>

<operation id="2549" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
entry:343 %zext_ln743_78 = zext i10 %or_ln743_14

]]></Node>
<StgValue><ssdm name="zext_ln743_78"/></StgValue>
</operation>

<operation id="2550" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:344 %r_addr_113 = getelementptr i32 %r, i64 0, i64 %zext_ln743_78

]]></Node>
<StgValue><ssdm name="r_addr_113"/></StgValue>
</operation>

<operation id="2551" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2573 %lshr_ln743_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_200, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_13"/></StgValue>
</operation>

<operation id="2552" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="8" op_0_bw="3">
<![CDATA[
entry:2574 %zext_ln743_46 = zext i3 %lshr_ln743_13

]]></Node>
<StgValue><ssdm name="zext_ln743_46"/></StgValue>
</operation>

<operation id="2553" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="12">
<![CDATA[
entry:2578 %sk_load_201 = load i12 %sk_addr_201

]]></Node>
<StgValue><ssdm name="sk_load_201"/></StgValue>
</operation>

<operation id="2554" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="6" op_0_bw="8">
<![CDATA[
entry:2579 %trunc_ln744_14 = trunc i8 %sk_load_201

]]></Node>
<StgValue><ssdm name="trunc_ln744_14"/></StgValue>
</operation>

<operation id="2555" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="12">
<![CDATA[
entry:2583 %sk_load_202 = load i12 %sk_addr_202

]]></Node>
<StgValue><ssdm name="sk_load_202"/></StgValue>
</operation>

<operation id="2556" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="2" op_0_bw="8">
<![CDATA[
entry:2584 %trunc_ln746_14 = trunc i8 %sk_load_202

]]></Node>
<StgValue><ssdm name="trunc_ln746_14"/></StgValue>
</operation>

<operation id="2557" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2585 %tmp_191 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_46

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2558" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2586 %tmp_192 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_14, i3 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2559" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2587 %or_ln746_44 = or i9 %tmp_192, i9 %tmp_191

]]></Node>
<StgValue><ssdm name="or_ln746_44"/></StgValue>
</operation>

<operation id="2560" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2588 %tmp_193 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_201, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2561" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2589 %or_ln746_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_14, i2 %tmp_193, i9 %or_ln746_44

]]></Node>
<StgValue><ssdm name="or_ln746_13"/></StgValue>
</operation>

<operation id="2562" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="14" op_0_bw="13">
<![CDATA[
entry:2590 %zext_ln748_14 = zext i13 %or_ln746_13

]]></Node>
<StgValue><ssdm name="zext_ln748_14"/></StgValue>
</operation>

<operation id="2563" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2591 %lshr_ln748_13 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_202, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_13"/></StgValue>
</operation>

<operation id="2564" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2592 %add_ln749_14 = add i12 %a_read, i12 186

]]></Node>
<StgValue><ssdm name="add_ln749_14"/></StgValue>
</operation>

<operation id="2565" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="12">
<![CDATA[
entry:2593 %zext_ln749_14 = zext i12 %add_ln749_14

]]></Node>
<StgValue><ssdm name="zext_ln749_14"/></StgValue>
</operation>

<operation id="2566" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2594 %sk_addr_203 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_14

]]></Node>
<StgValue><ssdm name="sk_addr_203"/></StgValue>
</operation>

<operation id="2567" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="12">
<![CDATA[
entry:2595 %sk_load_203 = load i12 %sk_addr_203

]]></Node>
<StgValue><ssdm name="sk_load_203"/></StgValue>
</operation>

<operation id="2568" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2601 %add_ln753_14 = add i12 %a_read, i12 187

]]></Node>
<StgValue><ssdm name="add_ln753_14"/></StgValue>
</operation>

<operation id="2569" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="12">
<![CDATA[
entry:2602 %zext_ln753_14 = zext i12 %add_ln753_14

]]></Node>
<StgValue><ssdm name="zext_ln753_14"/></StgValue>
</operation>

<operation id="2570" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2603 %sk_addr_204 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_14

]]></Node>
<StgValue><ssdm name="sk_addr_204"/></StgValue>
</operation>

<operation id="2571" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="12">
<![CDATA[
entry:2604 %sk_load_204 = load i12 %sk_addr_204

]]></Node>
<StgValue><ssdm name="sk_load_204"/></StgValue>
</operation>

<operation id="2572" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2669 %sub_ln776_14 = sub i14 4096, i14 %zext_ln748_14

]]></Node>
<StgValue><ssdm name="sub_ln776_14"/></StgValue>
</operation>

<operation id="2573" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="14">
<![CDATA[
entry:2670 %sext_ln776_14 = sext i14 %sub_ln776_14

]]></Node>
<StgValue><ssdm name="sext_ln776_14"/></StgValue>
</operation>

<operation id="2574" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2671 %store_ln776 = store i32 %sext_ln776_14, i10 %r_addr_113

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2575" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:345 %or_ln748_14 = or i10 %tmp_s, i10 114

]]></Node>
<StgValue><ssdm name="or_ln748_14"/></StgValue>
</operation>

<operation id="2576" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="10">
<![CDATA[
entry:346 %zext_ln748_46 = zext i10 %or_ln748_14

]]></Node>
<StgValue><ssdm name="zext_ln748_46"/></StgValue>
</operation>

<operation id="2577" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:347 %r_addr_114 = getelementptr i32 %r, i64 0, i64 %zext_ln748_46

]]></Node>
<StgValue><ssdm name="r_addr_114"/></StgValue>
</operation>

<operation id="2578" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="12">
<![CDATA[
entry:2595 %sk_load_203 = load i12 %sk_addr_203

]]></Node>
<StgValue><ssdm name="sk_load_203"/></StgValue>
</operation>

<operation id="2579" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="7" op_0_bw="8">
<![CDATA[
entry:2596 %trunc_ln750_14 = trunc i8 %sk_load_203

]]></Node>
<StgValue><ssdm name="trunc_ln750_14"/></StgValue>
</operation>

<operation id="2580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2597 %or_ln750_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_14, i6 %lshr_ln748_13

]]></Node>
<StgValue><ssdm name="or_ln750_13"/></StgValue>
</operation>

<operation id="2581" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="14" op_0_bw="13">
<![CDATA[
entry:2598 %zext_ln752_14 = zext i13 %or_ln750_13

]]></Node>
<StgValue><ssdm name="zext_ln752_14"/></StgValue>
</operation>

<operation id="2582" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="12">
<![CDATA[
entry:2604 %sk_load_204 = load i12 %sk_addr_204

]]></Node>
<StgValue><ssdm name="sk_load_204"/></StgValue>
</operation>

<operation id="2583" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2606 %add_ln754_14 = add i12 %a_read, i12 188

]]></Node>
<StgValue><ssdm name="add_ln754_14"/></StgValue>
</operation>

<operation id="2584" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="12">
<![CDATA[
entry:2607 %zext_ln754_14 = zext i12 %add_ln754_14

]]></Node>
<StgValue><ssdm name="zext_ln754_14"/></StgValue>
</operation>

<operation id="2585" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2608 %sk_addr_205 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_14

]]></Node>
<StgValue><ssdm name="sk_addr_205"/></StgValue>
</operation>

<operation id="2586" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="12">
<![CDATA[
entry:2609 %sk_load_205 = load i12 %sk_addr_205

]]></Node>
<StgValue><ssdm name="sk_load_205"/></StgValue>
</operation>

<operation id="2587" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2617 %add_ln758_14 = add i12 %a_read, i12 189

]]></Node>
<StgValue><ssdm name="add_ln758_14"/></StgValue>
</operation>

<operation id="2588" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="12">
<![CDATA[
entry:2618 %zext_ln758_14 = zext i12 %add_ln758_14

]]></Node>
<StgValue><ssdm name="zext_ln758_14"/></StgValue>
</operation>

<operation id="2589" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2619 %sk_addr_206 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_14

]]></Node>
<StgValue><ssdm name="sk_addr_206"/></StgValue>
</operation>

<operation id="2590" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="12">
<![CDATA[
entry:2620 %sk_load_206 = load i12 %sk_addr_206

]]></Node>
<StgValue><ssdm name="sk_load_206"/></StgValue>
</operation>

<operation id="2591" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2672 %sub_ln777_14 = sub i14 4096, i14 %zext_ln752_14

]]></Node>
<StgValue><ssdm name="sub_ln777_14"/></StgValue>
</operation>

<operation id="2592" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="14">
<![CDATA[
entry:2673 %sext_ln777_14 = sext i14 %sub_ln777_14

]]></Node>
<StgValue><ssdm name="sext_ln777_14"/></StgValue>
</operation>

<operation id="2593" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2674 %store_ln777 = store i32 %sext_ln777_14, i10 %r_addr_114

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2594" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:348 %or_ln752_14 = or i10 %tmp_s, i10 115

]]></Node>
<StgValue><ssdm name="or_ln752_14"/></StgValue>
</operation>

<operation id="2595" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="10">
<![CDATA[
entry:349 %zext_ln752_78 = zext i10 %or_ln752_14

]]></Node>
<StgValue><ssdm name="zext_ln752_78"/></StgValue>
</operation>

<operation id="2596" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:350 %r_addr_115 = getelementptr i32 %r, i64 0, i64 %zext_ln752_78

]]></Node>
<StgValue><ssdm name="r_addr_115"/></StgValue>
</operation>

<operation id="2597" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2599 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_203, i32 7

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2598" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="8" op_0_bw="1">
<![CDATA[
entry:2600 %zext_ln752_46 = zext i1 %tmp_194

]]></Node>
<StgValue><ssdm name="zext_ln752_46"/></StgValue>
</operation>

<operation id="2599" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2605 %shl_ln753_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_204, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_13"/></StgValue>
</operation>

<operation id="2600" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="12">
<![CDATA[
entry:2609 %sk_load_205 = load i12 %sk_addr_205

]]></Node>
<StgValue><ssdm name="sk_load_205"/></StgValue>
</operation>

<operation id="2601" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="4" op_0_bw="8">
<![CDATA[
entry:2610 %trunc_ln755_14 = trunc i8 %sk_load_205

]]></Node>
<StgValue><ssdm name="trunc_ln755_14"/></StgValue>
</operation>

<operation id="2602" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2611 %tmp_195 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_46

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2603" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2612 %or_ln755_44 = or i9 %tmp_195, i9 %shl_ln753_13

]]></Node>
<StgValue><ssdm name="or_ln755_44"/></StgValue>
</operation>

<operation id="2604" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2613 %or_ln755_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_14, i9 %or_ln755_44

]]></Node>
<StgValue><ssdm name="or_ln755_13"/></StgValue>
</operation>

<operation id="2605" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="14" op_0_bw="13">
<![CDATA[
entry:2614 %zext_ln757_14 = zext i13 %or_ln755_13

]]></Node>
<StgValue><ssdm name="zext_ln757_14"/></StgValue>
</operation>

<operation id="2606" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="12">
<![CDATA[
entry:2620 %sk_load_206 = load i12 %sk_addr_206

]]></Node>
<StgValue><ssdm name="sk_load_206"/></StgValue>
</operation>

<operation id="2607" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2622 %add_ln759_14 = add i12 %a_read, i12 190

]]></Node>
<StgValue><ssdm name="add_ln759_14"/></StgValue>
</operation>

<operation id="2608" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="64" op_0_bw="12">
<![CDATA[
entry:2623 %zext_ln759_14 = zext i12 %add_ln759_14

]]></Node>
<StgValue><ssdm name="zext_ln759_14"/></StgValue>
</operation>

<operation id="2609" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2624 %sk_addr_207 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_14

]]></Node>
<StgValue><ssdm name="sk_addr_207"/></StgValue>
</operation>

<operation id="2610" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="12">
<![CDATA[
entry:2625 %sk_load_207 = load i12 %sk_addr_207

]]></Node>
<StgValue><ssdm name="sk_load_207"/></StgValue>
</operation>

<operation id="2611" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2634 %add_ln763_14 = add i12 %a_read, i12 191

]]></Node>
<StgValue><ssdm name="add_ln763_14"/></StgValue>
</operation>

<operation id="2612" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="12">
<![CDATA[
entry:2635 %zext_ln763_14 = zext i12 %add_ln763_14

]]></Node>
<StgValue><ssdm name="zext_ln763_14"/></StgValue>
</operation>

<operation id="2613" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2636 %sk_addr_208 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_14

]]></Node>
<StgValue><ssdm name="sk_addr_208"/></StgValue>
</operation>

<operation id="2614" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="8" op_0_bw="12">
<![CDATA[
entry:2637 %sk_load_208 = load i12 %sk_addr_208

]]></Node>
<StgValue><ssdm name="sk_load_208"/></StgValue>
</operation>

<operation id="2615" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2675 %sub_ln778_14 = sub i14 4096, i14 %zext_ln757_14

]]></Node>
<StgValue><ssdm name="sub_ln778_14"/></StgValue>
</operation>

<operation id="2616" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="14">
<![CDATA[
entry:2676 %sext_ln778_14 = sext i14 %sub_ln778_14

]]></Node>
<StgValue><ssdm name="sext_ln778_14"/></StgValue>
</operation>

<operation id="2617" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2677 %store_ln778 = store i32 %sext_ln778_14, i10 %r_addr_115

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2618" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:351 %or_ln757_14 = or i10 %tmp_s, i10 116

]]></Node>
<StgValue><ssdm name="or_ln757_14"/></StgValue>
</operation>

<operation id="2619" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="10">
<![CDATA[
entry:352 %zext_ln757_78 = zext i10 %or_ln757_14

]]></Node>
<StgValue><ssdm name="zext_ln757_78"/></StgValue>
</operation>

<operation id="2620" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:353 %r_addr_116 = getelementptr i32 %r, i64 0, i64 %zext_ln757_78

]]></Node>
<StgValue><ssdm name="r_addr_116"/></StgValue>
</operation>

<operation id="2621" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:354 %or_ln762_14 = or i10 %tmp_s, i10 117

]]></Node>
<StgValue><ssdm name="or_ln762_14"/></StgValue>
</operation>

<operation id="2622" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
entry:355 %zext_ln762_46 = zext i10 %or_ln762_14

]]></Node>
<StgValue><ssdm name="zext_ln762_46"/></StgValue>
</operation>

<operation id="2623" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:356 %r_addr_117 = getelementptr i32 %r, i64 0, i64 %zext_ln762_46

]]></Node>
<StgValue><ssdm name="r_addr_117"/></StgValue>
</operation>

<operation id="2624" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2615 %lshr_ln757_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_205, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_13"/></StgValue>
</operation>

<operation id="2625" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="4">
<![CDATA[
entry:2616 %zext_ln757_46 = zext i4 %lshr_ln757_13

]]></Node>
<StgValue><ssdm name="zext_ln757_46"/></StgValue>
</operation>

<operation id="2626" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="5" op_0_bw="8">
<![CDATA[
entry:2621 %trunc_ln758_14 = trunc i8 %sk_load_206

]]></Node>
<StgValue><ssdm name="trunc_ln758_14"/></StgValue>
</operation>

<operation id="2627" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="12">
<![CDATA[
entry:2625 %sk_load_207 = load i12 %sk_addr_207

]]></Node>
<StgValue><ssdm name="sk_load_207"/></StgValue>
</operation>

<operation id="2628" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="8">
<![CDATA[
entry:2626 %trunc_ln760_14 = trunc i8 %sk_load_207

]]></Node>
<StgValue><ssdm name="trunc_ln760_14"/></StgValue>
</operation>

<operation id="2629" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2627 %tmp_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_46

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2630" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2628 %tmp_197 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_14, i4 0

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2631" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2629 %or_ln760_44 = or i9 %tmp_197, i9 %tmp_196

]]></Node>
<StgValue><ssdm name="or_ln760_44"/></StgValue>
</operation>

<operation id="2632" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2630 %tmp_198 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_206, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2633" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2631 %or_ln760_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_14, i3 %tmp_198, i9 %or_ln760_44

]]></Node>
<StgValue><ssdm name="or_ln760_13"/></StgValue>
</operation>

<operation id="2634" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="14" op_0_bw="13">
<![CDATA[
entry:2632 %zext_ln762_14 = zext i13 %or_ln760_13

]]></Node>
<StgValue><ssdm name="zext_ln762_14"/></StgValue>
</operation>

<operation id="2635" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2633 %lshr_ln762_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_207, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_13"/></StgValue>
</operation>

<operation id="2636" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="8" op_0_bw="12">
<![CDATA[
entry:2637 %sk_load_208 = load i12 %sk_addr_208

]]></Node>
<StgValue><ssdm name="sk_load_208"/></StgValue>
</operation>

<operation id="2637" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="6" op_0_bw="8">
<![CDATA[
entry:2638 %trunc_ln764_14 = trunc i8 %sk_load_208

]]></Node>
<StgValue><ssdm name="trunc_ln764_14"/></StgValue>
</operation>

<operation id="2638" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2639 %or_ln764_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_14, i7 %lshr_ln762_13

]]></Node>
<StgValue><ssdm name="or_ln764_13"/></StgValue>
</operation>

<operation id="2639" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="13">
<![CDATA[
entry:2640 %zext_ln766_14 = zext i13 %or_ln764_13

]]></Node>
<StgValue><ssdm name="zext_ln766_14"/></StgValue>
</operation>

<operation id="2640" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2643 %add_ln767_14 = add i12 %a_read, i12 192

]]></Node>
<StgValue><ssdm name="add_ln767_14"/></StgValue>
</operation>

<operation id="2641" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="12">
<![CDATA[
entry:2644 %zext_ln767_14 = zext i12 %add_ln767_14

]]></Node>
<StgValue><ssdm name="zext_ln767_14"/></StgValue>
</operation>

<operation id="2642" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2645 %sk_addr_209 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_14

]]></Node>
<StgValue><ssdm name="sk_addr_209"/></StgValue>
</operation>

<operation id="2643" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="12">
<![CDATA[
entry:2646 %sk_load_209 = load i12 %sk_addr_209

]]></Node>
<StgValue><ssdm name="sk_load_209"/></StgValue>
</operation>

<operation id="2644" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2648 %add_ln768_14 = add i12 %a_read, i12 193

]]></Node>
<StgValue><ssdm name="add_ln768_14"/></StgValue>
</operation>

<operation id="2645" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="12">
<![CDATA[
entry:2649 %zext_ln768_14 = zext i12 %add_ln768_14

]]></Node>
<StgValue><ssdm name="zext_ln768_14"/></StgValue>
</operation>

<operation id="2646" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2650 %sk_addr_210 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_14

]]></Node>
<StgValue><ssdm name="sk_addr_210"/></StgValue>
</operation>

<operation id="2647" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="12">
<![CDATA[
entry:2651 %sk_load_210 = load i12 %sk_addr_210

]]></Node>
<StgValue><ssdm name="sk_load_210"/></StgValue>
</operation>

<operation id="2648" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2678 %sub_ln779_14 = sub i14 4096, i14 %zext_ln762_14

]]></Node>
<StgValue><ssdm name="sub_ln779_14"/></StgValue>
</operation>

<operation id="2649" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="14">
<![CDATA[
entry:2679 %sext_ln779_14 = sext i14 %sub_ln779_14

]]></Node>
<StgValue><ssdm name="sext_ln779_14"/></StgValue>
</operation>

<operation id="2650" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2680 %store_ln779 = store i32 %sext_ln779_14, i10 %r_addr_116

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="2651" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2681 %sub_ln780_14 = sub i14 4096, i14 %zext_ln766_14

]]></Node>
<StgValue><ssdm name="sub_ln780_14"/></StgValue>
</operation>

<operation id="2652" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="14">
<![CDATA[
entry:2682 %sext_ln780_14 = sext i14 %sub_ln780_14

]]></Node>
<StgValue><ssdm name="sext_ln780_14"/></StgValue>
</operation>

<operation id="2653" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2683 %store_ln780 = store i32 %sext_ln780_14, i10 %r_addr_117

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2654" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:357 %or_ln766_14 = or i10 %tmp_s, i10 118

]]></Node>
<StgValue><ssdm name="or_ln766_14"/></StgValue>
</operation>

<operation id="2655" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
entry:358 %zext_ln766_78 = zext i10 %or_ln766_14

]]></Node>
<StgValue><ssdm name="zext_ln766_78"/></StgValue>
</operation>

<operation id="2656" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %r_addr_118 = getelementptr i32 %r, i64 0, i64 %zext_ln766_78

]]></Node>
<StgValue><ssdm name="r_addr_118"/></StgValue>
</operation>

<operation id="2657" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2641 %lshr_ln766_13 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_208, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_13"/></StgValue>
</operation>

<operation id="2658" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="8" op_0_bw="2">
<![CDATA[
entry:2642 %zext_ln766_46 = zext i2 %lshr_ln766_13

]]></Node>
<StgValue><ssdm name="zext_ln766_46"/></StgValue>
</operation>

<operation id="2659" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="12">
<![CDATA[
entry:2646 %sk_load_209 = load i12 %sk_addr_209

]]></Node>
<StgValue><ssdm name="sk_load_209"/></StgValue>
</operation>

<operation id="2660" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="7" op_0_bw="8">
<![CDATA[
entry:2647 %trunc_ln767_14 = trunc i8 %sk_load_209

]]></Node>
<StgValue><ssdm name="trunc_ln767_14"/></StgValue>
</operation>

<operation id="2661" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="12">
<![CDATA[
entry:2651 %sk_load_210 = load i12 %sk_addr_210

]]></Node>
<StgValue><ssdm name="sk_load_210"/></StgValue>
</operation>

<operation id="2662" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="3" op_0_bw="8">
<![CDATA[
entry:2652 %trunc_ln769_14 = trunc i8 %sk_load_210

]]></Node>
<StgValue><ssdm name="trunc_ln769_14"/></StgValue>
</operation>

<operation id="2663" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2653 %tmp_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_46

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2664" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2654 %tmp_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_14, i2 0

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2665" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2655 %or_ln769_44 = or i9 %tmp_200, i9 %tmp_199

]]></Node>
<StgValue><ssdm name="or_ln769_44"/></StgValue>
</operation>

<operation id="2666" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2656 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_209, i32 7

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2667" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2657 %or_ln769_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_14, i1 %tmp_201, i9 %or_ln769_44

]]></Node>
<StgValue><ssdm name="or_ln769_13"/></StgValue>
</operation>

<operation id="2668" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="14" op_0_bw="13">
<![CDATA[
entry:2658 %zext_ln771_14 = zext i13 %or_ln769_13

]]></Node>
<StgValue><ssdm name="zext_ln771_14"/></StgValue>
</operation>

<operation id="2669" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2659 %lshr_ln771_13 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_210, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_13"/></StgValue>
</operation>

<operation id="2670" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2660 %add_ln772_14 = add i12 %a_read, i12 194

]]></Node>
<StgValue><ssdm name="add_ln772_14"/></StgValue>
</operation>

<operation id="2671" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="12">
<![CDATA[
entry:2661 %zext_ln772_14 = zext i12 %add_ln772_14

]]></Node>
<StgValue><ssdm name="zext_ln772_14"/></StgValue>
</operation>

<operation id="2672" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2662 %sk_addr_211 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_14

]]></Node>
<StgValue><ssdm name="sk_addr_211"/></StgValue>
</operation>

<operation id="2673" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="12">
<![CDATA[
entry:2663 %sk_load_211 = load i12 %sk_addr_211

]]></Node>
<StgValue><ssdm name="sk_load_211"/></StgValue>
</operation>

<operation id="2674" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2684 %sub_ln781_14 = sub i14 4096, i14 %zext_ln771_14

]]></Node>
<StgValue><ssdm name="sub_ln781_14"/></StgValue>
</operation>

<operation id="2675" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="14">
<![CDATA[
entry:2685 %sext_ln781_14 = sext i14 %sub_ln781_14

]]></Node>
<StgValue><ssdm name="sext_ln781_14"/></StgValue>
</operation>

<operation id="2676" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2686 %store_ln781 = store i32 %sext_ln781_14, i10 %r_addr_118

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2677" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2690 %add_ln739_14 = add i12 %a_read, i12 195

]]></Node>
<StgValue><ssdm name="add_ln739_14"/></StgValue>
</operation>

<operation id="2678" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="12">
<![CDATA[
entry:2691 %zext_ln739_14 = zext i12 %add_ln739_14

]]></Node>
<StgValue><ssdm name="zext_ln739_14"/></StgValue>
</operation>

<operation id="2679" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2692 %sk_addr_15 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_14

]]></Node>
<StgValue><ssdm name="sk_addr_15"/></StgValue>
</operation>

<operation id="2680" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="12">
<![CDATA[
entry:2693 %sk_load_15 = load i12 %sk_addr_15

]]></Node>
<StgValue><ssdm name="sk_load_15"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2681" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:360 %or_ln771_14 = or i10 %tmp_s, i10 119

]]></Node>
<StgValue><ssdm name="or_ln771_14"/></StgValue>
</operation>

<operation id="2682" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
entry:361 %zext_ln771_46 = zext i10 %or_ln771_14

]]></Node>
<StgValue><ssdm name="zext_ln771_46"/></StgValue>
</operation>

<operation id="2683" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:362 %r_addr_119 = getelementptr i32 %r, i64 0, i64 %zext_ln771_46

]]></Node>
<StgValue><ssdm name="r_addr_119"/></StgValue>
</operation>

<operation id="2684" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="12">
<![CDATA[
entry:2663 %sk_load_211 = load i12 %sk_addr_211

]]></Node>
<StgValue><ssdm name="sk_load_211"/></StgValue>
</operation>

<operation id="2685" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2664 %or_ln772_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_211, i5 %lshr_ln771_13

]]></Node>
<StgValue><ssdm name="or_ln772_13"/></StgValue>
</operation>

<operation id="2686" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="14" op_0_bw="13">
<![CDATA[
entry:2665 %zext_ln775_14 = zext i13 %or_ln772_13

]]></Node>
<StgValue><ssdm name="zext_ln775_14"/></StgValue>
</operation>

<operation id="2687" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2687 %sub_ln782_14 = sub i14 4096, i14 %zext_ln775_14

]]></Node>
<StgValue><ssdm name="sub_ln782_14"/></StgValue>
</operation>

<operation id="2688" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="14">
<![CDATA[
entry:2688 %sext_ln782_14 = sext i14 %sub_ln782_14

]]></Node>
<StgValue><ssdm name="sext_ln782_14"/></StgValue>
</operation>

<operation id="2689" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2689 %store_ln782 = store i32 %sext_ln782_14, i10 %r_addr_119

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2690" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="12">
<![CDATA[
entry:2693 %sk_load_15 = load i12 %sk_addr_15

]]></Node>
<StgValue><ssdm name="sk_load_15"/></StgValue>
</operation>

<operation id="2691" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2694 %add_ln740_15 = add i12 %a_read, i12 196

]]></Node>
<StgValue><ssdm name="add_ln740_15"/></StgValue>
</operation>

<operation id="2692" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="12">
<![CDATA[
entry:2695 %zext_ln740_15 = zext i12 %add_ln740_15

]]></Node>
<StgValue><ssdm name="zext_ln740_15"/></StgValue>
</operation>

<operation id="2693" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2696 %sk_addr_212 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_15

]]></Node>
<StgValue><ssdm name="sk_addr_212"/></StgValue>
</operation>

<operation id="2694" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="12">
<![CDATA[
entry:2697 %sk_load_212 = load i12 %sk_addr_212

]]></Node>
<StgValue><ssdm name="sk_load_212"/></StgValue>
</operation>

<operation id="2695" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2703 %add_ln744_15 = add i12 %a_read, i12 197

]]></Node>
<StgValue><ssdm name="add_ln744_15"/></StgValue>
</operation>

<operation id="2696" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="12">
<![CDATA[
entry:2704 %zext_ln744_15 = zext i12 %add_ln744_15

]]></Node>
<StgValue><ssdm name="zext_ln744_15"/></StgValue>
</operation>

<operation id="2697" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2705 %sk_addr_213 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_15

]]></Node>
<StgValue><ssdm name="sk_addr_213"/></StgValue>
</operation>

<operation id="2698" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="8" op_0_bw="12">
<![CDATA[
entry:2706 %sk_load_213 = load i12 %sk_addr_213

]]></Node>
<StgValue><ssdm name="sk_load_213"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2699" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:363 %or_ln739_14 = or i10 %tmp_s, i10 120

]]></Node>
<StgValue><ssdm name="or_ln739_14"/></StgValue>
</operation>

<operation id="2700" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="10">
<![CDATA[
entry:364 %zext_ln739_46 = zext i10 %or_ln739_14

]]></Node>
<StgValue><ssdm name="zext_ln739_46"/></StgValue>
</operation>

<operation id="2701" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:365 %r_addr_120 = getelementptr i32 %r, i64 0, i64 %zext_ln739_46

]]></Node>
<StgValue><ssdm name="r_addr_120"/></StgValue>
</operation>

<operation id="2702" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="12">
<![CDATA[
entry:2697 %sk_load_212 = load i12 %sk_addr_212

]]></Node>
<StgValue><ssdm name="sk_load_212"/></StgValue>
</operation>

<operation id="2703" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="5" op_0_bw="8">
<![CDATA[
entry:2698 %trunc_ln741_15 = trunc i8 %sk_load_212

]]></Node>
<StgValue><ssdm name="trunc_ln741_15"/></StgValue>
</operation>

<operation id="2704" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2699 %tmp_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_15, i8 %sk_load_15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2705" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="14" op_0_bw="13">
<![CDATA[
entry:2700 %zext_ln743_15 = zext i13 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln743_15"/></StgValue>
</operation>

<operation id="2706" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="8" op_0_bw="12">
<![CDATA[
entry:2706 %sk_load_213 = load i12 %sk_addr_213

]]></Node>
<StgValue><ssdm name="sk_load_213"/></StgValue>
</operation>

<operation id="2707" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2708 %add_ln745_15 = add i12 %a_read, i12 198

]]></Node>
<StgValue><ssdm name="add_ln745_15"/></StgValue>
</operation>

<operation id="2708" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="12">
<![CDATA[
entry:2709 %zext_ln745_15 = zext i12 %add_ln745_15

]]></Node>
<StgValue><ssdm name="zext_ln745_15"/></StgValue>
</operation>

<operation id="2709" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2710 %sk_addr_214 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_15

]]></Node>
<StgValue><ssdm name="sk_addr_214"/></StgValue>
</operation>

<operation id="2710" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="8" op_0_bw="12">
<![CDATA[
entry:2711 %sk_load_214 = load i12 %sk_addr_214

]]></Node>
<StgValue><ssdm name="sk_load_214"/></StgValue>
</operation>

<operation id="2711" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2720 %add_ln749_15 = add i12 %a_read, i12 199

]]></Node>
<StgValue><ssdm name="add_ln749_15"/></StgValue>
</operation>

<operation id="2712" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="12">
<![CDATA[
entry:2721 %zext_ln749_15 = zext i12 %add_ln749_15

]]></Node>
<StgValue><ssdm name="zext_ln749_15"/></StgValue>
</operation>

<operation id="2713" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2722 %sk_addr_215 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_15

]]></Node>
<StgValue><ssdm name="sk_addr_215"/></StgValue>
</operation>

<operation id="2714" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="12">
<![CDATA[
entry:2723 %sk_load_215 = load i12 %sk_addr_215

]]></Node>
<StgValue><ssdm name="sk_load_215"/></StgValue>
</operation>

<operation id="2715" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2794 %sub_ln775_15 = sub i14 4096, i14 %zext_ln743_15

]]></Node>
<StgValue><ssdm name="sub_ln775_15"/></StgValue>
</operation>

<operation id="2716" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="14">
<![CDATA[
entry:2795 %sext_ln775_15 = sext i14 %sub_ln775_15

]]></Node>
<StgValue><ssdm name="sext_ln775_15"/></StgValue>
</operation>

<operation id="2717" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2796 %store_ln775 = store i32 %sext_ln775_15, i10 %r_addr_120

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2718" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:366 %or_ln743_15 = or i10 %tmp_s, i10 121

]]></Node>
<StgValue><ssdm name="or_ln743_15"/></StgValue>
</operation>

<operation id="2719" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="10">
<![CDATA[
entry:367 %zext_ln743_79 = zext i10 %or_ln743_15

]]></Node>
<StgValue><ssdm name="zext_ln743_79"/></StgValue>
</operation>

<operation id="2720" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:368 %r_addr_121 = getelementptr i32 %r, i64 0, i64 %zext_ln743_79

]]></Node>
<StgValue><ssdm name="r_addr_121"/></StgValue>
</operation>

<operation id="2721" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:369 %or_ln748_15 = or i10 %tmp_s, i10 122

]]></Node>
<StgValue><ssdm name="or_ln748_15"/></StgValue>
</operation>

<operation id="2722" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="10">
<![CDATA[
entry:370 %zext_ln748_47 = zext i10 %or_ln748_15

]]></Node>
<StgValue><ssdm name="zext_ln748_47"/></StgValue>
</operation>

<operation id="2723" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:371 %r_addr_122 = getelementptr i32 %r, i64 0, i64 %zext_ln748_47

]]></Node>
<StgValue><ssdm name="r_addr_122"/></StgValue>
</operation>

<operation id="2724" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2701 %lshr_ln743_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_212, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_14"/></StgValue>
</operation>

<operation id="2725" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="3">
<![CDATA[
entry:2702 %zext_ln743_47 = zext i3 %lshr_ln743_14

]]></Node>
<StgValue><ssdm name="zext_ln743_47"/></StgValue>
</operation>

<operation id="2726" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="6" op_0_bw="8">
<![CDATA[
entry:2707 %trunc_ln744_15 = trunc i8 %sk_load_213

]]></Node>
<StgValue><ssdm name="trunc_ln744_15"/></StgValue>
</operation>

<operation id="2727" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="8" op_0_bw="12">
<![CDATA[
entry:2711 %sk_load_214 = load i12 %sk_addr_214

]]></Node>
<StgValue><ssdm name="sk_load_214"/></StgValue>
</operation>

<operation id="2728" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="2" op_0_bw="8">
<![CDATA[
entry:2712 %trunc_ln746_15 = trunc i8 %sk_load_214

]]></Node>
<StgValue><ssdm name="trunc_ln746_15"/></StgValue>
</operation>

<operation id="2729" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2713 %tmp_202 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_47

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2730" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2714 %tmp_203 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2731" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2715 %or_ln746_45 = or i9 %tmp_203, i9 %tmp_202

]]></Node>
<StgValue><ssdm name="or_ln746_45"/></StgValue>
</operation>

<operation id="2732" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2716 %tmp_204 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_213, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2733" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2717 %or_ln746_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_15, i2 %tmp_204, i9 %or_ln746_45

]]></Node>
<StgValue><ssdm name="or_ln746_14"/></StgValue>
</operation>

<operation id="2734" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="14" op_0_bw="13">
<![CDATA[
entry:2718 %zext_ln748_15 = zext i13 %or_ln746_14

]]></Node>
<StgValue><ssdm name="zext_ln748_15"/></StgValue>
</operation>

<operation id="2735" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2719 %lshr_ln748_14 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_214, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_14"/></StgValue>
</operation>

<operation id="2736" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="12">
<![CDATA[
entry:2723 %sk_load_215 = load i12 %sk_addr_215

]]></Node>
<StgValue><ssdm name="sk_load_215"/></StgValue>
</operation>

<operation id="2737" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="7" op_0_bw="8">
<![CDATA[
entry:2724 %trunc_ln750_15 = trunc i8 %sk_load_215

]]></Node>
<StgValue><ssdm name="trunc_ln750_15"/></StgValue>
</operation>

<operation id="2738" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2725 %or_ln750_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_15, i6 %lshr_ln748_14

]]></Node>
<StgValue><ssdm name="or_ln750_14"/></StgValue>
</operation>

<operation id="2739" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="14" op_0_bw="13">
<![CDATA[
entry:2726 %zext_ln752_15 = zext i13 %or_ln750_14

]]></Node>
<StgValue><ssdm name="zext_ln752_15"/></StgValue>
</operation>

<operation id="2740" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2729 %add_ln753_15 = add i12 %a_read, i12 200

]]></Node>
<StgValue><ssdm name="add_ln753_15"/></StgValue>
</operation>

<operation id="2741" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="12">
<![CDATA[
entry:2730 %zext_ln753_15 = zext i12 %add_ln753_15

]]></Node>
<StgValue><ssdm name="zext_ln753_15"/></StgValue>
</operation>

<operation id="2742" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2731 %sk_addr_216 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_15

]]></Node>
<StgValue><ssdm name="sk_addr_216"/></StgValue>
</operation>

<operation id="2743" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="12">
<![CDATA[
entry:2732 %sk_load_216 = load i12 %sk_addr_216

]]></Node>
<StgValue><ssdm name="sk_load_216"/></StgValue>
</operation>

<operation id="2744" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2734 %add_ln754_15 = add i12 %a_read, i12 201

]]></Node>
<StgValue><ssdm name="add_ln754_15"/></StgValue>
</operation>

<operation id="2745" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="12">
<![CDATA[
entry:2735 %zext_ln754_15 = zext i12 %add_ln754_15

]]></Node>
<StgValue><ssdm name="zext_ln754_15"/></StgValue>
</operation>

<operation id="2746" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2736 %sk_addr_217 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_15

]]></Node>
<StgValue><ssdm name="sk_addr_217"/></StgValue>
</operation>

<operation id="2747" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="12">
<![CDATA[
entry:2737 %sk_load_217 = load i12 %sk_addr_217

]]></Node>
<StgValue><ssdm name="sk_load_217"/></StgValue>
</operation>

<operation id="2748" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2797 %sub_ln776_15 = sub i14 4096, i14 %zext_ln748_15

]]></Node>
<StgValue><ssdm name="sub_ln776_15"/></StgValue>
</operation>

<operation id="2749" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="14">
<![CDATA[
entry:2798 %sext_ln776_15 = sext i14 %sub_ln776_15

]]></Node>
<StgValue><ssdm name="sext_ln776_15"/></StgValue>
</operation>

<operation id="2750" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2799 %store_ln776 = store i32 %sext_ln776_15, i10 %r_addr_121

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="2751" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2800 %sub_ln777_15 = sub i14 4096, i14 %zext_ln752_15

]]></Node>
<StgValue><ssdm name="sub_ln777_15"/></StgValue>
</operation>

<operation id="2752" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="14">
<![CDATA[
entry:2801 %sext_ln777_15 = sext i14 %sub_ln777_15

]]></Node>
<StgValue><ssdm name="sext_ln777_15"/></StgValue>
</operation>

<operation id="2753" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2802 %store_ln777 = store i32 %sext_ln777_15, i10 %r_addr_122

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2754" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:372 %or_ln752_15 = or i10 %tmp_s, i10 123

]]></Node>
<StgValue><ssdm name="or_ln752_15"/></StgValue>
</operation>

<operation id="2755" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="10">
<![CDATA[
entry:373 %zext_ln752_79 = zext i10 %or_ln752_15

]]></Node>
<StgValue><ssdm name="zext_ln752_79"/></StgValue>
</operation>

<operation id="2756" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:374 %r_addr_123 = getelementptr i32 %r, i64 0, i64 %zext_ln752_79

]]></Node>
<StgValue><ssdm name="r_addr_123"/></StgValue>
</operation>

<operation id="2757" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2727 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_215, i32 7

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2758" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="8" op_0_bw="1">
<![CDATA[
entry:2728 %zext_ln752_47 = zext i1 %tmp_205

]]></Node>
<StgValue><ssdm name="zext_ln752_47"/></StgValue>
</operation>

<operation id="2759" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="12">
<![CDATA[
entry:2732 %sk_load_216 = load i12 %sk_addr_216

]]></Node>
<StgValue><ssdm name="sk_load_216"/></StgValue>
</operation>

<operation id="2760" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2733 %shl_ln753_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_216, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_14"/></StgValue>
</operation>

<operation id="2761" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="12">
<![CDATA[
entry:2737 %sk_load_217 = load i12 %sk_addr_217

]]></Node>
<StgValue><ssdm name="sk_load_217"/></StgValue>
</operation>

<operation id="2762" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="4" op_0_bw="8">
<![CDATA[
entry:2738 %trunc_ln755_15 = trunc i8 %sk_load_217

]]></Node>
<StgValue><ssdm name="trunc_ln755_15"/></StgValue>
</operation>

<operation id="2763" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2739 %tmp_206 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_47

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2764" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2740 %or_ln755_45 = or i9 %tmp_206, i9 %shl_ln753_14

]]></Node>
<StgValue><ssdm name="or_ln755_45"/></StgValue>
</operation>

<operation id="2765" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2741 %or_ln755_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_15, i9 %or_ln755_45

]]></Node>
<StgValue><ssdm name="or_ln755_14"/></StgValue>
</operation>

<operation id="2766" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="14" op_0_bw="13">
<![CDATA[
entry:2742 %zext_ln757_15 = zext i13 %or_ln755_14

]]></Node>
<StgValue><ssdm name="zext_ln757_15"/></StgValue>
</operation>

<operation id="2767" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2745 %add_ln758_15 = add i12 %a_read, i12 202

]]></Node>
<StgValue><ssdm name="add_ln758_15"/></StgValue>
</operation>

<operation id="2768" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="12">
<![CDATA[
entry:2746 %zext_ln758_15 = zext i12 %add_ln758_15

]]></Node>
<StgValue><ssdm name="zext_ln758_15"/></StgValue>
</operation>

<operation id="2769" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2747 %sk_addr_218 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_15

]]></Node>
<StgValue><ssdm name="sk_addr_218"/></StgValue>
</operation>

<operation id="2770" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="12">
<![CDATA[
entry:2748 %sk_load_218 = load i12 %sk_addr_218

]]></Node>
<StgValue><ssdm name="sk_load_218"/></StgValue>
</operation>

<operation id="2771" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2750 %add_ln759_15 = add i12 %a_read, i12 203

]]></Node>
<StgValue><ssdm name="add_ln759_15"/></StgValue>
</operation>

<operation id="2772" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="64" op_0_bw="12">
<![CDATA[
entry:2751 %zext_ln759_15 = zext i12 %add_ln759_15

]]></Node>
<StgValue><ssdm name="zext_ln759_15"/></StgValue>
</operation>

<operation id="2773" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2752 %sk_addr_219 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_15

]]></Node>
<StgValue><ssdm name="sk_addr_219"/></StgValue>
</operation>

<operation id="2774" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="12">
<![CDATA[
entry:2753 %sk_load_219 = load i12 %sk_addr_219

]]></Node>
<StgValue><ssdm name="sk_load_219"/></StgValue>
</operation>

<operation id="2775" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2803 %sub_ln778_15 = sub i14 4096, i14 %zext_ln757_15

]]></Node>
<StgValue><ssdm name="sub_ln778_15"/></StgValue>
</operation>

<operation id="2776" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="14">
<![CDATA[
entry:2804 %sext_ln778_15 = sext i14 %sub_ln778_15

]]></Node>
<StgValue><ssdm name="sext_ln778_15"/></StgValue>
</operation>

<operation id="2777" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2805 %store_ln778 = store i32 %sext_ln778_15, i10 %r_addr_123

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2778" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:375 %or_ln757_15 = or i10 %tmp_s, i10 124

]]></Node>
<StgValue><ssdm name="or_ln757_15"/></StgValue>
</operation>

<operation id="2779" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
entry:376 %zext_ln757_79 = zext i10 %or_ln757_15

]]></Node>
<StgValue><ssdm name="zext_ln757_79"/></StgValue>
</operation>

<operation id="2780" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:377 %r_addr_124 = getelementptr i32 %r, i64 0, i64 %zext_ln757_79

]]></Node>
<StgValue><ssdm name="r_addr_124"/></StgValue>
</operation>

<operation id="2781" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2743 %lshr_ln757_14 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_217, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_14"/></StgValue>
</operation>

<operation id="2782" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="8" op_0_bw="4">
<![CDATA[
entry:2744 %zext_ln757_47 = zext i4 %lshr_ln757_14

]]></Node>
<StgValue><ssdm name="zext_ln757_47"/></StgValue>
</operation>

<operation id="2783" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="12">
<![CDATA[
entry:2748 %sk_load_218 = load i12 %sk_addr_218

]]></Node>
<StgValue><ssdm name="sk_load_218"/></StgValue>
</operation>

<operation id="2784" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="5" op_0_bw="8">
<![CDATA[
entry:2749 %trunc_ln758_15 = trunc i8 %sk_load_218

]]></Node>
<StgValue><ssdm name="trunc_ln758_15"/></StgValue>
</operation>

<operation id="2785" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="12">
<![CDATA[
entry:2753 %sk_load_219 = load i12 %sk_addr_219

]]></Node>
<StgValue><ssdm name="sk_load_219"/></StgValue>
</operation>

<operation id="2786" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="8">
<![CDATA[
entry:2754 %trunc_ln760_15 = trunc i8 %sk_load_219

]]></Node>
<StgValue><ssdm name="trunc_ln760_15"/></StgValue>
</operation>

<operation id="2787" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2755 %tmp_207 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_47

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2788" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2756 %tmp_208 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_15, i4 0

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2789" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2757 %or_ln760_45 = or i9 %tmp_208, i9 %tmp_207

]]></Node>
<StgValue><ssdm name="or_ln760_45"/></StgValue>
</operation>

<operation id="2790" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2758 %tmp_209 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_218, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2791" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2759 %or_ln760_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_15, i3 %tmp_209, i9 %or_ln760_45

]]></Node>
<StgValue><ssdm name="or_ln760_14"/></StgValue>
</operation>

<operation id="2792" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="14" op_0_bw="13">
<![CDATA[
entry:2760 %zext_ln762_15 = zext i13 %or_ln760_14

]]></Node>
<StgValue><ssdm name="zext_ln762_15"/></StgValue>
</operation>

<operation id="2793" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2761 %lshr_ln762_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_219, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_14"/></StgValue>
</operation>

<operation id="2794" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2762 %add_ln763_15 = add i12 %a_read, i12 204

]]></Node>
<StgValue><ssdm name="add_ln763_15"/></StgValue>
</operation>

<operation id="2795" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="12">
<![CDATA[
entry:2763 %zext_ln763_15 = zext i12 %add_ln763_15

]]></Node>
<StgValue><ssdm name="zext_ln763_15"/></StgValue>
</operation>

<operation id="2796" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2764 %sk_addr_220 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_15

]]></Node>
<StgValue><ssdm name="sk_addr_220"/></StgValue>
</operation>

<operation id="2797" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="8" op_0_bw="12">
<![CDATA[
entry:2765 %sk_load_220 = load i12 %sk_addr_220

]]></Node>
<StgValue><ssdm name="sk_load_220"/></StgValue>
</operation>

<operation id="2798" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2771 %add_ln767_15 = add i12 %a_read, i12 205

]]></Node>
<StgValue><ssdm name="add_ln767_15"/></StgValue>
</operation>

<operation id="2799" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="64" op_0_bw="12">
<![CDATA[
entry:2772 %zext_ln767_15 = zext i12 %add_ln767_15

]]></Node>
<StgValue><ssdm name="zext_ln767_15"/></StgValue>
</operation>

<operation id="2800" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2773 %sk_addr_221 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_15

]]></Node>
<StgValue><ssdm name="sk_addr_221"/></StgValue>
</operation>

<operation id="2801" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="12">
<![CDATA[
entry:2774 %sk_load_221 = load i12 %sk_addr_221

]]></Node>
<StgValue><ssdm name="sk_load_221"/></StgValue>
</operation>

<operation id="2802" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2806 %sub_ln779_15 = sub i14 4096, i14 %zext_ln762_15

]]></Node>
<StgValue><ssdm name="sub_ln779_15"/></StgValue>
</operation>

<operation id="2803" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="14">
<![CDATA[
entry:2807 %sext_ln779_15 = sext i14 %sub_ln779_15

]]></Node>
<StgValue><ssdm name="sext_ln779_15"/></StgValue>
</operation>

<operation id="2804" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2808 %store_ln779 = store i32 %sext_ln779_15, i10 %r_addr_124

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2805" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:378 %or_ln762_15 = or i10 %tmp_s, i10 125

]]></Node>
<StgValue><ssdm name="or_ln762_15"/></StgValue>
</operation>

<operation id="2806" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
entry:379 %zext_ln762_47 = zext i10 %or_ln762_15

]]></Node>
<StgValue><ssdm name="zext_ln762_47"/></StgValue>
</operation>

<operation id="2807" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:380 %r_addr_125 = getelementptr i32 %r, i64 0, i64 %zext_ln762_47

]]></Node>
<StgValue><ssdm name="r_addr_125"/></StgValue>
</operation>

<operation id="2808" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="8" op_0_bw="12">
<![CDATA[
entry:2765 %sk_load_220 = load i12 %sk_addr_220

]]></Node>
<StgValue><ssdm name="sk_load_220"/></StgValue>
</operation>

<operation id="2809" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="6" op_0_bw="8">
<![CDATA[
entry:2766 %trunc_ln764_15 = trunc i8 %sk_load_220

]]></Node>
<StgValue><ssdm name="trunc_ln764_15"/></StgValue>
</operation>

<operation id="2810" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2767 %or_ln764_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_15, i7 %lshr_ln762_14

]]></Node>
<StgValue><ssdm name="or_ln764_14"/></StgValue>
</operation>

<operation id="2811" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="13">
<![CDATA[
entry:2768 %zext_ln766_15 = zext i13 %or_ln764_14

]]></Node>
<StgValue><ssdm name="zext_ln766_15"/></StgValue>
</operation>

<operation id="2812" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="12">
<![CDATA[
entry:2774 %sk_load_221 = load i12 %sk_addr_221

]]></Node>
<StgValue><ssdm name="sk_load_221"/></StgValue>
</operation>

<operation id="2813" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2776 %add_ln768_15 = add i12 %a_read, i12 206

]]></Node>
<StgValue><ssdm name="add_ln768_15"/></StgValue>
</operation>

<operation id="2814" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="12">
<![CDATA[
entry:2777 %zext_ln768_15 = zext i12 %add_ln768_15

]]></Node>
<StgValue><ssdm name="zext_ln768_15"/></StgValue>
</operation>

<operation id="2815" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2778 %sk_addr_222 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_15

]]></Node>
<StgValue><ssdm name="sk_addr_222"/></StgValue>
</operation>

<operation id="2816" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="8" op_0_bw="12">
<![CDATA[
entry:2779 %sk_load_222 = load i12 %sk_addr_222

]]></Node>
<StgValue><ssdm name="sk_load_222"/></StgValue>
</operation>

<operation id="2817" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2788 %add_ln772_15 = add i12 %a_read, i12 207

]]></Node>
<StgValue><ssdm name="add_ln772_15"/></StgValue>
</operation>

<operation id="2818" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="12">
<![CDATA[
entry:2789 %zext_ln772_15 = zext i12 %add_ln772_15

]]></Node>
<StgValue><ssdm name="zext_ln772_15"/></StgValue>
</operation>

<operation id="2819" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2790 %sk_addr_223 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_15

]]></Node>
<StgValue><ssdm name="sk_addr_223"/></StgValue>
</operation>

<operation id="2820" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="12">
<![CDATA[
entry:2791 %sk_load_223 = load i12 %sk_addr_223

]]></Node>
<StgValue><ssdm name="sk_load_223"/></StgValue>
</operation>

<operation id="2821" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2809 %sub_ln780_15 = sub i14 4096, i14 %zext_ln766_15

]]></Node>
<StgValue><ssdm name="sub_ln780_15"/></StgValue>
</operation>

<operation id="2822" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="14">
<![CDATA[
entry:2810 %sext_ln780_15 = sext i14 %sub_ln780_15

]]></Node>
<StgValue><ssdm name="sext_ln780_15"/></StgValue>
</operation>

<operation id="2823" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2811 %store_ln780 = store i32 %sext_ln780_15, i10 %r_addr_125

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2824" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:381 %or_ln766_15 = or i10 %tmp_s, i10 126

]]></Node>
<StgValue><ssdm name="or_ln766_15"/></StgValue>
</operation>

<operation id="2825" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10">
<![CDATA[
entry:382 %zext_ln766_79 = zext i10 %or_ln766_15

]]></Node>
<StgValue><ssdm name="zext_ln766_79"/></StgValue>
</operation>

<operation id="2826" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:383 %r_addr_126 = getelementptr i32 %r, i64 0, i64 %zext_ln766_79

]]></Node>
<StgValue><ssdm name="r_addr_126"/></StgValue>
</operation>

<operation id="2827" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:384 %or_ln771_15 = or i10 %tmp_s, i10 127

]]></Node>
<StgValue><ssdm name="or_ln771_15"/></StgValue>
</operation>

<operation id="2828" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="10">
<![CDATA[
entry:385 %zext_ln771_47 = zext i10 %or_ln771_15

]]></Node>
<StgValue><ssdm name="zext_ln771_47"/></StgValue>
</operation>

<operation id="2829" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:386 %r_addr_127 = getelementptr i32 %r, i64 0, i64 %zext_ln771_47

]]></Node>
<StgValue><ssdm name="r_addr_127"/></StgValue>
</operation>

<operation id="2830" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2769 %lshr_ln766_14 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_220, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_14"/></StgValue>
</operation>

<operation id="2831" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="8" op_0_bw="2">
<![CDATA[
entry:2770 %zext_ln766_47 = zext i2 %lshr_ln766_14

]]></Node>
<StgValue><ssdm name="zext_ln766_47"/></StgValue>
</operation>

<operation id="2832" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="7" op_0_bw="8">
<![CDATA[
entry:2775 %trunc_ln767_15 = trunc i8 %sk_load_221

]]></Node>
<StgValue><ssdm name="trunc_ln767_15"/></StgValue>
</operation>

<operation id="2833" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="8" op_0_bw="12">
<![CDATA[
entry:2779 %sk_load_222 = load i12 %sk_addr_222

]]></Node>
<StgValue><ssdm name="sk_load_222"/></StgValue>
</operation>

<operation id="2834" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="3" op_0_bw="8">
<![CDATA[
entry:2780 %trunc_ln769_15 = trunc i8 %sk_load_222

]]></Node>
<StgValue><ssdm name="trunc_ln769_15"/></StgValue>
</operation>

<operation id="2835" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2781 %tmp_210 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_47

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2836" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2782 %tmp_211 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_15, i2 0

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2837" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2783 %or_ln769_45 = or i9 %tmp_211, i9 %tmp_210

]]></Node>
<StgValue><ssdm name="or_ln769_45"/></StgValue>
</operation>

<operation id="2838" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2784 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_221, i32 7

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2839" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2785 %or_ln769_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_15, i1 %tmp_212, i9 %or_ln769_45

]]></Node>
<StgValue><ssdm name="or_ln769_14"/></StgValue>
</operation>

<operation id="2840" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="14" op_0_bw="13">
<![CDATA[
entry:2786 %zext_ln771_15 = zext i13 %or_ln769_14

]]></Node>
<StgValue><ssdm name="zext_ln771_15"/></StgValue>
</operation>

<operation id="2841" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2787 %lshr_ln771_14 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_222, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_14"/></StgValue>
</operation>

<operation id="2842" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="12">
<![CDATA[
entry:2791 %sk_load_223 = load i12 %sk_addr_223

]]></Node>
<StgValue><ssdm name="sk_load_223"/></StgValue>
</operation>

<operation id="2843" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2792 %or_ln772_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_223, i5 %lshr_ln771_14

]]></Node>
<StgValue><ssdm name="or_ln772_14"/></StgValue>
</operation>

<operation id="2844" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="14" op_0_bw="13">
<![CDATA[
entry:2793 %zext_ln775_15 = zext i13 %or_ln772_14

]]></Node>
<StgValue><ssdm name="zext_ln775_15"/></StgValue>
</operation>

<operation id="2845" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2812 %sub_ln781_15 = sub i14 4096, i14 %zext_ln771_15

]]></Node>
<StgValue><ssdm name="sub_ln781_15"/></StgValue>
</operation>

<operation id="2846" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="14">
<![CDATA[
entry:2813 %sext_ln781_15 = sext i14 %sub_ln781_15

]]></Node>
<StgValue><ssdm name="sext_ln781_15"/></StgValue>
</operation>

<operation id="2847" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2814 %store_ln781 = store i32 %sext_ln781_15, i10 %r_addr_126

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="2848" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2815 %sub_ln782_15 = sub i14 4096, i14 %zext_ln775_15

]]></Node>
<StgValue><ssdm name="sub_ln782_15"/></StgValue>
</operation>

<operation id="2849" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="14">
<![CDATA[
entry:2816 %sext_ln782_15 = sext i14 %sub_ln782_15

]]></Node>
<StgValue><ssdm name="sext_ln782_15"/></StgValue>
</operation>

<operation id="2850" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2817 %store_ln782 = store i32 %sext_ln782_15, i10 %r_addr_127

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="2851" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2818 %add_ln739_15 = add i12 %a_read, i12 208

]]></Node>
<StgValue><ssdm name="add_ln739_15"/></StgValue>
</operation>

<operation id="2852" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="12">
<![CDATA[
entry:2819 %zext_ln739_15 = zext i12 %add_ln739_15

]]></Node>
<StgValue><ssdm name="zext_ln739_15"/></StgValue>
</operation>

<operation id="2853" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2820 %sk_addr_16 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_15

]]></Node>
<StgValue><ssdm name="sk_addr_16"/></StgValue>
</operation>

<operation id="2854" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="12">
<![CDATA[
entry:2821 %sk_load_16 = load i12 %sk_addr_16

]]></Node>
<StgValue><ssdm name="sk_load_16"/></StgValue>
</operation>

<operation id="2855" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2822 %add_ln740_16 = add i12 %a_read, i12 209

]]></Node>
<StgValue><ssdm name="add_ln740_16"/></StgValue>
</operation>

<operation id="2856" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="64" op_0_bw="12">
<![CDATA[
entry:2823 %zext_ln740_16 = zext i12 %add_ln740_16

]]></Node>
<StgValue><ssdm name="zext_ln740_16"/></StgValue>
</operation>

<operation id="2857" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2824 %sk_addr_224 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_16

]]></Node>
<StgValue><ssdm name="sk_addr_224"/></StgValue>
</operation>

<operation id="2858" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="12">
<![CDATA[
entry:2825 %sk_load_224 = load i12 %sk_addr_224

]]></Node>
<StgValue><ssdm name="sk_load_224"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2859" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:387 %or_ln739_15 = or i10 %tmp_s, i10 128

]]></Node>
<StgValue><ssdm name="or_ln739_15"/></StgValue>
</operation>

<operation id="2860" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
entry:388 %zext_ln739_47 = zext i10 %or_ln739_15

]]></Node>
<StgValue><ssdm name="zext_ln739_47"/></StgValue>
</operation>

<operation id="2861" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:389 %r_addr_128 = getelementptr i32 %r, i64 0, i64 %zext_ln739_47

]]></Node>
<StgValue><ssdm name="r_addr_128"/></StgValue>
</operation>

<operation id="2862" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="12">
<![CDATA[
entry:2821 %sk_load_16 = load i12 %sk_addr_16

]]></Node>
<StgValue><ssdm name="sk_load_16"/></StgValue>
</operation>

<operation id="2863" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="12">
<![CDATA[
entry:2825 %sk_load_224 = load i12 %sk_addr_224

]]></Node>
<StgValue><ssdm name="sk_load_224"/></StgValue>
</operation>

<operation id="2864" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="5" op_0_bw="8">
<![CDATA[
entry:2826 %trunc_ln741_16 = trunc i8 %sk_load_224

]]></Node>
<StgValue><ssdm name="trunc_ln741_16"/></StgValue>
</operation>

<operation id="2865" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2827 %tmp_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_16, i8 %sk_load_16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2866" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="14" op_0_bw="13">
<![CDATA[
entry:2828 %zext_ln743_16 = zext i13 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln743_16"/></StgValue>
</operation>

<operation id="2867" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2831 %add_ln744_16 = add i12 %a_read, i12 210

]]></Node>
<StgValue><ssdm name="add_ln744_16"/></StgValue>
</operation>

<operation id="2868" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="64" op_0_bw="12">
<![CDATA[
entry:2832 %zext_ln744_16 = zext i12 %add_ln744_16

]]></Node>
<StgValue><ssdm name="zext_ln744_16"/></StgValue>
</operation>

<operation id="2869" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2833 %sk_addr_225 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_16

]]></Node>
<StgValue><ssdm name="sk_addr_225"/></StgValue>
</operation>

<operation id="2870" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="8" op_0_bw="12">
<![CDATA[
entry:2834 %sk_load_225 = load i12 %sk_addr_225

]]></Node>
<StgValue><ssdm name="sk_load_225"/></StgValue>
</operation>

<operation id="2871" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2836 %add_ln745_16 = add i12 %a_read, i12 211

]]></Node>
<StgValue><ssdm name="add_ln745_16"/></StgValue>
</operation>

<operation id="2872" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="12">
<![CDATA[
entry:2837 %zext_ln745_16 = zext i12 %add_ln745_16

]]></Node>
<StgValue><ssdm name="zext_ln745_16"/></StgValue>
</operation>

<operation id="2873" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2838 %sk_addr_226 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_16

]]></Node>
<StgValue><ssdm name="sk_addr_226"/></StgValue>
</operation>

<operation id="2874" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="8" op_0_bw="12">
<![CDATA[
entry:2839 %sk_load_226 = load i12 %sk_addr_226

]]></Node>
<StgValue><ssdm name="sk_load_226"/></StgValue>
</operation>

<operation id="2875" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2922 %sub_ln775_16 = sub i14 4096, i14 %zext_ln743_16

]]></Node>
<StgValue><ssdm name="sub_ln775_16"/></StgValue>
</operation>

<operation id="2876" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="14">
<![CDATA[
entry:2923 %sext_ln775_16 = sext i14 %sub_ln775_16

]]></Node>
<StgValue><ssdm name="sext_ln775_16"/></StgValue>
</operation>

<operation id="2877" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2924 %store_ln775 = store i32 %sext_ln775_16, i10 %r_addr_128

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2878" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:390 %or_ln743_16 = or i10 %tmp_s, i10 129

]]></Node>
<StgValue><ssdm name="or_ln743_16"/></StgValue>
</operation>

<operation id="2879" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="10">
<![CDATA[
entry:391 %zext_ln743_80 = zext i10 %or_ln743_16

]]></Node>
<StgValue><ssdm name="zext_ln743_80"/></StgValue>
</operation>

<operation id="2880" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:392 %r_addr_129 = getelementptr i32 %r, i64 0, i64 %zext_ln743_80

]]></Node>
<StgValue><ssdm name="r_addr_129"/></StgValue>
</operation>

<operation id="2881" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2829 %lshr_ln743_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_224, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_15"/></StgValue>
</operation>

<operation id="2882" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="8" op_0_bw="3">
<![CDATA[
entry:2830 %zext_ln743_48 = zext i3 %lshr_ln743_15

]]></Node>
<StgValue><ssdm name="zext_ln743_48"/></StgValue>
</operation>

<operation id="2883" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="8" op_0_bw="12">
<![CDATA[
entry:2834 %sk_load_225 = load i12 %sk_addr_225

]]></Node>
<StgValue><ssdm name="sk_load_225"/></StgValue>
</operation>

<operation id="2884" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="6" op_0_bw="8">
<![CDATA[
entry:2835 %trunc_ln744_16 = trunc i8 %sk_load_225

]]></Node>
<StgValue><ssdm name="trunc_ln744_16"/></StgValue>
</operation>

<operation id="2885" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="8" op_0_bw="12">
<![CDATA[
entry:2839 %sk_load_226 = load i12 %sk_addr_226

]]></Node>
<StgValue><ssdm name="sk_load_226"/></StgValue>
</operation>

<operation id="2886" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="2" op_0_bw="8">
<![CDATA[
entry:2840 %trunc_ln746_16 = trunc i8 %sk_load_226

]]></Node>
<StgValue><ssdm name="trunc_ln746_16"/></StgValue>
</operation>

<operation id="2887" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2841 %tmp_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_48

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2888" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2842 %tmp_214 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_16, i3 0

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2889" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2843 %or_ln746_46 = or i9 %tmp_214, i9 %tmp_213

]]></Node>
<StgValue><ssdm name="or_ln746_46"/></StgValue>
</operation>

<operation id="2890" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2844 %tmp_215 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_225, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2891" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2845 %or_ln746_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_16, i2 %tmp_215, i9 %or_ln746_46

]]></Node>
<StgValue><ssdm name="or_ln746_15"/></StgValue>
</operation>

<operation id="2892" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="13">
<![CDATA[
entry:2846 %zext_ln748_16 = zext i13 %or_ln746_15

]]></Node>
<StgValue><ssdm name="zext_ln748_16"/></StgValue>
</operation>

<operation id="2893" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2847 %lshr_ln748_15 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_226, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_15"/></StgValue>
</operation>

<operation id="2894" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2848 %add_ln749_16 = add i12 %a_read, i12 212

]]></Node>
<StgValue><ssdm name="add_ln749_16"/></StgValue>
</operation>

<operation id="2895" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="12">
<![CDATA[
entry:2849 %zext_ln749_16 = zext i12 %add_ln749_16

]]></Node>
<StgValue><ssdm name="zext_ln749_16"/></StgValue>
</operation>

<operation id="2896" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2850 %sk_addr_227 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_16

]]></Node>
<StgValue><ssdm name="sk_addr_227"/></StgValue>
</operation>

<operation id="2897" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="8" op_0_bw="12">
<![CDATA[
entry:2851 %sk_load_227 = load i12 %sk_addr_227

]]></Node>
<StgValue><ssdm name="sk_load_227"/></StgValue>
</operation>

<operation id="2898" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2857 %add_ln753_16 = add i12 %a_read, i12 213

]]></Node>
<StgValue><ssdm name="add_ln753_16"/></StgValue>
</operation>

<operation id="2899" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="12">
<![CDATA[
entry:2858 %zext_ln753_16 = zext i12 %add_ln753_16

]]></Node>
<StgValue><ssdm name="zext_ln753_16"/></StgValue>
</operation>

<operation id="2900" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2859 %sk_addr_228 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_16

]]></Node>
<StgValue><ssdm name="sk_addr_228"/></StgValue>
</operation>

<operation id="2901" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="8" op_0_bw="12">
<![CDATA[
entry:2860 %sk_load_228 = load i12 %sk_addr_228

]]></Node>
<StgValue><ssdm name="sk_load_228"/></StgValue>
</operation>

<operation id="2902" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2925 %sub_ln776_16 = sub i14 4096, i14 %zext_ln748_16

]]></Node>
<StgValue><ssdm name="sub_ln776_16"/></StgValue>
</operation>

<operation id="2903" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="14">
<![CDATA[
entry:2926 %sext_ln776_16 = sext i14 %sub_ln776_16

]]></Node>
<StgValue><ssdm name="sext_ln776_16"/></StgValue>
</operation>

<operation id="2904" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2927 %store_ln776 = store i32 %sext_ln776_16, i10 %r_addr_129

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2905" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:393 %or_ln748_16 = or i10 %tmp_s, i10 130

]]></Node>
<StgValue><ssdm name="or_ln748_16"/></StgValue>
</operation>

<operation id="2906" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="10">
<![CDATA[
entry:394 %zext_ln748_48 = zext i10 %or_ln748_16

]]></Node>
<StgValue><ssdm name="zext_ln748_48"/></StgValue>
</operation>

<operation id="2907" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:395 %r_addr_130 = getelementptr i32 %r, i64 0, i64 %zext_ln748_48

]]></Node>
<StgValue><ssdm name="r_addr_130"/></StgValue>
</operation>

<operation id="2908" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="8" op_0_bw="12">
<![CDATA[
entry:2851 %sk_load_227 = load i12 %sk_addr_227

]]></Node>
<StgValue><ssdm name="sk_load_227"/></StgValue>
</operation>

<operation id="2909" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="7" op_0_bw="8">
<![CDATA[
entry:2852 %trunc_ln750_16 = trunc i8 %sk_load_227

]]></Node>
<StgValue><ssdm name="trunc_ln750_16"/></StgValue>
</operation>

<operation id="2910" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2853 %or_ln750_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_16, i6 %lshr_ln748_15

]]></Node>
<StgValue><ssdm name="or_ln750_15"/></StgValue>
</operation>

<operation id="2911" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="14" op_0_bw="13">
<![CDATA[
entry:2854 %zext_ln752_16 = zext i13 %or_ln750_15

]]></Node>
<StgValue><ssdm name="zext_ln752_16"/></StgValue>
</operation>

<operation id="2912" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="8" op_0_bw="12">
<![CDATA[
entry:2860 %sk_load_228 = load i12 %sk_addr_228

]]></Node>
<StgValue><ssdm name="sk_load_228"/></StgValue>
</operation>

<operation id="2913" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2862 %add_ln754_16 = add i12 %a_read, i12 214

]]></Node>
<StgValue><ssdm name="add_ln754_16"/></StgValue>
</operation>

<operation id="2914" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="12">
<![CDATA[
entry:2863 %zext_ln754_16 = zext i12 %add_ln754_16

]]></Node>
<StgValue><ssdm name="zext_ln754_16"/></StgValue>
</operation>

<operation id="2915" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2864 %sk_addr_229 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_16

]]></Node>
<StgValue><ssdm name="sk_addr_229"/></StgValue>
</operation>

<operation id="2916" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="8" op_0_bw="12">
<![CDATA[
entry:2865 %sk_load_229 = load i12 %sk_addr_229

]]></Node>
<StgValue><ssdm name="sk_load_229"/></StgValue>
</operation>

<operation id="2917" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2873 %add_ln758_16 = add i12 %a_read, i12 215

]]></Node>
<StgValue><ssdm name="add_ln758_16"/></StgValue>
</operation>

<operation id="2918" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="64" op_0_bw="12">
<![CDATA[
entry:2874 %zext_ln758_16 = zext i12 %add_ln758_16

]]></Node>
<StgValue><ssdm name="zext_ln758_16"/></StgValue>
</operation>

<operation id="2919" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2875 %sk_addr_230 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_16

]]></Node>
<StgValue><ssdm name="sk_addr_230"/></StgValue>
</operation>

<operation id="2920" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="8" op_0_bw="12">
<![CDATA[
entry:2876 %sk_load_230 = load i12 %sk_addr_230

]]></Node>
<StgValue><ssdm name="sk_load_230"/></StgValue>
</operation>

<operation id="2921" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2928 %sub_ln777_16 = sub i14 4096, i14 %zext_ln752_16

]]></Node>
<StgValue><ssdm name="sub_ln777_16"/></StgValue>
</operation>

<operation id="2922" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="14">
<![CDATA[
entry:2929 %sext_ln777_16 = sext i14 %sub_ln777_16

]]></Node>
<StgValue><ssdm name="sext_ln777_16"/></StgValue>
</operation>

<operation id="2923" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2930 %store_ln777 = store i32 %sext_ln777_16, i10 %r_addr_130

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2924" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:396 %or_ln752_16 = or i10 %tmp_s, i10 131

]]></Node>
<StgValue><ssdm name="or_ln752_16"/></StgValue>
</operation>

<operation id="2925" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
entry:397 %zext_ln752_80 = zext i10 %or_ln752_16

]]></Node>
<StgValue><ssdm name="zext_ln752_80"/></StgValue>
</operation>

<operation id="2926" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %r_addr_131 = getelementptr i32 %r, i64 0, i64 %zext_ln752_80

]]></Node>
<StgValue><ssdm name="r_addr_131"/></StgValue>
</operation>

<operation id="2927" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2855 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_227, i32 7

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2928" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="8" op_0_bw="1">
<![CDATA[
entry:2856 %zext_ln752_48 = zext i1 %tmp_216

]]></Node>
<StgValue><ssdm name="zext_ln752_48"/></StgValue>
</operation>

<operation id="2929" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2861 %shl_ln753_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_228, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_15"/></StgValue>
</operation>

<operation id="2930" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="8" op_0_bw="12">
<![CDATA[
entry:2865 %sk_load_229 = load i12 %sk_addr_229

]]></Node>
<StgValue><ssdm name="sk_load_229"/></StgValue>
</operation>

<operation id="2931" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="4" op_0_bw="8">
<![CDATA[
entry:2866 %trunc_ln755_16 = trunc i8 %sk_load_229

]]></Node>
<StgValue><ssdm name="trunc_ln755_16"/></StgValue>
</operation>

<operation id="2932" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2867 %tmp_217 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_48

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2933" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2868 %or_ln755_46 = or i9 %tmp_217, i9 %shl_ln753_15

]]></Node>
<StgValue><ssdm name="or_ln755_46"/></StgValue>
</operation>

<operation id="2934" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2869 %or_ln755_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_16, i9 %or_ln755_46

]]></Node>
<StgValue><ssdm name="or_ln755_15"/></StgValue>
</operation>

<operation id="2935" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="14" op_0_bw="13">
<![CDATA[
entry:2870 %zext_ln757_16 = zext i13 %or_ln755_15

]]></Node>
<StgValue><ssdm name="zext_ln757_16"/></StgValue>
</operation>

<operation id="2936" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="8" op_0_bw="12">
<![CDATA[
entry:2876 %sk_load_230 = load i12 %sk_addr_230

]]></Node>
<StgValue><ssdm name="sk_load_230"/></StgValue>
</operation>

<operation id="2937" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2878 %add_ln759_16 = add i12 %a_read, i12 216

]]></Node>
<StgValue><ssdm name="add_ln759_16"/></StgValue>
</operation>

<operation id="2938" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="12">
<![CDATA[
entry:2879 %zext_ln759_16 = zext i12 %add_ln759_16

]]></Node>
<StgValue><ssdm name="zext_ln759_16"/></StgValue>
</operation>

<operation id="2939" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2880 %sk_addr_231 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_16

]]></Node>
<StgValue><ssdm name="sk_addr_231"/></StgValue>
</operation>

<operation id="2940" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="8" op_0_bw="12">
<![CDATA[
entry:2881 %sk_load_231 = load i12 %sk_addr_231

]]></Node>
<StgValue><ssdm name="sk_load_231"/></StgValue>
</operation>

<operation id="2941" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2890 %add_ln763_16 = add i12 %a_read, i12 217

]]></Node>
<StgValue><ssdm name="add_ln763_16"/></StgValue>
</operation>

<operation id="2942" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="12">
<![CDATA[
entry:2891 %zext_ln763_16 = zext i12 %add_ln763_16

]]></Node>
<StgValue><ssdm name="zext_ln763_16"/></StgValue>
</operation>

<operation id="2943" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2892 %sk_addr_232 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_16

]]></Node>
<StgValue><ssdm name="sk_addr_232"/></StgValue>
</operation>

<operation id="2944" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="8" op_0_bw="12">
<![CDATA[
entry:2893 %sk_load_232 = load i12 %sk_addr_232

]]></Node>
<StgValue><ssdm name="sk_load_232"/></StgValue>
</operation>

<operation id="2945" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2931 %sub_ln778_16 = sub i14 4096, i14 %zext_ln757_16

]]></Node>
<StgValue><ssdm name="sub_ln778_16"/></StgValue>
</operation>

<operation id="2946" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="14">
<![CDATA[
entry:2932 %sext_ln778_16 = sext i14 %sub_ln778_16

]]></Node>
<StgValue><ssdm name="sext_ln778_16"/></StgValue>
</operation>

<operation id="2947" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2933 %store_ln778 = store i32 %sext_ln778_16, i10 %r_addr_131

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2948" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:399 %or_ln757_16 = or i10 %tmp_s, i10 132

]]></Node>
<StgValue><ssdm name="or_ln757_16"/></StgValue>
</operation>

<operation id="2949" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="10">
<![CDATA[
entry:400 %zext_ln757_80 = zext i10 %or_ln757_16

]]></Node>
<StgValue><ssdm name="zext_ln757_80"/></StgValue>
</operation>

<operation id="2950" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:401 %r_addr_132 = getelementptr i32 %r, i64 0, i64 %zext_ln757_80

]]></Node>
<StgValue><ssdm name="r_addr_132"/></StgValue>
</operation>

<operation id="2951" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:402 %or_ln762_16 = or i10 %tmp_s, i10 133

]]></Node>
<StgValue><ssdm name="or_ln762_16"/></StgValue>
</operation>

<operation id="2952" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
entry:403 %zext_ln762_48 = zext i10 %or_ln762_16

]]></Node>
<StgValue><ssdm name="zext_ln762_48"/></StgValue>
</operation>

<operation id="2953" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:404 %r_addr_133 = getelementptr i32 %r, i64 0, i64 %zext_ln762_48

]]></Node>
<StgValue><ssdm name="r_addr_133"/></StgValue>
</operation>

<operation id="2954" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2871 %lshr_ln757_15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_229, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_15"/></StgValue>
</operation>

<operation id="2955" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="8" op_0_bw="4">
<![CDATA[
entry:2872 %zext_ln757_48 = zext i4 %lshr_ln757_15

]]></Node>
<StgValue><ssdm name="zext_ln757_48"/></StgValue>
</operation>

<operation id="2956" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="5" op_0_bw="8">
<![CDATA[
entry:2877 %trunc_ln758_16 = trunc i8 %sk_load_230

]]></Node>
<StgValue><ssdm name="trunc_ln758_16"/></StgValue>
</operation>

<operation id="2957" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="8" op_0_bw="12">
<![CDATA[
entry:2881 %sk_load_231 = load i12 %sk_addr_231

]]></Node>
<StgValue><ssdm name="sk_load_231"/></StgValue>
</operation>

<operation id="2958" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="8">
<![CDATA[
entry:2882 %trunc_ln760_16 = trunc i8 %sk_load_231

]]></Node>
<StgValue><ssdm name="trunc_ln760_16"/></StgValue>
</operation>

<operation id="2959" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2883 %tmp_218 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_48

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2960" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:2884 %tmp_219 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_16, i4 0

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2961" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2885 %or_ln760_46 = or i9 %tmp_219, i9 %tmp_218

]]></Node>
<StgValue><ssdm name="or_ln760_46"/></StgValue>
</operation>

<operation id="2962" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2886 %tmp_220 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_230, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2963" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:2887 %or_ln760_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_16, i3 %tmp_220, i9 %or_ln760_46

]]></Node>
<StgValue><ssdm name="or_ln760_15"/></StgValue>
</operation>

<operation id="2964" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="14" op_0_bw="13">
<![CDATA[
entry:2888 %zext_ln762_16 = zext i13 %or_ln760_15

]]></Node>
<StgValue><ssdm name="zext_ln762_16"/></StgValue>
</operation>

<operation id="2965" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2889 %lshr_ln762_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_231, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_15"/></StgValue>
</operation>

<operation id="2966" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="8" op_0_bw="12">
<![CDATA[
entry:2893 %sk_load_232 = load i12 %sk_addr_232

]]></Node>
<StgValue><ssdm name="sk_load_232"/></StgValue>
</operation>

<operation id="2967" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="6" op_0_bw="8">
<![CDATA[
entry:2894 %trunc_ln764_16 = trunc i8 %sk_load_232

]]></Node>
<StgValue><ssdm name="trunc_ln764_16"/></StgValue>
</operation>

<operation id="2968" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:2895 %or_ln764_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_16, i7 %lshr_ln762_15

]]></Node>
<StgValue><ssdm name="or_ln764_15"/></StgValue>
</operation>

<operation id="2969" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="14" op_0_bw="13">
<![CDATA[
entry:2896 %zext_ln766_16 = zext i13 %or_ln764_15

]]></Node>
<StgValue><ssdm name="zext_ln766_16"/></StgValue>
</operation>

<operation id="2970" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2899 %add_ln767_16 = add i12 %a_read, i12 218

]]></Node>
<StgValue><ssdm name="add_ln767_16"/></StgValue>
</operation>

<operation id="2971" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="64" op_0_bw="12">
<![CDATA[
entry:2900 %zext_ln767_16 = zext i12 %add_ln767_16

]]></Node>
<StgValue><ssdm name="zext_ln767_16"/></StgValue>
</operation>

<operation id="2972" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2901 %sk_addr_233 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_16

]]></Node>
<StgValue><ssdm name="sk_addr_233"/></StgValue>
</operation>

<operation id="2973" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="12">
<![CDATA[
entry:2902 %sk_load_233 = load i12 %sk_addr_233

]]></Node>
<StgValue><ssdm name="sk_load_233"/></StgValue>
</operation>

<operation id="2974" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2904 %add_ln768_16 = add i12 %a_read, i12 219

]]></Node>
<StgValue><ssdm name="add_ln768_16"/></StgValue>
</operation>

<operation id="2975" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="64" op_0_bw="12">
<![CDATA[
entry:2905 %zext_ln768_16 = zext i12 %add_ln768_16

]]></Node>
<StgValue><ssdm name="zext_ln768_16"/></StgValue>
</operation>

<operation id="2976" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2906 %sk_addr_234 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_16

]]></Node>
<StgValue><ssdm name="sk_addr_234"/></StgValue>
</operation>

<operation id="2977" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="8" op_0_bw="12">
<![CDATA[
entry:2907 %sk_load_234 = load i12 %sk_addr_234

]]></Node>
<StgValue><ssdm name="sk_load_234"/></StgValue>
</operation>

<operation id="2978" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2934 %sub_ln779_16 = sub i14 4096, i14 %zext_ln762_16

]]></Node>
<StgValue><ssdm name="sub_ln779_16"/></StgValue>
</operation>

<operation id="2979" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="14">
<![CDATA[
entry:2935 %sext_ln779_16 = sext i14 %sub_ln779_16

]]></Node>
<StgValue><ssdm name="sext_ln779_16"/></StgValue>
</operation>

<operation id="2980" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2936 %store_ln779 = store i32 %sext_ln779_16, i10 %r_addr_132

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="2981" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2937 %sub_ln780_16 = sub i14 4096, i14 %zext_ln766_16

]]></Node>
<StgValue><ssdm name="sub_ln780_16"/></StgValue>
</operation>

<operation id="2982" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="14">
<![CDATA[
entry:2938 %sext_ln780_16 = sext i14 %sub_ln780_16

]]></Node>
<StgValue><ssdm name="sext_ln780_16"/></StgValue>
</operation>

<operation id="2983" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2939 %store_ln780 = store i32 %sext_ln780_16, i10 %r_addr_133

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2984" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:405 %or_ln766_16 = or i10 %tmp_s, i10 134

]]></Node>
<StgValue><ssdm name="or_ln766_16"/></StgValue>
</operation>

<operation id="2985" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10">
<![CDATA[
entry:406 %zext_ln766_80 = zext i10 %or_ln766_16

]]></Node>
<StgValue><ssdm name="zext_ln766_80"/></StgValue>
</operation>

<operation id="2986" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:407 %r_addr_134 = getelementptr i32 %r, i64 0, i64 %zext_ln766_80

]]></Node>
<StgValue><ssdm name="r_addr_134"/></StgValue>
</operation>

<operation id="2987" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2897 %lshr_ln766_15 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_232, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_15"/></StgValue>
</operation>

<operation id="2988" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="8" op_0_bw="2">
<![CDATA[
entry:2898 %zext_ln766_48 = zext i2 %lshr_ln766_15

]]></Node>
<StgValue><ssdm name="zext_ln766_48"/></StgValue>
</operation>

<operation id="2989" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="12">
<![CDATA[
entry:2902 %sk_load_233 = load i12 %sk_addr_233

]]></Node>
<StgValue><ssdm name="sk_load_233"/></StgValue>
</operation>

<operation id="2990" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="7" op_0_bw="8">
<![CDATA[
entry:2903 %trunc_ln767_16 = trunc i8 %sk_load_233

]]></Node>
<StgValue><ssdm name="trunc_ln767_16"/></StgValue>
</operation>

<operation id="2991" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="8" op_0_bw="12">
<![CDATA[
entry:2907 %sk_load_234 = load i12 %sk_addr_234

]]></Node>
<StgValue><ssdm name="sk_load_234"/></StgValue>
</operation>

<operation id="2992" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="3" op_0_bw="8">
<![CDATA[
entry:2908 %trunc_ln769_16 = trunc i8 %sk_load_234

]]></Node>
<StgValue><ssdm name="trunc_ln769_16"/></StgValue>
</operation>

<operation id="2993" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2909 %tmp_221 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_48

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2994" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:2910 %tmp_222 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_16, i2 0

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2995" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2911 %or_ln769_46 = or i9 %tmp_222, i9 %tmp_221

]]></Node>
<StgValue><ssdm name="or_ln769_46"/></StgValue>
</operation>

<operation id="2996" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2912 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_233, i32 7

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2997" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:2913 %or_ln769_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_16, i1 %tmp_223, i9 %or_ln769_46

]]></Node>
<StgValue><ssdm name="or_ln769_15"/></StgValue>
</operation>

<operation id="2998" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="14" op_0_bw="13">
<![CDATA[
entry:2914 %zext_ln771_16 = zext i13 %or_ln769_15

]]></Node>
<StgValue><ssdm name="zext_ln771_16"/></StgValue>
</operation>

<operation id="2999" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2915 %lshr_ln771_15 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_234, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_15"/></StgValue>
</operation>

<operation id="3000" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2916 %add_ln772_16 = add i12 %a_read, i12 220

]]></Node>
<StgValue><ssdm name="add_ln772_16"/></StgValue>
</operation>

<operation id="3001" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="64" op_0_bw="12">
<![CDATA[
entry:2917 %zext_ln772_16 = zext i12 %add_ln772_16

]]></Node>
<StgValue><ssdm name="zext_ln772_16"/></StgValue>
</operation>

<operation id="3002" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2918 %sk_addr_235 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_16

]]></Node>
<StgValue><ssdm name="sk_addr_235"/></StgValue>
</operation>

<operation id="3003" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="12">
<![CDATA[
entry:2919 %sk_load_235 = load i12 %sk_addr_235

]]></Node>
<StgValue><ssdm name="sk_load_235"/></StgValue>
</operation>

<operation id="3004" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2940 %sub_ln781_16 = sub i14 4096, i14 %zext_ln771_16

]]></Node>
<StgValue><ssdm name="sub_ln781_16"/></StgValue>
</operation>

<operation id="3005" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="14">
<![CDATA[
entry:2941 %sext_ln781_16 = sext i14 %sub_ln781_16

]]></Node>
<StgValue><ssdm name="sext_ln781_16"/></StgValue>
</operation>

<operation id="3006" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2942 %store_ln781 = store i32 %sext_ln781_16, i10 %r_addr_134

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3007" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2946 %add_ln739_16 = add i12 %a_read, i12 221

]]></Node>
<StgValue><ssdm name="add_ln739_16"/></StgValue>
</operation>

<operation id="3008" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="64" op_0_bw="12">
<![CDATA[
entry:2947 %zext_ln739_16 = zext i12 %add_ln739_16

]]></Node>
<StgValue><ssdm name="zext_ln739_16"/></StgValue>
</operation>

<operation id="3009" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2948 %sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_16

]]></Node>
<StgValue><ssdm name="sk_addr_17"/></StgValue>
</operation>

<operation id="3010" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="12">
<![CDATA[
entry:2949 %sk_load_17 = load i12 %sk_addr_17

]]></Node>
<StgValue><ssdm name="sk_load_17"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3011" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:408 %or_ln771_16 = or i10 %tmp_s, i10 135

]]></Node>
<StgValue><ssdm name="or_ln771_16"/></StgValue>
</operation>

<operation id="3012" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="10">
<![CDATA[
entry:409 %zext_ln771_48 = zext i10 %or_ln771_16

]]></Node>
<StgValue><ssdm name="zext_ln771_48"/></StgValue>
</operation>

<operation id="3013" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %r_addr_135 = getelementptr i32 %r, i64 0, i64 %zext_ln771_48

]]></Node>
<StgValue><ssdm name="r_addr_135"/></StgValue>
</operation>

<operation id="3014" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="12">
<![CDATA[
entry:2919 %sk_load_235 = load i12 %sk_addr_235

]]></Node>
<StgValue><ssdm name="sk_load_235"/></StgValue>
</operation>

<operation id="3015" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:2920 %or_ln772_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_235, i5 %lshr_ln771_15

]]></Node>
<StgValue><ssdm name="or_ln772_15"/></StgValue>
</operation>

<operation id="3016" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="14" op_0_bw="13">
<![CDATA[
entry:2921 %zext_ln775_16 = zext i13 %or_ln772_15

]]></Node>
<StgValue><ssdm name="zext_ln775_16"/></StgValue>
</operation>

<operation id="3017" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2943 %sub_ln782_16 = sub i14 4096, i14 %zext_ln775_16

]]></Node>
<StgValue><ssdm name="sub_ln782_16"/></StgValue>
</operation>

<operation id="3018" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="14">
<![CDATA[
entry:2944 %sext_ln782_16 = sext i14 %sub_ln782_16

]]></Node>
<StgValue><ssdm name="sext_ln782_16"/></StgValue>
</operation>

<operation id="3019" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:2945 %store_ln782 = store i32 %sext_ln782_16, i10 %r_addr_135

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3020" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="12">
<![CDATA[
entry:2949 %sk_load_17 = load i12 %sk_addr_17

]]></Node>
<StgValue><ssdm name="sk_load_17"/></StgValue>
</operation>

<operation id="3021" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2950 %add_ln740_17 = add i12 %a_read, i12 222

]]></Node>
<StgValue><ssdm name="add_ln740_17"/></StgValue>
</operation>

<operation id="3022" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="12">
<![CDATA[
entry:2951 %zext_ln740_17 = zext i12 %add_ln740_17

]]></Node>
<StgValue><ssdm name="zext_ln740_17"/></StgValue>
</operation>

<operation id="3023" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2952 %sk_addr_236 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_17

]]></Node>
<StgValue><ssdm name="sk_addr_236"/></StgValue>
</operation>

<operation id="3024" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="12">
<![CDATA[
entry:2953 %sk_load_236 = load i12 %sk_addr_236

]]></Node>
<StgValue><ssdm name="sk_load_236"/></StgValue>
</operation>

<operation id="3025" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2959 %add_ln744_17 = add i12 %a_read, i12 223

]]></Node>
<StgValue><ssdm name="add_ln744_17"/></StgValue>
</operation>

<operation id="3026" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="64" op_0_bw="12">
<![CDATA[
entry:2960 %zext_ln744_17 = zext i12 %add_ln744_17

]]></Node>
<StgValue><ssdm name="zext_ln744_17"/></StgValue>
</operation>

<operation id="3027" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2961 %sk_addr_237 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_17

]]></Node>
<StgValue><ssdm name="sk_addr_237"/></StgValue>
</operation>

<operation id="3028" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="8" op_0_bw="12">
<![CDATA[
entry:2962 %sk_load_237 = load i12 %sk_addr_237

]]></Node>
<StgValue><ssdm name="sk_load_237"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3029" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:411 %or_ln739_16 = or i10 %tmp_s, i10 136

]]></Node>
<StgValue><ssdm name="or_ln739_16"/></StgValue>
</operation>

<operation id="3030" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
entry:412 %zext_ln739_48 = zext i10 %or_ln739_16

]]></Node>
<StgValue><ssdm name="zext_ln739_48"/></StgValue>
</operation>

<operation id="3031" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:413 %r_addr_136 = getelementptr i32 %r, i64 0, i64 %zext_ln739_48

]]></Node>
<StgValue><ssdm name="r_addr_136"/></StgValue>
</operation>

<operation id="3032" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="12">
<![CDATA[
entry:2953 %sk_load_236 = load i12 %sk_addr_236

]]></Node>
<StgValue><ssdm name="sk_load_236"/></StgValue>
</operation>

<operation id="3033" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="5" op_0_bw="8">
<![CDATA[
entry:2954 %trunc_ln741_17 = trunc i8 %sk_load_236

]]></Node>
<StgValue><ssdm name="trunc_ln741_17"/></StgValue>
</operation>

<operation id="3034" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:2955 %tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_17, i8 %sk_load_17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="3035" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="14" op_0_bw="13">
<![CDATA[
entry:2956 %zext_ln743_17 = zext i13 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln743_17"/></StgValue>
</operation>

<operation id="3036" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="8" op_0_bw="12">
<![CDATA[
entry:2962 %sk_load_237 = load i12 %sk_addr_237

]]></Node>
<StgValue><ssdm name="sk_load_237"/></StgValue>
</operation>

<operation id="3037" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2964 %add_ln745_17 = add i12 %a_read, i12 224

]]></Node>
<StgValue><ssdm name="add_ln745_17"/></StgValue>
</operation>

<operation id="3038" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="64" op_0_bw="12">
<![CDATA[
entry:2965 %zext_ln745_17 = zext i12 %add_ln745_17

]]></Node>
<StgValue><ssdm name="zext_ln745_17"/></StgValue>
</operation>

<operation id="3039" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2966 %sk_addr_238 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_17

]]></Node>
<StgValue><ssdm name="sk_addr_238"/></StgValue>
</operation>

<operation id="3040" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="12">
<![CDATA[
entry:2967 %sk_load_238 = load i12 %sk_addr_238

]]></Node>
<StgValue><ssdm name="sk_load_238"/></StgValue>
</operation>

<operation id="3041" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2976 %add_ln749_17 = add i12 %a_read, i12 225

]]></Node>
<StgValue><ssdm name="add_ln749_17"/></StgValue>
</operation>

<operation id="3042" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="64" op_0_bw="12">
<![CDATA[
entry:2977 %zext_ln749_17 = zext i12 %add_ln749_17

]]></Node>
<StgValue><ssdm name="zext_ln749_17"/></StgValue>
</operation>

<operation id="3043" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2978 %sk_addr_239 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_17

]]></Node>
<StgValue><ssdm name="sk_addr_239"/></StgValue>
</operation>

<operation id="3044" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="8" op_0_bw="12">
<![CDATA[
entry:2979 %sk_load_239 = load i12 %sk_addr_239

]]></Node>
<StgValue><ssdm name="sk_load_239"/></StgValue>
</operation>

<operation id="3045" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3050 %sub_ln775_17 = sub i14 4096, i14 %zext_ln743_17

]]></Node>
<StgValue><ssdm name="sub_ln775_17"/></StgValue>
</operation>

<operation id="3046" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="14">
<![CDATA[
entry:3051 %sext_ln775_17 = sext i14 %sub_ln775_17

]]></Node>
<StgValue><ssdm name="sext_ln775_17"/></StgValue>
</operation>

<operation id="3047" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3052 %store_ln775 = store i32 %sext_ln775_17, i10 %r_addr_136

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3048" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:414 %or_ln743_17 = or i10 %tmp_s, i10 137

]]></Node>
<StgValue><ssdm name="or_ln743_17"/></StgValue>
</operation>

<operation id="3049" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
entry:415 %zext_ln743_81 = zext i10 %or_ln743_17

]]></Node>
<StgValue><ssdm name="zext_ln743_81"/></StgValue>
</operation>

<operation id="3050" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:416 %r_addr_137 = getelementptr i32 %r, i64 0, i64 %zext_ln743_81

]]></Node>
<StgValue><ssdm name="r_addr_137"/></StgValue>
</operation>

<operation id="3051" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:417 %or_ln748_17 = or i10 %tmp_s, i10 138

]]></Node>
<StgValue><ssdm name="or_ln748_17"/></StgValue>
</operation>

<operation id="3052" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
entry:418 %zext_ln748_49 = zext i10 %or_ln748_17

]]></Node>
<StgValue><ssdm name="zext_ln748_49"/></StgValue>
</operation>

<operation id="3053" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:419 %r_addr_138 = getelementptr i32 %r, i64 0, i64 %zext_ln748_49

]]></Node>
<StgValue><ssdm name="r_addr_138"/></StgValue>
</operation>

<operation id="3054" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2957 %lshr_ln743_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_236, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_16"/></StgValue>
</operation>

<operation id="3055" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="3">
<![CDATA[
entry:2958 %zext_ln743_49 = zext i3 %lshr_ln743_16

]]></Node>
<StgValue><ssdm name="zext_ln743_49"/></StgValue>
</operation>

<operation id="3056" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="6" op_0_bw="8">
<![CDATA[
entry:2963 %trunc_ln744_17 = trunc i8 %sk_load_237

]]></Node>
<StgValue><ssdm name="trunc_ln744_17"/></StgValue>
</operation>

<operation id="3057" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="12">
<![CDATA[
entry:2967 %sk_load_238 = load i12 %sk_addr_238

]]></Node>
<StgValue><ssdm name="sk_load_238"/></StgValue>
</operation>

<operation id="3058" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="2" op_0_bw="8">
<![CDATA[
entry:2968 %trunc_ln746_17 = trunc i8 %sk_load_238

]]></Node>
<StgValue><ssdm name="trunc_ln746_17"/></StgValue>
</operation>

<operation id="3059" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2969 %tmp_224 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_49

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="3060" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:2970 %tmp_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_17, i3 0

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="3061" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2971 %or_ln746_47 = or i9 %tmp_225, i9 %tmp_224

]]></Node>
<StgValue><ssdm name="or_ln746_47"/></StgValue>
</operation>

<operation id="3062" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2972 %tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_237, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3063" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:2973 %or_ln746_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_17, i2 %tmp_226, i9 %or_ln746_47

]]></Node>
<StgValue><ssdm name="or_ln746_16"/></StgValue>
</operation>

<operation id="3064" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="14" op_0_bw="13">
<![CDATA[
entry:2974 %zext_ln748_17 = zext i13 %or_ln746_16

]]></Node>
<StgValue><ssdm name="zext_ln748_17"/></StgValue>
</operation>

<operation id="3065" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2975 %lshr_ln748_16 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_238, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_16"/></StgValue>
</operation>

<operation id="3066" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="8" op_0_bw="12">
<![CDATA[
entry:2979 %sk_load_239 = load i12 %sk_addr_239

]]></Node>
<StgValue><ssdm name="sk_load_239"/></StgValue>
</operation>

<operation id="3067" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="8">
<![CDATA[
entry:2980 %trunc_ln750_17 = trunc i8 %sk_load_239

]]></Node>
<StgValue><ssdm name="trunc_ln750_17"/></StgValue>
</operation>

<operation id="3068" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:2981 %or_ln750_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_17, i6 %lshr_ln748_16

]]></Node>
<StgValue><ssdm name="or_ln750_16"/></StgValue>
</operation>

<operation id="3069" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="14" op_0_bw="13">
<![CDATA[
entry:2982 %zext_ln752_17 = zext i13 %or_ln750_16

]]></Node>
<StgValue><ssdm name="zext_ln752_17"/></StgValue>
</operation>

<operation id="3070" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2985 %add_ln753_17 = add i12 %a_read, i12 226

]]></Node>
<StgValue><ssdm name="add_ln753_17"/></StgValue>
</operation>

<operation id="3071" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="12">
<![CDATA[
entry:2986 %zext_ln753_17 = zext i12 %add_ln753_17

]]></Node>
<StgValue><ssdm name="zext_ln753_17"/></StgValue>
</operation>

<operation id="3072" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2987 %sk_addr_240 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_17

]]></Node>
<StgValue><ssdm name="sk_addr_240"/></StgValue>
</operation>

<operation id="3073" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="12">
<![CDATA[
entry:2988 %sk_load_240 = load i12 %sk_addr_240

]]></Node>
<StgValue><ssdm name="sk_load_240"/></StgValue>
</operation>

<operation id="3074" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2990 %add_ln754_17 = add i12 %a_read, i12 227

]]></Node>
<StgValue><ssdm name="add_ln754_17"/></StgValue>
</operation>

<operation id="3075" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="12">
<![CDATA[
entry:2991 %zext_ln754_17 = zext i12 %add_ln754_17

]]></Node>
<StgValue><ssdm name="zext_ln754_17"/></StgValue>
</operation>

<operation id="3076" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2992 %sk_addr_241 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_17

]]></Node>
<StgValue><ssdm name="sk_addr_241"/></StgValue>
</operation>

<operation id="3077" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="8" op_0_bw="12">
<![CDATA[
entry:2993 %sk_load_241 = load i12 %sk_addr_241

]]></Node>
<StgValue><ssdm name="sk_load_241"/></StgValue>
</operation>

<operation id="3078" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3053 %sub_ln776_17 = sub i14 4096, i14 %zext_ln748_17

]]></Node>
<StgValue><ssdm name="sub_ln776_17"/></StgValue>
</operation>

<operation id="3079" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="14">
<![CDATA[
entry:3054 %sext_ln776_17 = sext i14 %sub_ln776_17

]]></Node>
<StgValue><ssdm name="sext_ln776_17"/></StgValue>
</operation>

<operation id="3080" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3055 %store_ln776 = store i32 %sext_ln776_17, i10 %r_addr_137

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="3081" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3056 %sub_ln777_17 = sub i14 4096, i14 %zext_ln752_17

]]></Node>
<StgValue><ssdm name="sub_ln777_17"/></StgValue>
</operation>

<operation id="3082" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="14">
<![CDATA[
entry:3057 %sext_ln777_17 = sext i14 %sub_ln777_17

]]></Node>
<StgValue><ssdm name="sext_ln777_17"/></StgValue>
</operation>

<operation id="3083" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3058 %store_ln777 = store i32 %sext_ln777_17, i10 %r_addr_138

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3084" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:420 %or_ln752_17 = or i10 %tmp_s, i10 139

]]></Node>
<StgValue><ssdm name="or_ln752_17"/></StgValue>
</operation>

<operation id="3085" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="10">
<![CDATA[
entry:421 %zext_ln752_81 = zext i10 %or_ln752_17

]]></Node>
<StgValue><ssdm name="zext_ln752_81"/></StgValue>
</operation>

<operation id="3086" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:422 %r_addr_139 = getelementptr i32 %r, i64 0, i64 %zext_ln752_81

]]></Node>
<StgValue><ssdm name="r_addr_139"/></StgValue>
</operation>

<operation id="3087" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:2983 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_239, i32 7

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3088" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="1">
<![CDATA[
entry:2984 %zext_ln752_49 = zext i1 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln752_49"/></StgValue>
</operation>

<operation id="3089" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="12">
<![CDATA[
entry:2988 %sk_load_240 = load i12 %sk_addr_240

]]></Node>
<StgValue><ssdm name="sk_load_240"/></StgValue>
</operation>

<operation id="3090" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:2989 %shl_ln753_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_240, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_16"/></StgValue>
</operation>

<operation id="3091" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="8" op_0_bw="12">
<![CDATA[
entry:2993 %sk_load_241 = load i12 %sk_addr_241

]]></Node>
<StgValue><ssdm name="sk_load_241"/></StgValue>
</operation>

<operation id="3092" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="4" op_0_bw="8">
<![CDATA[
entry:2994 %trunc_ln755_17 = trunc i8 %sk_load_241

]]></Node>
<StgValue><ssdm name="trunc_ln755_17"/></StgValue>
</operation>

<operation id="3093" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:2995 %tmp_228 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_49

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3094" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2996 %or_ln755_47 = or i9 %tmp_228, i9 %shl_ln753_16

]]></Node>
<StgValue><ssdm name="or_ln755_47"/></StgValue>
</operation>

<operation id="3095" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:2997 %or_ln755_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_17, i9 %or_ln755_47

]]></Node>
<StgValue><ssdm name="or_ln755_16"/></StgValue>
</operation>

<operation id="3096" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="13">
<![CDATA[
entry:2998 %zext_ln757_17 = zext i13 %or_ln755_16

]]></Node>
<StgValue><ssdm name="zext_ln757_17"/></StgValue>
</operation>

<operation id="3097" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3001 %add_ln758_17 = add i12 %a_read, i12 228

]]></Node>
<StgValue><ssdm name="add_ln758_17"/></StgValue>
</operation>

<operation id="3098" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="12">
<![CDATA[
entry:3002 %zext_ln758_17 = zext i12 %add_ln758_17

]]></Node>
<StgValue><ssdm name="zext_ln758_17"/></StgValue>
</operation>

<operation id="3099" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3003 %sk_addr_242 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_17

]]></Node>
<StgValue><ssdm name="sk_addr_242"/></StgValue>
</operation>

<operation id="3100" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="8" op_0_bw="12">
<![CDATA[
entry:3004 %sk_load_242 = load i12 %sk_addr_242

]]></Node>
<StgValue><ssdm name="sk_load_242"/></StgValue>
</operation>

<operation id="3101" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3006 %add_ln759_17 = add i12 %a_read, i12 229

]]></Node>
<StgValue><ssdm name="add_ln759_17"/></StgValue>
</operation>

<operation id="3102" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="12">
<![CDATA[
entry:3007 %zext_ln759_17 = zext i12 %add_ln759_17

]]></Node>
<StgValue><ssdm name="zext_ln759_17"/></StgValue>
</operation>

<operation id="3103" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3008 %sk_addr_243 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_17

]]></Node>
<StgValue><ssdm name="sk_addr_243"/></StgValue>
</operation>

<operation id="3104" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="8" op_0_bw="12">
<![CDATA[
entry:3009 %sk_load_243 = load i12 %sk_addr_243

]]></Node>
<StgValue><ssdm name="sk_load_243"/></StgValue>
</operation>

<operation id="3105" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3059 %sub_ln778_17 = sub i14 4096, i14 %zext_ln757_17

]]></Node>
<StgValue><ssdm name="sub_ln778_17"/></StgValue>
</operation>

<operation id="3106" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="14">
<![CDATA[
entry:3060 %sext_ln778_17 = sext i14 %sub_ln778_17

]]></Node>
<StgValue><ssdm name="sext_ln778_17"/></StgValue>
</operation>

<operation id="3107" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3061 %store_ln778 = store i32 %sext_ln778_17, i10 %r_addr_139

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3108" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:423 %or_ln757_17 = or i10 %tmp_s, i10 140

]]></Node>
<StgValue><ssdm name="or_ln757_17"/></StgValue>
</operation>

<operation id="3109" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
entry:424 %zext_ln757_81 = zext i10 %or_ln757_17

]]></Node>
<StgValue><ssdm name="zext_ln757_81"/></StgValue>
</operation>

<operation id="3110" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:425 %r_addr_140 = getelementptr i32 %r, i64 0, i64 %zext_ln757_81

]]></Node>
<StgValue><ssdm name="r_addr_140"/></StgValue>
</operation>

<operation id="3111" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2999 %lshr_ln757_16 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_241, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_16"/></StgValue>
</operation>

<operation id="3112" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="4">
<![CDATA[
entry:3000 %zext_ln757_49 = zext i4 %lshr_ln757_16

]]></Node>
<StgValue><ssdm name="zext_ln757_49"/></StgValue>
</operation>

<operation id="3113" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="8" op_0_bw="12">
<![CDATA[
entry:3004 %sk_load_242 = load i12 %sk_addr_242

]]></Node>
<StgValue><ssdm name="sk_load_242"/></StgValue>
</operation>

<operation id="3114" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="5" op_0_bw="8">
<![CDATA[
entry:3005 %trunc_ln758_17 = trunc i8 %sk_load_242

]]></Node>
<StgValue><ssdm name="trunc_ln758_17"/></StgValue>
</operation>

<operation id="3115" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="8" op_0_bw="12">
<![CDATA[
entry:3009 %sk_load_243 = load i12 %sk_addr_243

]]></Node>
<StgValue><ssdm name="sk_load_243"/></StgValue>
</operation>

<operation id="3116" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="8">
<![CDATA[
entry:3010 %trunc_ln760_17 = trunc i8 %sk_load_243

]]></Node>
<StgValue><ssdm name="trunc_ln760_17"/></StgValue>
</operation>

<operation id="3117" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3011 %tmp_229 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_49

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3118" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3012 %tmp_230 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_17, i4 0

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="3119" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3013 %or_ln760_47 = or i9 %tmp_230, i9 %tmp_229

]]></Node>
<StgValue><ssdm name="or_ln760_47"/></StgValue>
</operation>

<operation id="3120" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3014 %tmp_231 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_242, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3121" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3015 %or_ln760_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_17, i3 %tmp_231, i9 %or_ln760_47

]]></Node>
<StgValue><ssdm name="or_ln760_16"/></StgValue>
</operation>

<operation id="3122" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="14" op_0_bw="13">
<![CDATA[
entry:3016 %zext_ln762_17 = zext i13 %or_ln760_16

]]></Node>
<StgValue><ssdm name="zext_ln762_17"/></StgValue>
</operation>

<operation id="3123" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3017 %lshr_ln762_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_243, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_16"/></StgValue>
</operation>

<operation id="3124" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3018 %add_ln763_17 = add i12 %a_read, i12 230

]]></Node>
<StgValue><ssdm name="add_ln763_17"/></StgValue>
</operation>

<operation id="3125" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="12">
<![CDATA[
entry:3019 %zext_ln763_17 = zext i12 %add_ln763_17

]]></Node>
<StgValue><ssdm name="zext_ln763_17"/></StgValue>
</operation>

<operation id="3126" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3020 %sk_addr_244 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_17

]]></Node>
<StgValue><ssdm name="sk_addr_244"/></StgValue>
</operation>

<operation id="3127" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="12">
<![CDATA[
entry:3021 %sk_load_244 = load i12 %sk_addr_244

]]></Node>
<StgValue><ssdm name="sk_load_244"/></StgValue>
</operation>

<operation id="3128" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3027 %add_ln767_17 = add i12 %a_read, i12 231

]]></Node>
<StgValue><ssdm name="add_ln767_17"/></StgValue>
</operation>

<operation id="3129" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="64" op_0_bw="12">
<![CDATA[
entry:3028 %zext_ln767_17 = zext i12 %add_ln767_17

]]></Node>
<StgValue><ssdm name="zext_ln767_17"/></StgValue>
</operation>

<operation id="3130" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3029 %sk_addr_245 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_17

]]></Node>
<StgValue><ssdm name="sk_addr_245"/></StgValue>
</operation>

<operation id="3131" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="12">
<![CDATA[
entry:3030 %sk_load_245 = load i12 %sk_addr_245

]]></Node>
<StgValue><ssdm name="sk_load_245"/></StgValue>
</operation>

<operation id="3132" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3062 %sub_ln779_17 = sub i14 4096, i14 %zext_ln762_17

]]></Node>
<StgValue><ssdm name="sub_ln779_17"/></StgValue>
</operation>

<operation id="3133" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="14">
<![CDATA[
entry:3063 %sext_ln779_17 = sext i14 %sub_ln779_17

]]></Node>
<StgValue><ssdm name="sext_ln779_17"/></StgValue>
</operation>

<operation id="3134" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3064 %store_ln779 = store i32 %sext_ln779_17, i10 %r_addr_140

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3135" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:426 %or_ln762_17 = or i10 %tmp_s, i10 141

]]></Node>
<StgValue><ssdm name="or_ln762_17"/></StgValue>
</operation>

<operation id="3136" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="10">
<![CDATA[
entry:427 %zext_ln762_49 = zext i10 %or_ln762_17

]]></Node>
<StgValue><ssdm name="zext_ln762_49"/></StgValue>
</operation>

<operation id="3137" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:428 %r_addr_141 = getelementptr i32 %r, i64 0, i64 %zext_ln762_49

]]></Node>
<StgValue><ssdm name="r_addr_141"/></StgValue>
</operation>

<operation id="3138" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="12">
<![CDATA[
entry:3021 %sk_load_244 = load i12 %sk_addr_244

]]></Node>
<StgValue><ssdm name="sk_load_244"/></StgValue>
</operation>

<operation id="3139" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="6" op_0_bw="8">
<![CDATA[
entry:3022 %trunc_ln764_17 = trunc i8 %sk_load_244

]]></Node>
<StgValue><ssdm name="trunc_ln764_17"/></StgValue>
</operation>

<operation id="3140" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3023 %or_ln764_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_17, i7 %lshr_ln762_16

]]></Node>
<StgValue><ssdm name="or_ln764_16"/></StgValue>
</operation>

<operation id="3141" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="14" op_0_bw="13">
<![CDATA[
entry:3024 %zext_ln766_17 = zext i13 %or_ln764_16

]]></Node>
<StgValue><ssdm name="zext_ln766_17"/></StgValue>
</operation>

<operation id="3142" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="12">
<![CDATA[
entry:3030 %sk_load_245 = load i12 %sk_addr_245

]]></Node>
<StgValue><ssdm name="sk_load_245"/></StgValue>
</operation>

<operation id="3143" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3032 %add_ln768_17 = add i12 %a_read, i12 232

]]></Node>
<StgValue><ssdm name="add_ln768_17"/></StgValue>
</operation>

<operation id="3144" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="64" op_0_bw="12">
<![CDATA[
entry:3033 %zext_ln768_17 = zext i12 %add_ln768_17

]]></Node>
<StgValue><ssdm name="zext_ln768_17"/></StgValue>
</operation>

<operation id="3145" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3034 %sk_addr_246 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_17

]]></Node>
<StgValue><ssdm name="sk_addr_246"/></StgValue>
</operation>

<operation id="3146" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="8" op_0_bw="12">
<![CDATA[
entry:3035 %sk_load_246 = load i12 %sk_addr_246

]]></Node>
<StgValue><ssdm name="sk_load_246"/></StgValue>
</operation>

<operation id="3147" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3044 %add_ln772_17 = add i12 %a_read, i12 233

]]></Node>
<StgValue><ssdm name="add_ln772_17"/></StgValue>
</operation>

<operation id="3148" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="64" op_0_bw="12">
<![CDATA[
entry:3045 %zext_ln772_17 = zext i12 %add_ln772_17

]]></Node>
<StgValue><ssdm name="zext_ln772_17"/></StgValue>
</operation>

<operation id="3149" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3046 %sk_addr_247 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_17

]]></Node>
<StgValue><ssdm name="sk_addr_247"/></StgValue>
</operation>

<operation id="3150" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="8" op_0_bw="12">
<![CDATA[
entry:3047 %sk_load_247 = load i12 %sk_addr_247

]]></Node>
<StgValue><ssdm name="sk_load_247"/></StgValue>
</operation>

<operation id="3151" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3065 %sub_ln780_17 = sub i14 4096, i14 %zext_ln766_17

]]></Node>
<StgValue><ssdm name="sub_ln780_17"/></StgValue>
</operation>

<operation id="3152" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="14">
<![CDATA[
entry:3066 %sext_ln780_17 = sext i14 %sub_ln780_17

]]></Node>
<StgValue><ssdm name="sext_ln780_17"/></StgValue>
</operation>

<operation id="3153" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3067 %store_ln780 = store i32 %sext_ln780_17, i10 %r_addr_141

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3154" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:429 %or_ln766_17 = or i10 %tmp_s, i10 142

]]></Node>
<StgValue><ssdm name="or_ln766_17"/></StgValue>
</operation>

<operation id="3155" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10">
<![CDATA[
entry:430 %zext_ln766_81 = zext i10 %or_ln766_17

]]></Node>
<StgValue><ssdm name="zext_ln766_81"/></StgValue>
</operation>

<operation id="3156" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:431 %r_addr_142 = getelementptr i32 %r, i64 0, i64 %zext_ln766_81

]]></Node>
<StgValue><ssdm name="r_addr_142"/></StgValue>
</operation>

<operation id="3157" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:432 %or_ln771_17 = or i10 %tmp_s, i10 143

]]></Node>
<StgValue><ssdm name="or_ln771_17"/></StgValue>
</operation>

<operation id="3158" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
entry:433 %zext_ln771_49 = zext i10 %or_ln771_17

]]></Node>
<StgValue><ssdm name="zext_ln771_49"/></StgValue>
</operation>

<operation id="3159" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:434 %r_addr_143 = getelementptr i32 %r, i64 0, i64 %zext_ln771_49

]]></Node>
<StgValue><ssdm name="r_addr_143"/></StgValue>
</operation>

<operation id="3160" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3025 %lshr_ln766_16 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_244, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_16"/></StgValue>
</operation>

<operation id="3161" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="8" op_0_bw="2">
<![CDATA[
entry:3026 %zext_ln766_49 = zext i2 %lshr_ln766_16

]]></Node>
<StgValue><ssdm name="zext_ln766_49"/></StgValue>
</operation>

<operation id="3162" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="7" op_0_bw="8">
<![CDATA[
entry:3031 %trunc_ln767_17 = trunc i8 %sk_load_245

]]></Node>
<StgValue><ssdm name="trunc_ln767_17"/></StgValue>
</operation>

<operation id="3163" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="8" op_0_bw="12">
<![CDATA[
entry:3035 %sk_load_246 = load i12 %sk_addr_246

]]></Node>
<StgValue><ssdm name="sk_load_246"/></StgValue>
</operation>

<operation id="3164" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="3" op_0_bw="8">
<![CDATA[
entry:3036 %trunc_ln769_17 = trunc i8 %sk_load_246

]]></Node>
<StgValue><ssdm name="trunc_ln769_17"/></StgValue>
</operation>

<operation id="3165" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3037 %tmp_232 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_49

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3166" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3038 %tmp_233 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_17, i2 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3167" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3039 %or_ln769_47 = or i9 %tmp_233, i9 %tmp_232

]]></Node>
<StgValue><ssdm name="or_ln769_47"/></StgValue>
</operation>

<operation id="3168" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3040 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_245, i32 7

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3169" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3041 %or_ln769_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_17, i1 %tmp_234, i9 %or_ln769_47

]]></Node>
<StgValue><ssdm name="or_ln769_16"/></StgValue>
</operation>

<operation id="3170" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="14" op_0_bw="13">
<![CDATA[
entry:3042 %zext_ln771_17 = zext i13 %or_ln769_16

]]></Node>
<StgValue><ssdm name="zext_ln771_17"/></StgValue>
</operation>

<operation id="3171" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3043 %lshr_ln771_16 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_246, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_16"/></StgValue>
</operation>

<operation id="3172" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="8" op_0_bw="12">
<![CDATA[
entry:3047 %sk_load_247 = load i12 %sk_addr_247

]]></Node>
<StgValue><ssdm name="sk_load_247"/></StgValue>
</operation>

<operation id="3173" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3048 %or_ln772_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_247, i5 %lshr_ln771_16

]]></Node>
<StgValue><ssdm name="or_ln772_16"/></StgValue>
</operation>

<operation id="3174" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="14" op_0_bw="13">
<![CDATA[
entry:3049 %zext_ln775_17 = zext i13 %or_ln772_16

]]></Node>
<StgValue><ssdm name="zext_ln775_17"/></StgValue>
</operation>

<operation id="3175" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3068 %sub_ln781_17 = sub i14 4096, i14 %zext_ln771_17

]]></Node>
<StgValue><ssdm name="sub_ln781_17"/></StgValue>
</operation>

<operation id="3176" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="14">
<![CDATA[
entry:3069 %sext_ln781_17 = sext i14 %sub_ln781_17

]]></Node>
<StgValue><ssdm name="sext_ln781_17"/></StgValue>
</operation>

<operation id="3177" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3070 %store_ln781 = store i32 %sext_ln781_17, i10 %r_addr_142

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3178" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3071 %sub_ln782_17 = sub i14 4096, i14 %zext_ln775_17

]]></Node>
<StgValue><ssdm name="sub_ln782_17"/></StgValue>
</operation>

<operation id="3179" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="14">
<![CDATA[
entry:3072 %sext_ln782_17 = sext i14 %sub_ln782_17

]]></Node>
<StgValue><ssdm name="sext_ln782_17"/></StgValue>
</operation>

<operation id="3180" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3073 %store_ln782 = store i32 %sext_ln782_17, i10 %r_addr_143

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3181" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3074 %add_ln739_17 = add i12 %a_read, i12 234

]]></Node>
<StgValue><ssdm name="add_ln739_17"/></StgValue>
</operation>

<operation id="3182" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="64" op_0_bw="12">
<![CDATA[
entry:3075 %zext_ln739_17 = zext i12 %add_ln739_17

]]></Node>
<StgValue><ssdm name="zext_ln739_17"/></StgValue>
</operation>

<operation id="3183" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3076 %sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_17

]]></Node>
<StgValue><ssdm name="sk_addr_18"/></StgValue>
</operation>

<operation id="3184" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="12">
<![CDATA[
entry:3077 %sk_load_18 = load i12 %sk_addr_18

]]></Node>
<StgValue><ssdm name="sk_load_18"/></StgValue>
</operation>

<operation id="3185" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3078 %add_ln740_18 = add i12 %a_read, i12 235

]]></Node>
<StgValue><ssdm name="add_ln740_18"/></StgValue>
</operation>

<operation id="3186" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="12">
<![CDATA[
entry:3079 %zext_ln740_18 = zext i12 %add_ln740_18

]]></Node>
<StgValue><ssdm name="zext_ln740_18"/></StgValue>
</operation>

<operation id="3187" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3080 %sk_addr_248 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_18

]]></Node>
<StgValue><ssdm name="sk_addr_248"/></StgValue>
</operation>

<operation id="3188" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="8" op_0_bw="12">
<![CDATA[
entry:3081 %sk_load_248 = load i12 %sk_addr_248

]]></Node>
<StgValue><ssdm name="sk_load_248"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3189" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:435 %or_ln739_17 = or i10 %tmp_s, i10 144

]]></Node>
<StgValue><ssdm name="or_ln739_17"/></StgValue>
</operation>

<operation id="3190" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
entry:436 %zext_ln739_49 = zext i10 %or_ln739_17

]]></Node>
<StgValue><ssdm name="zext_ln739_49"/></StgValue>
</operation>

<operation id="3191" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:437 %r_addr_144 = getelementptr i32 %r, i64 0, i64 %zext_ln739_49

]]></Node>
<StgValue><ssdm name="r_addr_144"/></StgValue>
</operation>

<operation id="3192" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="12">
<![CDATA[
entry:3077 %sk_load_18 = load i12 %sk_addr_18

]]></Node>
<StgValue><ssdm name="sk_load_18"/></StgValue>
</operation>

<operation id="3193" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="8" op_0_bw="12">
<![CDATA[
entry:3081 %sk_load_248 = load i12 %sk_addr_248

]]></Node>
<StgValue><ssdm name="sk_load_248"/></StgValue>
</operation>

<operation id="3194" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="5" op_0_bw="8">
<![CDATA[
entry:3082 %trunc_ln741_18 = trunc i8 %sk_load_248

]]></Node>
<StgValue><ssdm name="trunc_ln741_18"/></StgValue>
</operation>

<operation id="3195" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3083 %tmp_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_18, i8 %sk_load_18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="3196" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="14" op_0_bw="13">
<![CDATA[
entry:3084 %zext_ln743_18 = zext i13 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln743_18"/></StgValue>
</operation>

<operation id="3197" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3087 %add_ln744_18 = add i12 %a_read, i12 236

]]></Node>
<StgValue><ssdm name="add_ln744_18"/></StgValue>
</operation>

<operation id="3198" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="64" op_0_bw="12">
<![CDATA[
entry:3088 %zext_ln744_18 = zext i12 %add_ln744_18

]]></Node>
<StgValue><ssdm name="zext_ln744_18"/></StgValue>
</operation>

<operation id="3199" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3089 %sk_addr_249 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_18

]]></Node>
<StgValue><ssdm name="sk_addr_249"/></StgValue>
</operation>

<operation id="3200" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="12">
<![CDATA[
entry:3090 %sk_load_249 = load i12 %sk_addr_249

]]></Node>
<StgValue><ssdm name="sk_load_249"/></StgValue>
</operation>

<operation id="3201" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3092 %add_ln745_18 = add i12 %a_read, i12 237

]]></Node>
<StgValue><ssdm name="add_ln745_18"/></StgValue>
</operation>

<operation id="3202" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="12">
<![CDATA[
entry:3093 %zext_ln745_18 = zext i12 %add_ln745_18

]]></Node>
<StgValue><ssdm name="zext_ln745_18"/></StgValue>
</operation>

<operation id="3203" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3094 %sk_addr_250 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_18

]]></Node>
<StgValue><ssdm name="sk_addr_250"/></StgValue>
</operation>

<operation id="3204" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="8" op_0_bw="12">
<![CDATA[
entry:3095 %sk_load_250 = load i12 %sk_addr_250

]]></Node>
<StgValue><ssdm name="sk_load_250"/></StgValue>
</operation>

<operation id="3205" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3178 %sub_ln775_18 = sub i14 4096, i14 %zext_ln743_18

]]></Node>
<StgValue><ssdm name="sub_ln775_18"/></StgValue>
</operation>

<operation id="3206" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="14">
<![CDATA[
entry:3179 %sext_ln775_18 = sext i14 %sub_ln775_18

]]></Node>
<StgValue><ssdm name="sext_ln775_18"/></StgValue>
</operation>

<operation id="3207" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3180 %store_ln775 = store i32 %sext_ln775_18, i10 %r_addr_144

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3208" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:438 %or_ln743_18 = or i10 %tmp_s, i10 145

]]></Node>
<StgValue><ssdm name="or_ln743_18"/></StgValue>
</operation>

<operation id="3209" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
entry:439 %zext_ln743_82 = zext i10 %or_ln743_18

]]></Node>
<StgValue><ssdm name="zext_ln743_82"/></StgValue>
</operation>

<operation id="3210" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:440 %r_addr_145 = getelementptr i32 %r, i64 0, i64 %zext_ln743_82

]]></Node>
<StgValue><ssdm name="r_addr_145"/></StgValue>
</operation>

<operation id="3211" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3085 %lshr_ln743_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_248, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_17"/></StgValue>
</operation>

<operation id="3212" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="8" op_0_bw="3">
<![CDATA[
entry:3086 %zext_ln743_50 = zext i3 %lshr_ln743_17

]]></Node>
<StgValue><ssdm name="zext_ln743_50"/></StgValue>
</operation>

<operation id="3213" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="12">
<![CDATA[
entry:3090 %sk_load_249 = load i12 %sk_addr_249

]]></Node>
<StgValue><ssdm name="sk_load_249"/></StgValue>
</operation>

<operation id="3214" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="6" op_0_bw="8">
<![CDATA[
entry:3091 %trunc_ln744_18 = trunc i8 %sk_load_249

]]></Node>
<StgValue><ssdm name="trunc_ln744_18"/></StgValue>
</operation>

<operation id="3215" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="8" op_0_bw="12">
<![CDATA[
entry:3095 %sk_load_250 = load i12 %sk_addr_250

]]></Node>
<StgValue><ssdm name="sk_load_250"/></StgValue>
</operation>

<operation id="3216" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="2" op_0_bw="8">
<![CDATA[
entry:3096 %trunc_ln746_18 = trunc i8 %sk_load_250

]]></Node>
<StgValue><ssdm name="trunc_ln746_18"/></StgValue>
</operation>

<operation id="3217" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3097 %tmp_235 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_50

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3218" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3098 %tmp_236 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_18, i3 0

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="3219" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3099 %or_ln746_48 = or i9 %tmp_236, i9 %tmp_235

]]></Node>
<StgValue><ssdm name="or_ln746_48"/></StgValue>
</operation>

<operation id="3220" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3100 %tmp_237 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_249, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3221" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3101 %or_ln746_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_18, i2 %tmp_237, i9 %or_ln746_48

]]></Node>
<StgValue><ssdm name="or_ln746_17"/></StgValue>
</operation>

<operation id="3222" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="14" op_0_bw="13">
<![CDATA[
entry:3102 %zext_ln748_18 = zext i13 %or_ln746_17

]]></Node>
<StgValue><ssdm name="zext_ln748_18"/></StgValue>
</operation>

<operation id="3223" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3103 %lshr_ln748_17 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_250, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_17"/></StgValue>
</operation>

<operation id="3224" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3104 %add_ln749_18 = add i12 %a_read, i12 238

]]></Node>
<StgValue><ssdm name="add_ln749_18"/></StgValue>
</operation>

<operation id="3225" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="12">
<![CDATA[
entry:3105 %zext_ln749_18 = zext i12 %add_ln749_18

]]></Node>
<StgValue><ssdm name="zext_ln749_18"/></StgValue>
</operation>

<operation id="3226" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3106 %sk_addr_251 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_18

]]></Node>
<StgValue><ssdm name="sk_addr_251"/></StgValue>
</operation>

<operation id="3227" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="12">
<![CDATA[
entry:3107 %sk_load_251 = load i12 %sk_addr_251

]]></Node>
<StgValue><ssdm name="sk_load_251"/></StgValue>
</operation>

<operation id="3228" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3113 %add_ln753_18 = add i12 %a_read, i12 239

]]></Node>
<StgValue><ssdm name="add_ln753_18"/></StgValue>
</operation>

<operation id="3229" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="12">
<![CDATA[
entry:3114 %zext_ln753_18 = zext i12 %add_ln753_18

]]></Node>
<StgValue><ssdm name="zext_ln753_18"/></StgValue>
</operation>

<operation id="3230" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3115 %sk_addr_252 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_18

]]></Node>
<StgValue><ssdm name="sk_addr_252"/></StgValue>
</operation>

<operation id="3231" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="8" op_0_bw="12">
<![CDATA[
entry:3116 %sk_load_252 = load i12 %sk_addr_252

]]></Node>
<StgValue><ssdm name="sk_load_252"/></StgValue>
</operation>

<operation id="3232" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3181 %sub_ln776_18 = sub i14 4096, i14 %zext_ln748_18

]]></Node>
<StgValue><ssdm name="sub_ln776_18"/></StgValue>
</operation>

<operation id="3233" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="14">
<![CDATA[
entry:3182 %sext_ln776_18 = sext i14 %sub_ln776_18

]]></Node>
<StgValue><ssdm name="sext_ln776_18"/></StgValue>
</operation>

<operation id="3234" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3183 %store_ln776 = store i32 %sext_ln776_18, i10 %r_addr_145

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3235" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:441 %or_ln748_18 = or i10 %tmp_s, i10 146

]]></Node>
<StgValue><ssdm name="or_ln748_18"/></StgValue>
</operation>

<operation id="3236" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="10">
<![CDATA[
entry:442 %zext_ln748_50 = zext i10 %or_ln748_18

]]></Node>
<StgValue><ssdm name="zext_ln748_50"/></StgValue>
</operation>

<operation id="3237" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:443 %r_addr_146 = getelementptr i32 %r, i64 0, i64 %zext_ln748_50

]]></Node>
<StgValue><ssdm name="r_addr_146"/></StgValue>
</operation>

<operation id="3238" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="12">
<![CDATA[
entry:3107 %sk_load_251 = load i12 %sk_addr_251

]]></Node>
<StgValue><ssdm name="sk_load_251"/></StgValue>
</operation>

<operation id="3239" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="7" op_0_bw="8">
<![CDATA[
entry:3108 %trunc_ln750_18 = trunc i8 %sk_load_251

]]></Node>
<StgValue><ssdm name="trunc_ln750_18"/></StgValue>
</operation>

<operation id="3240" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3109 %or_ln750_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_18, i6 %lshr_ln748_17

]]></Node>
<StgValue><ssdm name="or_ln750_17"/></StgValue>
</operation>

<operation id="3241" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="14" op_0_bw="13">
<![CDATA[
entry:3110 %zext_ln752_18 = zext i13 %or_ln750_17

]]></Node>
<StgValue><ssdm name="zext_ln752_18"/></StgValue>
</operation>

<operation id="3242" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="8" op_0_bw="12">
<![CDATA[
entry:3116 %sk_load_252 = load i12 %sk_addr_252

]]></Node>
<StgValue><ssdm name="sk_load_252"/></StgValue>
</operation>

<operation id="3243" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3118 %add_ln754_18 = add i12 %a_read, i12 240

]]></Node>
<StgValue><ssdm name="add_ln754_18"/></StgValue>
</operation>

<operation id="3244" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="64" op_0_bw="12">
<![CDATA[
entry:3119 %zext_ln754_18 = zext i12 %add_ln754_18

]]></Node>
<StgValue><ssdm name="zext_ln754_18"/></StgValue>
</operation>

<operation id="3245" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3120 %sk_addr_253 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_18

]]></Node>
<StgValue><ssdm name="sk_addr_253"/></StgValue>
</operation>

<operation id="3246" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="12">
<![CDATA[
entry:3121 %sk_load_253 = load i12 %sk_addr_253

]]></Node>
<StgValue><ssdm name="sk_load_253"/></StgValue>
</operation>

<operation id="3247" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3129 %add_ln758_18 = add i12 %a_read, i12 241

]]></Node>
<StgValue><ssdm name="add_ln758_18"/></StgValue>
</operation>

<operation id="3248" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="64" op_0_bw="12">
<![CDATA[
entry:3130 %zext_ln758_18 = zext i12 %add_ln758_18

]]></Node>
<StgValue><ssdm name="zext_ln758_18"/></StgValue>
</operation>

<operation id="3249" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3131 %sk_addr_254 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_18

]]></Node>
<StgValue><ssdm name="sk_addr_254"/></StgValue>
</operation>

<operation id="3250" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="8" op_0_bw="12">
<![CDATA[
entry:3132 %sk_load_254 = load i12 %sk_addr_254

]]></Node>
<StgValue><ssdm name="sk_load_254"/></StgValue>
</operation>

<operation id="3251" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3184 %sub_ln777_18 = sub i14 4096, i14 %zext_ln752_18

]]></Node>
<StgValue><ssdm name="sub_ln777_18"/></StgValue>
</operation>

<operation id="3252" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="14">
<![CDATA[
entry:3185 %sext_ln777_18 = sext i14 %sub_ln777_18

]]></Node>
<StgValue><ssdm name="sext_ln777_18"/></StgValue>
</operation>

<operation id="3253" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3186 %store_ln777 = store i32 %sext_ln777_18, i10 %r_addr_146

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3254" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:444 %or_ln752_18 = or i10 %tmp_s, i10 147

]]></Node>
<StgValue><ssdm name="or_ln752_18"/></StgValue>
</operation>

<operation id="3255" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="10">
<![CDATA[
entry:445 %zext_ln752_82 = zext i10 %or_ln752_18

]]></Node>
<StgValue><ssdm name="zext_ln752_82"/></StgValue>
</operation>

<operation id="3256" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:446 %r_addr_147 = getelementptr i32 %r, i64 0, i64 %zext_ln752_82

]]></Node>
<StgValue><ssdm name="r_addr_147"/></StgValue>
</operation>

<operation id="3257" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3111 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_251, i32 7

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3258" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="8" op_0_bw="1">
<![CDATA[
entry:3112 %zext_ln752_50 = zext i1 %tmp_238

]]></Node>
<StgValue><ssdm name="zext_ln752_50"/></StgValue>
</operation>

<operation id="3259" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3117 %shl_ln753_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_252, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_17"/></StgValue>
</operation>

<operation id="3260" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="12">
<![CDATA[
entry:3121 %sk_load_253 = load i12 %sk_addr_253

]]></Node>
<StgValue><ssdm name="sk_load_253"/></StgValue>
</operation>

<operation id="3261" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="4" op_0_bw="8">
<![CDATA[
entry:3122 %trunc_ln755_18 = trunc i8 %sk_load_253

]]></Node>
<StgValue><ssdm name="trunc_ln755_18"/></StgValue>
</operation>

<operation id="3262" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3123 %tmp_239 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_50

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3263" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3124 %or_ln755_48 = or i9 %tmp_239, i9 %shl_ln753_17

]]></Node>
<StgValue><ssdm name="or_ln755_48"/></StgValue>
</operation>

<operation id="3264" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3125 %or_ln755_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_18, i9 %or_ln755_48

]]></Node>
<StgValue><ssdm name="or_ln755_17"/></StgValue>
</operation>

<operation id="3265" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="14" op_0_bw="13">
<![CDATA[
entry:3126 %zext_ln757_18 = zext i13 %or_ln755_17

]]></Node>
<StgValue><ssdm name="zext_ln757_18"/></StgValue>
</operation>

<operation id="3266" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="8" op_0_bw="12">
<![CDATA[
entry:3132 %sk_load_254 = load i12 %sk_addr_254

]]></Node>
<StgValue><ssdm name="sk_load_254"/></StgValue>
</operation>

<operation id="3267" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3134 %add_ln759_18 = add i12 %a_read, i12 242

]]></Node>
<StgValue><ssdm name="add_ln759_18"/></StgValue>
</operation>

<operation id="3268" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="64" op_0_bw="12">
<![CDATA[
entry:3135 %zext_ln759_18 = zext i12 %add_ln759_18

]]></Node>
<StgValue><ssdm name="zext_ln759_18"/></StgValue>
</operation>

<operation id="3269" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3136 %sk_addr_255 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_18

]]></Node>
<StgValue><ssdm name="sk_addr_255"/></StgValue>
</operation>

<operation id="3270" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="12">
<![CDATA[
entry:3137 %sk_load_255 = load i12 %sk_addr_255

]]></Node>
<StgValue><ssdm name="sk_load_255"/></StgValue>
</operation>

<operation id="3271" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3146 %add_ln763_18 = add i12 %a_read, i12 243

]]></Node>
<StgValue><ssdm name="add_ln763_18"/></StgValue>
</operation>

<operation id="3272" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="64" op_0_bw="12">
<![CDATA[
entry:3147 %zext_ln763_18 = zext i12 %add_ln763_18

]]></Node>
<StgValue><ssdm name="zext_ln763_18"/></StgValue>
</operation>

<operation id="3273" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3148 %sk_addr_256 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_18

]]></Node>
<StgValue><ssdm name="sk_addr_256"/></StgValue>
</operation>

<operation id="3274" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="8" op_0_bw="12">
<![CDATA[
entry:3149 %sk_load_256 = load i12 %sk_addr_256

]]></Node>
<StgValue><ssdm name="sk_load_256"/></StgValue>
</operation>

<operation id="3275" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3187 %sub_ln778_18 = sub i14 4096, i14 %zext_ln757_18

]]></Node>
<StgValue><ssdm name="sub_ln778_18"/></StgValue>
</operation>

<operation id="3276" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="14">
<![CDATA[
entry:3188 %sext_ln778_18 = sext i14 %sub_ln778_18

]]></Node>
<StgValue><ssdm name="sext_ln778_18"/></StgValue>
</operation>

<operation id="3277" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3189 %store_ln778 = store i32 %sext_ln778_18, i10 %r_addr_147

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3278" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:447 %or_ln757_18 = or i10 %tmp_s, i10 148

]]></Node>
<StgValue><ssdm name="or_ln757_18"/></StgValue>
</operation>

<operation id="3279" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10">
<![CDATA[
entry:448 %zext_ln757_82 = zext i10 %or_ln757_18

]]></Node>
<StgValue><ssdm name="zext_ln757_82"/></StgValue>
</operation>

<operation id="3280" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:449 %r_addr_148 = getelementptr i32 %r, i64 0, i64 %zext_ln757_82

]]></Node>
<StgValue><ssdm name="r_addr_148"/></StgValue>
</operation>

<operation id="3281" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:450 %or_ln762_18 = or i10 %tmp_s, i10 149

]]></Node>
<StgValue><ssdm name="or_ln762_18"/></StgValue>
</operation>

<operation id="3282" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="10">
<![CDATA[
entry:451 %zext_ln762_50 = zext i10 %or_ln762_18

]]></Node>
<StgValue><ssdm name="zext_ln762_50"/></StgValue>
</operation>

<operation id="3283" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:452 %r_addr_149 = getelementptr i32 %r, i64 0, i64 %zext_ln762_50

]]></Node>
<StgValue><ssdm name="r_addr_149"/></StgValue>
</operation>

<operation id="3284" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3127 %lshr_ln757_17 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_253, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_17"/></StgValue>
</operation>

<operation id="3285" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="8" op_0_bw="4">
<![CDATA[
entry:3128 %zext_ln757_50 = zext i4 %lshr_ln757_17

]]></Node>
<StgValue><ssdm name="zext_ln757_50"/></StgValue>
</operation>

<operation id="3286" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="5" op_0_bw="8">
<![CDATA[
entry:3133 %trunc_ln758_18 = trunc i8 %sk_load_254

]]></Node>
<StgValue><ssdm name="trunc_ln758_18"/></StgValue>
</operation>

<operation id="3287" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="12">
<![CDATA[
entry:3137 %sk_load_255 = load i12 %sk_addr_255

]]></Node>
<StgValue><ssdm name="sk_load_255"/></StgValue>
</operation>

<operation id="3288" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="8">
<![CDATA[
entry:3138 %trunc_ln760_18 = trunc i8 %sk_load_255

]]></Node>
<StgValue><ssdm name="trunc_ln760_18"/></StgValue>
</operation>

<operation id="3289" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3139 %tmp_240 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_50

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="3290" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3140 %tmp_241 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_18, i4 0

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3291" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3141 %or_ln760_48 = or i9 %tmp_241, i9 %tmp_240

]]></Node>
<StgValue><ssdm name="or_ln760_48"/></StgValue>
</operation>

<operation id="3292" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3142 %tmp_242 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_254, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3293" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3143 %or_ln760_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_18, i3 %tmp_242, i9 %or_ln760_48

]]></Node>
<StgValue><ssdm name="or_ln760_17"/></StgValue>
</operation>

<operation id="3294" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="13">
<![CDATA[
entry:3144 %zext_ln762_18 = zext i13 %or_ln760_17

]]></Node>
<StgValue><ssdm name="zext_ln762_18"/></StgValue>
</operation>

<operation id="3295" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3145 %lshr_ln762_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_255, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_17"/></StgValue>
</operation>

<operation id="3296" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="8" op_0_bw="12">
<![CDATA[
entry:3149 %sk_load_256 = load i12 %sk_addr_256

]]></Node>
<StgValue><ssdm name="sk_load_256"/></StgValue>
</operation>

<operation id="3297" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="6" op_0_bw="8">
<![CDATA[
entry:3150 %trunc_ln764_18 = trunc i8 %sk_load_256

]]></Node>
<StgValue><ssdm name="trunc_ln764_18"/></StgValue>
</operation>

<operation id="3298" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3151 %or_ln764_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_18, i7 %lshr_ln762_17

]]></Node>
<StgValue><ssdm name="or_ln764_17"/></StgValue>
</operation>

<operation id="3299" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="13">
<![CDATA[
entry:3152 %zext_ln766_18 = zext i13 %or_ln764_17

]]></Node>
<StgValue><ssdm name="zext_ln766_18"/></StgValue>
</operation>

<operation id="3300" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3155 %add_ln767_18 = add i12 %a_read, i12 244

]]></Node>
<StgValue><ssdm name="add_ln767_18"/></StgValue>
</operation>

<operation id="3301" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="12">
<![CDATA[
entry:3156 %zext_ln767_18 = zext i12 %add_ln767_18

]]></Node>
<StgValue><ssdm name="zext_ln767_18"/></StgValue>
</operation>

<operation id="3302" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3157 %sk_addr_257 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_18

]]></Node>
<StgValue><ssdm name="sk_addr_257"/></StgValue>
</operation>

<operation id="3303" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="12">
<![CDATA[
entry:3158 %sk_load_257 = load i12 %sk_addr_257

]]></Node>
<StgValue><ssdm name="sk_load_257"/></StgValue>
</operation>

<operation id="3304" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3160 %add_ln768_18 = add i12 %a_read, i12 245

]]></Node>
<StgValue><ssdm name="add_ln768_18"/></StgValue>
</operation>

<operation id="3305" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="12">
<![CDATA[
entry:3161 %zext_ln768_18 = zext i12 %add_ln768_18

]]></Node>
<StgValue><ssdm name="zext_ln768_18"/></StgValue>
</operation>

<operation id="3306" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3162 %sk_addr_258 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_18

]]></Node>
<StgValue><ssdm name="sk_addr_258"/></StgValue>
</operation>

<operation id="3307" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="8" op_0_bw="12">
<![CDATA[
entry:3163 %sk_load_258 = load i12 %sk_addr_258

]]></Node>
<StgValue><ssdm name="sk_load_258"/></StgValue>
</operation>

<operation id="3308" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3190 %sub_ln779_18 = sub i14 4096, i14 %zext_ln762_18

]]></Node>
<StgValue><ssdm name="sub_ln779_18"/></StgValue>
</operation>

<operation id="3309" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="14">
<![CDATA[
entry:3191 %sext_ln779_18 = sext i14 %sub_ln779_18

]]></Node>
<StgValue><ssdm name="sext_ln779_18"/></StgValue>
</operation>

<operation id="3310" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3192 %store_ln779 = store i32 %sext_ln779_18, i10 %r_addr_148

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="3311" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3193 %sub_ln780_18 = sub i14 4096, i14 %zext_ln766_18

]]></Node>
<StgValue><ssdm name="sub_ln780_18"/></StgValue>
</operation>

<operation id="3312" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="14">
<![CDATA[
entry:3194 %sext_ln780_18 = sext i14 %sub_ln780_18

]]></Node>
<StgValue><ssdm name="sext_ln780_18"/></StgValue>
</operation>

<operation id="3313" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3195 %store_ln780 = store i32 %sext_ln780_18, i10 %r_addr_149

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3314" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:453 %or_ln766_18 = or i10 %tmp_s, i10 150

]]></Node>
<StgValue><ssdm name="or_ln766_18"/></StgValue>
</operation>

<operation id="3315" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="10">
<![CDATA[
entry:454 %zext_ln766_82 = zext i10 %or_ln766_18

]]></Node>
<StgValue><ssdm name="zext_ln766_82"/></StgValue>
</operation>

<operation id="3316" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:455 %r_addr_150 = getelementptr i32 %r, i64 0, i64 %zext_ln766_82

]]></Node>
<StgValue><ssdm name="r_addr_150"/></StgValue>
</operation>

<operation id="3317" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3153 %lshr_ln766_17 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_256, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_17"/></StgValue>
</operation>

<operation id="3318" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="8" op_0_bw="2">
<![CDATA[
entry:3154 %zext_ln766_50 = zext i2 %lshr_ln766_17

]]></Node>
<StgValue><ssdm name="zext_ln766_50"/></StgValue>
</operation>

<operation id="3319" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="12">
<![CDATA[
entry:3158 %sk_load_257 = load i12 %sk_addr_257

]]></Node>
<StgValue><ssdm name="sk_load_257"/></StgValue>
</operation>

<operation id="3320" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="7" op_0_bw="8">
<![CDATA[
entry:3159 %trunc_ln767_18 = trunc i8 %sk_load_257

]]></Node>
<StgValue><ssdm name="trunc_ln767_18"/></StgValue>
</operation>

<operation id="3321" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="8" op_0_bw="12">
<![CDATA[
entry:3163 %sk_load_258 = load i12 %sk_addr_258

]]></Node>
<StgValue><ssdm name="sk_load_258"/></StgValue>
</operation>

<operation id="3322" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="3" op_0_bw="8">
<![CDATA[
entry:3164 %trunc_ln769_18 = trunc i8 %sk_load_258

]]></Node>
<StgValue><ssdm name="trunc_ln769_18"/></StgValue>
</operation>

<operation id="3323" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3165 %tmp_243 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_50

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3324" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3166 %tmp_244 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_18, i2 0

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3325" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3167 %or_ln769_48 = or i9 %tmp_244, i9 %tmp_243

]]></Node>
<StgValue><ssdm name="or_ln769_48"/></StgValue>
</operation>

<operation id="3326" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3168 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_257, i32 7

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3327" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3169 %or_ln769_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_18, i1 %tmp_245, i9 %or_ln769_48

]]></Node>
<StgValue><ssdm name="or_ln769_17"/></StgValue>
</operation>

<operation id="3328" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="14" op_0_bw="13">
<![CDATA[
entry:3170 %zext_ln771_18 = zext i13 %or_ln769_17

]]></Node>
<StgValue><ssdm name="zext_ln771_18"/></StgValue>
</operation>

<operation id="3329" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3171 %lshr_ln771_17 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_258, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_17"/></StgValue>
</operation>

<operation id="3330" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3172 %add_ln772_18 = add i12 %a_read, i12 246

]]></Node>
<StgValue><ssdm name="add_ln772_18"/></StgValue>
</operation>

<operation id="3331" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="64" op_0_bw="12">
<![CDATA[
entry:3173 %zext_ln772_18 = zext i12 %add_ln772_18

]]></Node>
<StgValue><ssdm name="zext_ln772_18"/></StgValue>
</operation>

<operation id="3332" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3174 %sk_addr_259 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_18

]]></Node>
<StgValue><ssdm name="sk_addr_259"/></StgValue>
</operation>

<operation id="3333" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="12">
<![CDATA[
entry:3175 %sk_load_259 = load i12 %sk_addr_259

]]></Node>
<StgValue><ssdm name="sk_load_259"/></StgValue>
</operation>

<operation id="3334" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3196 %sub_ln781_18 = sub i14 4096, i14 %zext_ln771_18

]]></Node>
<StgValue><ssdm name="sub_ln781_18"/></StgValue>
</operation>

<operation id="3335" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="14">
<![CDATA[
entry:3197 %sext_ln781_18 = sext i14 %sub_ln781_18

]]></Node>
<StgValue><ssdm name="sext_ln781_18"/></StgValue>
</operation>

<operation id="3336" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3198 %store_ln781 = store i32 %sext_ln781_18, i10 %r_addr_150

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3337" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3202 %add_ln739_18 = add i12 %a_read, i12 247

]]></Node>
<StgValue><ssdm name="add_ln739_18"/></StgValue>
</operation>

<operation id="3338" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="64" op_0_bw="12">
<![CDATA[
entry:3203 %zext_ln739_18 = zext i12 %add_ln739_18

]]></Node>
<StgValue><ssdm name="zext_ln739_18"/></StgValue>
</operation>

<operation id="3339" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3204 %sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_18

]]></Node>
<StgValue><ssdm name="sk_addr_19"/></StgValue>
</operation>

<operation id="3340" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="8" op_0_bw="12">
<![CDATA[
entry:3205 %sk_load_19 = load i12 %sk_addr_19

]]></Node>
<StgValue><ssdm name="sk_load_19"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3341" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:456 %or_ln771_18 = or i10 %tmp_s, i10 151

]]></Node>
<StgValue><ssdm name="or_ln771_18"/></StgValue>
</operation>

<operation id="3342" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="10">
<![CDATA[
entry:457 %zext_ln771_50 = zext i10 %or_ln771_18

]]></Node>
<StgValue><ssdm name="zext_ln771_50"/></StgValue>
</operation>

<operation id="3343" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:458 %r_addr_151 = getelementptr i32 %r, i64 0, i64 %zext_ln771_50

]]></Node>
<StgValue><ssdm name="r_addr_151"/></StgValue>
</operation>

<operation id="3344" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="12">
<![CDATA[
entry:3175 %sk_load_259 = load i12 %sk_addr_259

]]></Node>
<StgValue><ssdm name="sk_load_259"/></StgValue>
</operation>

<operation id="3345" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3176 %or_ln772_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_259, i5 %lshr_ln771_17

]]></Node>
<StgValue><ssdm name="or_ln772_17"/></StgValue>
</operation>

<operation id="3346" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="14" op_0_bw="13">
<![CDATA[
entry:3177 %zext_ln775_18 = zext i13 %or_ln772_17

]]></Node>
<StgValue><ssdm name="zext_ln775_18"/></StgValue>
</operation>

<operation id="3347" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3199 %sub_ln782_18 = sub i14 4096, i14 %zext_ln775_18

]]></Node>
<StgValue><ssdm name="sub_ln782_18"/></StgValue>
</operation>

<operation id="3348" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="14">
<![CDATA[
entry:3200 %sext_ln782_18 = sext i14 %sub_ln782_18

]]></Node>
<StgValue><ssdm name="sext_ln782_18"/></StgValue>
</operation>

<operation id="3349" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3201 %store_ln782 = store i32 %sext_ln782_18, i10 %r_addr_151

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3350" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="8" op_0_bw="12">
<![CDATA[
entry:3205 %sk_load_19 = load i12 %sk_addr_19

]]></Node>
<StgValue><ssdm name="sk_load_19"/></StgValue>
</operation>

<operation id="3351" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3206 %add_ln740_19 = add i12 %a_read, i12 248

]]></Node>
<StgValue><ssdm name="add_ln740_19"/></StgValue>
</operation>

<operation id="3352" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="64" op_0_bw="12">
<![CDATA[
entry:3207 %zext_ln740_19 = zext i12 %add_ln740_19

]]></Node>
<StgValue><ssdm name="zext_ln740_19"/></StgValue>
</operation>

<operation id="3353" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3208 %sk_addr_260 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_19

]]></Node>
<StgValue><ssdm name="sk_addr_260"/></StgValue>
</operation>

<operation id="3354" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="12">
<![CDATA[
entry:3209 %sk_load_260 = load i12 %sk_addr_260

]]></Node>
<StgValue><ssdm name="sk_load_260"/></StgValue>
</operation>

<operation id="3355" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3215 %add_ln744_19 = add i12 %a_read, i12 249

]]></Node>
<StgValue><ssdm name="add_ln744_19"/></StgValue>
</operation>

<operation id="3356" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="64" op_0_bw="12">
<![CDATA[
entry:3216 %zext_ln744_19 = zext i12 %add_ln744_19

]]></Node>
<StgValue><ssdm name="zext_ln744_19"/></StgValue>
</operation>

<operation id="3357" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3217 %sk_addr_261 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_19

]]></Node>
<StgValue><ssdm name="sk_addr_261"/></StgValue>
</operation>

<operation id="3358" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="8" op_0_bw="12">
<![CDATA[
entry:3218 %sk_load_261 = load i12 %sk_addr_261

]]></Node>
<StgValue><ssdm name="sk_load_261"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3359" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:459 %or_ln739_18 = or i10 %tmp_s, i10 152

]]></Node>
<StgValue><ssdm name="or_ln739_18"/></StgValue>
</operation>

<operation id="3360" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10">
<![CDATA[
entry:460 %zext_ln739_50 = zext i10 %or_ln739_18

]]></Node>
<StgValue><ssdm name="zext_ln739_50"/></StgValue>
</operation>

<operation id="3361" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:461 %r_addr_152 = getelementptr i32 %r, i64 0, i64 %zext_ln739_50

]]></Node>
<StgValue><ssdm name="r_addr_152"/></StgValue>
</operation>

<operation id="3362" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="12">
<![CDATA[
entry:3209 %sk_load_260 = load i12 %sk_addr_260

]]></Node>
<StgValue><ssdm name="sk_load_260"/></StgValue>
</operation>

<operation id="3363" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="5" op_0_bw="8">
<![CDATA[
entry:3210 %trunc_ln741_19 = trunc i8 %sk_load_260

]]></Node>
<StgValue><ssdm name="trunc_ln741_19"/></StgValue>
</operation>

<operation id="3364" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3211 %tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_19, i8 %sk_load_19

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="3365" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="14" op_0_bw="13">
<![CDATA[
entry:3212 %zext_ln743_19 = zext i13 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln743_19"/></StgValue>
</operation>

<operation id="3366" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="8" op_0_bw="12">
<![CDATA[
entry:3218 %sk_load_261 = load i12 %sk_addr_261

]]></Node>
<StgValue><ssdm name="sk_load_261"/></StgValue>
</operation>

<operation id="3367" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3220 %add_ln745_19 = add i12 %a_read, i12 250

]]></Node>
<StgValue><ssdm name="add_ln745_19"/></StgValue>
</operation>

<operation id="3368" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="64" op_0_bw="12">
<![CDATA[
entry:3221 %zext_ln745_19 = zext i12 %add_ln745_19

]]></Node>
<StgValue><ssdm name="zext_ln745_19"/></StgValue>
</operation>

<operation id="3369" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3222 %sk_addr_262 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_19

]]></Node>
<StgValue><ssdm name="sk_addr_262"/></StgValue>
</operation>

<operation id="3370" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="8" op_0_bw="12">
<![CDATA[
entry:3223 %sk_load_262 = load i12 %sk_addr_262

]]></Node>
<StgValue><ssdm name="sk_load_262"/></StgValue>
</operation>

<operation id="3371" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3232 %add_ln749_19 = add i12 %a_read, i12 251

]]></Node>
<StgValue><ssdm name="add_ln749_19"/></StgValue>
</operation>

<operation id="3372" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="64" op_0_bw="12">
<![CDATA[
entry:3233 %zext_ln749_19 = zext i12 %add_ln749_19

]]></Node>
<StgValue><ssdm name="zext_ln749_19"/></StgValue>
</operation>

<operation id="3373" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3234 %sk_addr_263 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_19

]]></Node>
<StgValue><ssdm name="sk_addr_263"/></StgValue>
</operation>

<operation id="3374" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="8" op_0_bw="12">
<![CDATA[
entry:3235 %sk_load_263 = load i12 %sk_addr_263

]]></Node>
<StgValue><ssdm name="sk_load_263"/></StgValue>
</operation>

<operation id="3375" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3306 %sub_ln775_19 = sub i14 4096, i14 %zext_ln743_19

]]></Node>
<StgValue><ssdm name="sub_ln775_19"/></StgValue>
</operation>

<operation id="3376" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="14">
<![CDATA[
entry:3307 %sext_ln775_19 = sext i14 %sub_ln775_19

]]></Node>
<StgValue><ssdm name="sext_ln775_19"/></StgValue>
</operation>

<operation id="3377" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3308 %store_ln775 = store i32 %sext_ln775_19, i10 %r_addr_152

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3378" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:462 %or_ln743_19 = or i10 %tmp_s, i10 153

]]></Node>
<StgValue><ssdm name="or_ln743_19"/></StgValue>
</operation>

<operation id="3379" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
entry:463 %zext_ln743_83 = zext i10 %or_ln743_19

]]></Node>
<StgValue><ssdm name="zext_ln743_83"/></StgValue>
</operation>

<operation id="3380" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:464 %r_addr_153 = getelementptr i32 %r, i64 0, i64 %zext_ln743_83

]]></Node>
<StgValue><ssdm name="r_addr_153"/></StgValue>
</operation>

<operation id="3381" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:465 %or_ln748_19 = or i10 %tmp_s, i10 154

]]></Node>
<StgValue><ssdm name="or_ln748_19"/></StgValue>
</operation>

<operation id="3382" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="10">
<![CDATA[
entry:466 %zext_ln748_51 = zext i10 %or_ln748_19

]]></Node>
<StgValue><ssdm name="zext_ln748_51"/></StgValue>
</operation>

<operation id="3383" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:467 %r_addr_154 = getelementptr i32 %r, i64 0, i64 %zext_ln748_51

]]></Node>
<StgValue><ssdm name="r_addr_154"/></StgValue>
</operation>

<operation id="3384" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3213 %lshr_ln743_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_260, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_18"/></StgValue>
</operation>

<operation id="3385" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="8" op_0_bw="3">
<![CDATA[
entry:3214 %zext_ln743_51 = zext i3 %lshr_ln743_18

]]></Node>
<StgValue><ssdm name="zext_ln743_51"/></StgValue>
</operation>

<operation id="3386" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="6" op_0_bw="8">
<![CDATA[
entry:3219 %trunc_ln744_19 = trunc i8 %sk_load_261

]]></Node>
<StgValue><ssdm name="trunc_ln744_19"/></StgValue>
</operation>

<operation id="3387" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="8" op_0_bw="12">
<![CDATA[
entry:3223 %sk_load_262 = load i12 %sk_addr_262

]]></Node>
<StgValue><ssdm name="sk_load_262"/></StgValue>
</operation>

<operation id="3388" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="2" op_0_bw="8">
<![CDATA[
entry:3224 %trunc_ln746_19 = trunc i8 %sk_load_262

]]></Node>
<StgValue><ssdm name="trunc_ln746_19"/></StgValue>
</operation>

<operation id="3389" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3225 %tmp_246 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_51

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3390" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3226 %tmp_247 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_19, i3 0

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3391" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3227 %or_ln746_49 = or i9 %tmp_247, i9 %tmp_246

]]></Node>
<StgValue><ssdm name="or_ln746_49"/></StgValue>
</operation>

<operation id="3392" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3228 %tmp_248 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_261, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3393" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3229 %or_ln746_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_19, i2 %tmp_248, i9 %or_ln746_49

]]></Node>
<StgValue><ssdm name="or_ln746_18"/></StgValue>
</operation>

<operation id="3394" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="14" op_0_bw="13">
<![CDATA[
entry:3230 %zext_ln748_19 = zext i13 %or_ln746_18

]]></Node>
<StgValue><ssdm name="zext_ln748_19"/></StgValue>
</operation>

<operation id="3395" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3231 %lshr_ln748_18 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_262, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_18"/></StgValue>
</operation>

<operation id="3396" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="8" op_0_bw="12">
<![CDATA[
entry:3235 %sk_load_263 = load i12 %sk_addr_263

]]></Node>
<StgValue><ssdm name="sk_load_263"/></StgValue>
</operation>

<operation id="3397" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="7" op_0_bw="8">
<![CDATA[
entry:3236 %trunc_ln750_19 = trunc i8 %sk_load_263

]]></Node>
<StgValue><ssdm name="trunc_ln750_19"/></StgValue>
</operation>

<operation id="3398" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3237 %or_ln750_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_19, i6 %lshr_ln748_18

]]></Node>
<StgValue><ssdm name="or_ln750_18"/></StgValue>
</operation>

<operation id="3399" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="14" op_0_bw="13">
<![CDATA[
entry:3238 %zext_ln752_19 = zext i13 %or_ln750_18

]]></Node>
<StgValue><ssdm name="zext_ln752_19"/></StgValue>
</operation>

<operation id="3400" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3241 %add_ln753_19 = add i12 %a_read, i12 252

]]></Node>
<StgValue><ssdm name="add_ln753_19"/></StgValue>
</operation>

<operation id="3401" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="64" op_0_bw="12">
<![CDATA[
entry:3242 %zext_ln753_19 = zext i12 %add_ln753_19

]]></Node>
<StgValue><ssdm name="zext_ln753_19"/></StgValue>
</operation>

<operation id="3402" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3243 %sk_addr_264 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_19

]]></Node>
<StgValue><ssdm name="sk_addr_264"/></StgValue>
</operation>

<operation id="3403" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="8" op_0_bw="12">
<![CDATA[
entry:3244 %sk_load_264 = load i12 %sk_addr_264

]]></Node>
<StgValue><ssdm name="sk_load_264"/></StgValue>
</operation>

<operation id="3404" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3246 %add_ln754_19 = add i12 %a_read, i12 253

]]></Node>
<StgValue><ssdm name="add_ln754_19"/></StgValue>
</operation>

<operation id="3405" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="64" op_0_bw="12">
<![CDATA[
entry:3247 %zext_ln754_19 = zext i12 %add_ln754_19

]]></Node>
<StgValue><ssdm name="zext_ln754_19"/></StgValue>
</operation>

<operation id="3406" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3248 %sk_addr_265 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_19

]]></Node>
<StgValue><ssdm name="sk_addr_265"/></StgValue>
</operation>

<operation id="3407" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="8" op_0_bw="12">
<![CDATA[
entry:3249 %sk_load_265 = load i12 %sk_addr_265

]]></Node>
<StgValue><ssdm name="sk_load_265"/></StgValue>
</operation>

<operation id="3408" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3309 %sub_ln776_19 = sub i14 4096, i14 %zext_ln748_19

]]></Node>
<StgValue><ssdm name="sub_ln776_19"/></StgValue>
</operation>

<operation id="3409" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="14">
<![CDATA[
entry:3310 %sext_ln776_19 = sext i14 %sub_ln776_19

]]></Node>
<StgValue><ssdm name="sext_ln776_19"/></StgValue>
</operation>

<operation id="3410" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3311 %store_ln776 = store i32 %sext_ln776_19, i10 %r_addr_153

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="3411" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3312 %sub_ln777_19 = sub i14 4096, i14 %zext_ln752_19

]]></Node>
<StgValue><ssdm name="sub_ln777_19"/></StgValue>
</operation>

<operation id="3412" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="14">
<![CDATA[
entry:3313 %sext_ln777_19 = sext i14 %sub_ln777_19

]]></Node>
<StgValue><ssdm name="sext_ln777_19"/></StgValue>
</operation>

<operation id="3413" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3314 %store_ln777 = store i32 %sext_ln777_19, i10 %r_addr_154

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3414" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:468 %or_ln752_19 = or i10 %tmp_s, i10 155

]]></Node>
<StgValue><ssdm name="or_ln752_19"/></StgValue>
</operation>

<operation id="3415" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="10">
<![CDATA[
entry:469 %zext_ln752_83 = zext i10 %or_ln752_19

]]></Node>
<StgValue><ssdm name="zext_ln752_83"/></StgValue>
</operation>

<operation id="3416" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:470 %r_addr_155 = getelementptr i32 %r, i64 0, i64 %zext_ln752_83

]]></Node>
<StgValue><ssdm name="r_addr_155"/></StgValue>
</operation>

<operation id="3417" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3239 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_263, i32 7

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3418" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="8" op_0_bw="1">
<![CDATA[
entry:3240 %zext_ln752_51 = zext i1 %tmp_249

]]></Node>
<StgValue><ssdm name="zext_ln752_51"/></StgValue>
</operation>

<operation id="3419" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="8" op_0_bw="12">
<![CDATA[
entry:3244 %sk_load_264 = load i12 %sk_addr_264

]]></Node>
<StgValue><ssdm name="sk_load_264"/></StgValue>
</operation>

<operation id="3420" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3245 %shl_ln753_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_264, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_18"/></StgValue>
</operation>

<operation id="3421" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="8" op_0_bw="12">
<![CDATA[
entry:3249 %sk_load_265 = load i12 %sk_addr_265

]]></Node>
<StgValue><ssdm name="sk_load_265"/></StgValue>
</operation>

<operation id="3422" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="4" op_0_bw="8">
<![CDATA[
entry:3250 %trunc_ln755_19 = trunc i8 %sk_load_265

]]></Node>
<StgValue><ssdm name="trunc_ln755_19"/></StgValue>
</operation>

<operation id="3423" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3251 %tmp_250 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_51

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3424" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3252 %or_ln755_49 = or i9 %tmp_250, i9 %shl_ln753_18

]]></Node>
<StgValue><ssdm name="or_ln755_49"/></StgValue>
</operation>

<operation id="3425" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3253 %or_ln755_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_19, i9 %or_ln755_49

]]></Node>
<StgValue><ssdm name="or_ln755_18"/></StgValue>
</operation>

<operation id="3426" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="14" op_0_bw="13">
<![CDATA[
entry:3254 %zext_ln757_19 = zext i13 %or_ln755_18

]]></Node>
<StgValue><ssdm name="zext_ln757_19"/></StgValue>
</operation>

<operation id="3427" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3257 %add_ln758_19 = add i12 %a_read, i12 254

]]></Node>
<StgValue><ssdm name="add_ln758_19"/></StgValue>
</operation>

<operation id="3428" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="64" op_0_bw="12">
<![CDATA[
entry:3258 %zext_ln758_19 = zext i12 %add_ln758_19

]]></Node>
<StgValue><ssdm name="zext_ln758_19"/></StgValue>
</operation>

<operation id="3429" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3259 %sk_addr_266 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_19

]]></Node>
<StgValue><ssdm name="sk_addr_266"/></StgValue>
</operation>

<operation id="3430" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="8" op_0_bw="12">
<![CDATA[
entry:3260 %sk_load_266 = load i12 %sk_addr_266

]]></Node>
<StgValue><ssdm name="sk_load_266"/></StgValue>
</operation>

<operation id="3431" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3262 %add_ln759_19 = add i12 %a_read, i12 255

]]></Node>
<StgValue><ssdm name="add_ln759_19"/></StgValue>
</operation>

<operation id="3432" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="64" op_0_bw="12">
<![CDATA[
entry:3263 %zext_ln759_19 = zext i12 %add_ln759_19

]]></Node>
<StgValue><ssdm name="zext_ln759_19"/></StgValue>
</operation>

<operation id="3433" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3264 %sk_addr_267 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_19

]]></Node>
<StgValue><ssdm name="sk_addr_267"/></StgValue>
</operation>

<operation id="3434" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="8" op_0_bw="12">
<![CDATA[
entry:3265 %sk_load_267 = load i12 %sk_addr_267

]]></Node>
<StgValue><ssdm name="sk_load_267"/></StgValue>
</operation>

<operation id="3435" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3315 %sub_ln778_19 = sub i14 4096, i14 %zext_ln757_19

]]></Node>
<StgValue><ssdm name="sub_ln778_19"/></StgValue>
</operation>

<operation id="3436" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="14">
<![CDATA[
entry:3316 %sext_ln778_19 = sext i14 %sub_ln778_19

]]></Node>
<StgValue><ssdm name="sext_ln778_19"/></StgValue>
</operation>

<operation id="3437" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3317 %store_ln778 = store i32 %sext_ln778_19, i10 %r_addr_155

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3438" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:471 %or_ln757_19 = or i10 %tmp_s, i10 156

]]></Node>
<StgValue><ssdm name="or_ln757_19"/></StgValue>
</operation>

<operation id="3439" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="10">
<![CDATA[
entry:472 %zext_ln757_83 = zext i10 %or_ln757_19

]]></Node>
<StgValue><ssdm name="zext_ln757_83"/></StgValue>
</operation>

<operation id="3440" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:473 %r_addr_156 = getelementptr i32 %r, i64 0, i64 %zext_ln757_83

]]></Node>
<StgValue><ssdm name="r_addr_156"/></StgValue>
</operation>

<operation id="3441" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3255 %lshr_ln757_18 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_265, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_18"/></StgValue>
</operation>

<operation id="3442" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="8" op_0_bw="4">
<![CDATA[
entry:3256 %zext_ln757_51 = zext i4 %lshr_ln757_18

]]></Node>
<StgValue><ssdm name="zext_ln757_51"/></StgValue>
</operation>

<operation id="3443" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="8" op_0_bw="12">
<![CDATA[
entry:3260 %sk_load_266 = load i12 %sk_addr_266

]]></Node>
<StgValue><ssdm name="sk_load_266"/></StgValue>
</operation>

<operation id="3444" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="8">
<![CDATA[
entry:3261 %trunc_ln758_19 = trunc i8 %sk_load_266

]]></Node>
<StgValue><ssdm name="trunc_ln758_19"/></StgValue>
</operation>

<operation id="3445" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="8" op_0_bw="12">
<![CDATA[
entry:3265 %sk_load_267 = load i12 %sk_addr_267

]]></Node>
<StgValue><ssdm name="sk_load_267"/></StgValue>
</operation>

<operation id="3446" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="8">
<![CDATA[
entry:3266 %trunc_ln760_19 = trunc i8 %sk_load_267

]]></Node>
<StgValue><ssdm name="trunc_ln760_19"/></StgValue>
</operation>

<operation id="3447" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3267 %tmp_251 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_51

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3448" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3268 %tmp_252 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_19, i4 0

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3449" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3269 %or_ln760_49 = or i9 %tmp_252, i9 %tmp_251

]]></Node>
<StgValue><ssdm name="or_ln760_49"/></StgValue>
</operation>

<operation id="3450" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3270 %tmp_253 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_266, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3451" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3271 %or_ln760_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_19, i3 %tmp_253, i9 %or_ln760_49

]]></Node>
<StgValue><ssdm name="or_ln760_18"/></StgValue>
</operation>

<operation id="3452" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="14" op_0_bw="13">
<![CDATA[
entry:3272 %zext_ln762_19 = zext i13 %or_ln760_18

]]></Node>
<StgValue><ssdm name="zext_ln762_19"/></StgValue>
</operation>

<operation id="3453" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3273 %lshr_ln762_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_267, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_18"/></StgValue>
</operation>

<operation id="3454" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3274 %add_ln763_19 = add i12 %a_read, i12 256

]]></Node>
<StgValue><ssdm name="add_ln763_19"/></StgValue>
</operation>

<operation id="3455" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="64" op_0_bw="12">
<![CDATA[
entry:3275 %zext_ln763_19 = zext i12 %add_ln763_19

]]></Node>
<StgValue><ssdm name="zext_ln763_19"/></StgValue>
</operation>

<operation id="3456" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3276 %sk_addr_268 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_19

]]></Node>
<StgValue><ssdm name="sk_addr_268"/></StgValue>
</operation>

<operation id="3457" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="8" op_0_bw="12">
<![CDATA[
entry:3277 %sk_load_268 = load i12 %sk_addr_268

]]></Node>
<StgValue><ssdm name="sk_load_268"/></StgValue>
</operation>

<operation id="3458" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3283 %add_ln767_19 = add i12 %a_read, i12 257

]]></Node>
<StgValue><ssdm name="add_ln767_19"/></StgValue>
</operation>

<operation id="3459" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="12">
<![CDATA[
entry:3284 %zext_ln767_19 = zext i12 %add_ln767_19

]]></Node>
<StgValue><ssdm name="zext_ln767_19"/></StgValue>
</operation>

<operation id="3460" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3285 %sk_addr_269 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_19

]]></Node>
<StgValue><ssdm name="sk_addr_269"/></StgValue>
</operation>

<operation id="3461" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="8" op_0_bw="12">
<![CDATA[
entry:3286 %sk_load_269 = load i12 %sk_addr_269

]]></Node>
<StgValue><ssdm name="sk_load_269"/></StgValue>
</operation>

<operation id="3462" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3318 %sub_ln779_19 = sub i14 4096, i14 %zext_ln762_19

]]></Node>
<StgValue><ssdm name="sub_ln779_19"/></StgValue>
</operation>

<operation id="3463" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="14">
<![CDATA[
entry:3319 %sext_ln779_19 = sext i14 %sub_ln779_19

]]></Node>
<StgValue><ssdm name="sext_ln779_19"/></StgValue>
</operation>

<operation id="3464" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3320 %store_ln779 = store i32 %sext_ln779_19, i10 %r_addr_156

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3465" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:474 %or_ln762_19 = or i10 %tmp_s, i10 157

]]></Node>
<StgValue><ssdm name="or_ln762_19"/></StgValue>
</operation>

<operation id="3466" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="10">
<![CDATA[
entry:475 %zext_ln762_51 = zext i10 %or_ln762_19

]]></Node>
<StgValue><ssdm name="zext_ln762_51"/></StgValue>
</operation>

<operation id="3467" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:476 %r_addr_157 = getelementptr i32 %r, i64 0, i64 %zext_ln762_51

]]></Node>
<StgValue><ssdm name="r_addr_157"/></StgValue>
</operation>

<operation id="3468" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="8" op_0_bw="12">
<![CDATA[
entry:3277 %sk_load_268 = load i12 %sk_addr_268

]]></Node>
<StgValue><ssdm name="sk_load_268"/></StgValue>
</operation>

<operation id="3469" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="6" op_0_bw="8">
<![CDATA[
entry:3278 %trunc_ln764_19 = trunc i8 %sk_load_268

]]></Node>
<StgValue><ssdm name="trunc_ln764_19"/></StgValue>
</operation>

<operation id="3470" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3279 %or_ln764_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_19, i7 %lshr_ln762_18

]]></Node>
<StgValue><ssdm name="or_ln764_18"/></StgValue>
</operation>

<operation id="3471" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="14" op_0_bw="13">
<![CDATA[
entry:3280 %zext_ln766_19 = zext i13 %or_ln764_18

]]></Node>
<StgValue><ssdm name="zext_ln766_19"/></StgValue>
</operation>

<operation id="3472" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="8" op_0_bw="12">
<![CDATA[
entry:3286 %sk_load_269 = load i12 %sk_addr_269

]]></Node>
<StgValue><ssdm name="sk_load_269"/></StgValue>
</operation>

<operation id="3473" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3288 %add_ln768_19 = add i12 %a_read, i12 258

]]></Node>
<StgValue><ssdm name="add_ln768_19"/></StgValue>
</operation>

<operation id="3474" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="64" op_0_bw="12">
<![CDATA[
entry:3289 %zext_ln768_19 = zext i12 %add_ln768_19

]]></Node>
<StgValue><ssdm name="zext_ln768_19"/></StgValue>
</operation>

<operation id="3475" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3290 %sk_addr_270 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_19

]]></Node>
<StgValue><ssdm name="sk_addr_270"/></StgValue>
</operation>

<operation id="3476" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="12">
<![CDATA[
entry:3291 %sk_load_270 = load i12 %sk_addr_270

]]></Node>
<StgValue><ssdm name="sk_load_270"/></StgValue>
</operation>

<operation id="3477" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3300 %add_ln772_19 = add i12 %a_read, i12 259

]]></Node>
<StgValue><ssdm name="add_ln772_19"/></StgValue>
</operation>

<operation id="3478" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="64" op_0_bw="12">
<![CDATA[
entry:3301 %zext_ln772_19 = zext i12 %add_ln772_19

]]></Node>
<StgValue><ssdm name="zext_ln772_19"/></StgValue>
</operation>

<operation id="3479" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3302 %sk_addr_271 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_19

]]></Node>
<StgValue><ssdm name="sk_addr_271"/></StgValue>
</operation>

<operation id="3480" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="8" op_0_bw="12">
<![CDATA[
entry:3303 %sk_load_271 = load i12 %sk_addr_271

]]></Node>
<StgValue><ssdm name="sk_load_271"/></StgValue>
</operation>

<operation id="3481" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3321 %sub_ln780_19 = sub i14 4096, i14 %zext_ln766_19

]]></Node>
<StgValue><ssdm name="sub_ln780_19"/></StgValue>
</operation>

<operation id="3482" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="14">
<![CDATA[
entry:3322 %sext_ln780_19 = sext i14 %sub_ln780_19

]]></Node>
<StgValue><ssdm name="sext_ln780_19"/></StgValue>
</operation>

<operation id="3483" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3323 %store_ln780 = store i32 %sext_ln780_19, i10 %r_addr_157

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3484" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:477 %or_ln766_19 = or i10 %tmp_s, i10 158

]]></Node>
<StgValue><ssdm name="or_ln766_19"/></StgValue>
</operation>

<operation id="3485" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
entry:478 %zext_ln766_83 = zext i10 %or_ln766_19

]]></Node>
<StgValue><ssdm name="zext_ln766_83"/></StgValue>
</operation>

<operation id="3486" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:479 %r_addr_158 = getelementptr i32 %r, i64 0, i64 %zext_ln766_83

]]></Node>
<StgValue><ssdm name="r_addr_158"/></StgValue>
</operation>

<operation id="3487" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:480 %or_ln771_19 = or i10 %tmp_s, i10 159

]]></Node>
<StgValue><ssdm name="or_ln771_19"/></StgValue>
</operation>

<operation id="3488" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
entry:481 %zext_ln771_51 = zext i10 %or_ln771_19

]]></Node>
<StgValue><ssdm name="zext_ln771_51"/></StgValue>
</operation>

<operation id="3489" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:482 %r_addr_159 = getelementptr i32 %r, i64 0, i64 %zext_ln771_51

]]></Node>
<StgValue><ssdm name="r_addr_159"/></StgValue>
</operation>

<operation id="3490" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3281 %lshr_ln766_18 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_268, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_18"/></StgValue>
</operation>

<operation id="3491" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="8" op_0_bw="2">
<![CDATA[
entry:3282 %zext_ln766_51 = zext i2 %lshr_ln766_18

]]></Node>
<StgValue><ssdm name="zext_ln766_51"/></StgValue>
</operation>

<operation id="3492" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="7" op_0_bw="8">
<![CDATA[
entry:3287 %trunc_ln767_19 = trunc i8 %sk_load_269

]]></Node>
<StgValue><ssdm name="trunc_ln767_19"/></StgValue>
</operation>

<operation id="3493" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="12">
<![CDATA[
entry:3291 %sk_load_270 = load i12 %sk_addr_270

]]></Node>
<StgValue><ssdm name="sk_load_270"/></StgValue>
</operation>

<operation id="3494" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="3" op_0_bw="8">
<![CDATA[
entry:3292 %trunc_ln769_19 = trunc i8 %sk_load_270

]]></Node>
<StgValue><ssdm name="trunc_ln769_19"/></StgValue>
</operation>

<operation id="3495" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3293 %tmp_254 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_51

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3496" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3294 %tmp_255 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_19, i2 0

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3497" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3295 %or_ln769_49 = or i9 %tmp_255, i9 %tmp_254

]]></Node>
<StgValue><ssdm name="or_ln769_49"/></StgValue>
</operation>

<operation id="3498" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3296 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_269, i32 7

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3499" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3297 %or_ln769_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_19, i1 %tmp_256, i9 %or_ln769_49

]]></Node>
<StgValue><ssdm name="or_ln769_18"/></StgValue>
</operation>

<operation id="3500" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="14" op_0_bw="13">
<![CDATA[
entry:3298 %zext_ln771_19 = zext i13 %or_ln769_18

]]></Node>
<StgValue><ssdm name="zext_ln771_19"/></StgValue>
</operation>

<operation id="3501" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3299 %lshr_ln771_18 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_270, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_18"/></StgValue>
</operation>

<operation id="3502" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="8" op_0_bw="12">
<![CDATA[
entry:3303 %sk_load_271 = load i12 %sk_addr_271

]]></Node>
<StgValue><ssdm name="sk_load_271"/></StgValue>
</operation>

<operation id="3503" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3304 %or_ln772_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_271, i5 %lshr_ln771_18

]]></Node>
<StgValue><ssdm name="or_ln772_18"/></StgValue>
</operation>

<operation id="3504" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="14" op_0_bw="13">
<![CDATA[
entry:3305 %zext_ln775_19 = zext i13 %or_ln772_18

]]></Node>
<StgValue><ssdm name="zext_ln775_19"/></StgValue>
</operation>

<operation id="3505" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3324 %sub_ln781_19 = sub i14 4096, i14 %zext_ln771_19

]]></Node>
<StgValue><ssdm name="sub_ln781_19"/></StgValue>
</operation>

<operation id="3506" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="14">
<![CDATA[
entry:3325 %sext_ln781_19 = sext i14 %sub_ln781_19

]]></Node>
<StgValue><ssdm name="sext_ln781_19"/></StgValue>
</operation>

<operation id="3507" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3326 %store_ln781 = store i32 %sext_ln781_19, i10 %r_addr_158

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3508" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3327 %sub_ln782_19 = sub i14 4096, i14 %zext_ln775_19

]]></Node>
<StgValue><ssdm name="sub_ln782_19"/></StgValue>
</operation>

<operation id="3509" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="14">
<![CDATA[
entry:3328 %sext_ln782_19 = sext i14 %sub_ln782_19

]]></Node>
<StgValue><ssdm name="sext_ln782_19"/></StgValue>
</operation>

<operation id="3510" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3329 %store_ln782 = store i32 %sext_ln782_19, i10 %r_addr_159

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3511" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3330 %add_ln739_19 = add i12 %a_read, i12 260

]]></Node>
<StgValue><ssdm name="add_ln739_19"/></StgValue>
</operation>

<operation id="3512" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="12">
<![CDATA[
entry:3331 %zext_ln739_19 = zext i12 %add_ln739_19

]]></Node>
<StgValue><ssdm name="zext_ln739_19"/></StgValue>
</operation>

<operation id="3513" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3332 %sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_19

]]></Node>
<StgValue><ssdm name="sk_addr_20"/></StgValue>
</operation>

<operation id="3514" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="8" op_0_bw="12">
<![CDATA[
entry:3333 %sk_load_20 = load i12 %sk_addr_20

]]></Node>
<StgValue><ssdm name="sk_load_20"/></StgValue>
</operation>

<operation id="3515" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3334 %add_ln740_20 = add i12 %a_read, i12 261

]]></Node>
<StgValue><ssdm name="add_ln740_20"/></StgValue>
</operation>

<operation id="3516" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="12">
<![CDATA[
entry:3335 %zext_ln740_20 = zext i12 %add_ln740_20

]]></Node>
<StgValue><ssdm name="zext_ln740_20"/></StgValue>
</operation>

<operation id="3517" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3336 %sk_addr_272 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_20

]]></Node>
<StgValue><ssdm name="sk_addr_272"/></StgValue>
</operation>

<operation id="3518" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="8" op_0_bw="12">
<![CDATA[
entry:3337 %sk_load_272 = load i12 %sk_addr_272

]]></Node>
<StgValue><ssdm name="sk_load_272"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3519" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:483 %or_ln739_19 = or i10 %tmp_s, i10 160

]]></Node>
<StgValue><ssdm name="or_ln739_19"/></StgValue>
</operation>

<operation id="3520" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="10">
<![CDATA[
entry:484 %zext_ln739_51 = zext i10 %or_ln739_19

]]></Node>
<StgValue><ssdm name="zext_ln739_51"/></StgValue>
</operation>

<operation id="3521" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:485 %r_addr_160 = getelementptr i32 %r, i64 0, i64 %zext_ln739_51

]]></Node>
<StgValue><ssdm name="r_addr_160"/></StgValue>
</operation>

<operation id="3522" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="8" op_0_bw="12">
<![CDATA[
entry:3333 %sk_load_20 = load i12 %sk_addr_20

]]></Node>
<StgValue><ssdm name="sk_load_20"/></StgValue>
</operation>

<operation id="3523" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="8" op_0_bw="12">
<![CDATA[
entry:3337 %sk_load_272 = load i12 %sk_addr_272

]]></Node>
<StgValue><ssdm name="sk_load_272"/></StgValue>
</operation>

<operation id="3524" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="5" op_0_bw="8">
<![CDATA[
entry:3338 %trunc_ln741_20 = trunc i8 %sk_load_272

]]></Node>
<StgValue><ssdm name="trunc_ln741_20"/></StgValue>
</operation>

<operation id="3525" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3339 %tmp_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_20, i8 %sk_load_20

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3526" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="14" op_0_bw="13">
<![CDATA[
entry:3340 %zext_ln743_20 = zext i13 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln743_20"/></StgValue>
</operation>

<operation id="3527" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3343 %add_ln744_20 = add i12 %a_read, i12 262

]]></Node>
<StgValue><ssdm name="add_ln744_20"/></StgValue>
</operation>

<operation id="3528" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="12">
<![CDATA[
entry:3344 %zext_ln744_20 = zext i12 %add_ln744_20

]]></Node>
<StgValue><ssdm name="zext_ln744_20"/></StgValue>
</operation>

<operation id="3529" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3345 %sk_addr_273 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_20

]]></Node>
<StgValue><ssdm name="sk_addr_273"/></StgValue>
</operation>

<operation id="3530" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="8" op_0_bw="12">
<![CDATA[
entry:3346 %sk_load_273 = load i12 %sk_addr_273

]]></Node>
<StgValue><ssdm name="sk_load_273"/></StgValue>
</operation>

<operation id="3531" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3348 %add_ln745_20 = add i12 %a_read, i12 263

]]></Node>
<StgValue><ssdm name="add_ln745_20"/></StgValue>
</operation>

<operation id="3532" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="64" op_0_bw="12">
<![CDATA[
entry:3349 %zext_ln745_20 = zext i12 %add_ln745_20

]]></Node>
<StgValue><ssdm name="zext_ln745_20"/></StgValue>
</operation>

<operation id="3533" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3350 %sk_addr_274 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_20

]]></Node>
<StgValue><ssdm name="sk_addr_274"/></StgValue>
</operation>

<operation id="3534" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="12">
<![CDATA[
entry:3351 %sk_load_274 = load i12 %sk_addr_274

]]></Node>
<StgValue><ssdm name="sk_load_274"/></StgValue>
</operation>

<operation id="3535" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3434 %sub_ln775_20 = sub i14 4096, i14 %zext_ln743_20

]]></Node>
<StgValue><ssdm name="sub_ln775_20"/></StgValue>
</operation>

<operation id="3536" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="14">
<![CDATA[
entry:3435 %sext_ln775_20 = sext i14 %sub_ln775_20

]]></Node>
<StgValue><ssdm name="sext_ln775_20"/></StgValue>
</operation>

<operation id="3537" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3436 %store_ln775 = store i32 %sext_ln775_20, i10 %r_addr_160

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3538" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:486 %or_ln743_20 = or i10 %tmp_s, i10 161

]]></Node>
<StgValue><ssdm name="or_ln743_20"/></StgValue>
</operation>

<operation id="3539" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="10">
<![CDATA[
entry:487 %zext_ln743_84 = zext i10 %or_ln743_20

]]></Node>
<StgValue><ssdm name="zext_ln743_84"/></StgValue>
</operation>

<operation id="3540" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:488 %r_addr_161 = getelementptr i32 %r, i64 0, i64 %zext_ln743_84

]]></Node>
<StgValue><ssdm name="r_addr_161"/></StgValue>
</operation>

<operation id="3541" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3341 %lshr_ln743_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_272, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_19"/></StgValue>
</operation>

<operation id="3542" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="3">
<![CDATA[
entry:3342 %zext_ln743_52 = zext i3 %lshr_ln743_19

]]></Node>
<StgValue><ssdm name="zext_ln743_52"/></StgValue>
</operation>

<operation id="3543" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="8" op_0_bw="12">
<![CDATA[
entry:3346 %sk_load_273 = load i12 %sk_addr_273

]]></Node>
<StgValue><ssdm name="sk_load_273"/></StgValue>
</operation>

<operation id="3544" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="6" op_0_bw="8">
<![CDATA[
entry:3347 %trunc_ln744_20 = trunc i8 %sk_load_273

]]></Node>
<StgValue><ssdm name="trunc_ln744_20"/></StgValue>
</operation>

<operation id="3545" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="12">
<![CDATA[
entry:3351 %sk_load_274 = load i12 %sk_addr_274

]]></Node>
<StgValue><ssdm name="sk_load_274"/></StgValue>
</operation>

<operation id="3546" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="2" op_0_bw="8">
<![CDATA[
entry:3352 %trunc_ln746_20 = trunc i8 %sk_load_274

]]></Node>
<StgValue><ssdm name="trunc_ln746_20"/></StgValue>
</operation>

<operation id="3547" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3353 %tmp_257 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_52

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3548" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3354 %tmp_258 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_20, i3 0

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3549" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3355 %or_ln746_50 = or i9 %tmp_258, i9 %tmp_257

]]></Node>
<StgValue><ssdm name="or_ln746_50"/></StgValue>
</operation>

<operation id="3550" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3356 %tmp_259 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_273, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3551" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3357 %or_ln746_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_20, i2 %tmp_259, i9 %or_ln746_50

]]></Node>
<StgValue><ssdm name="or_ln746_19"/></StgValue>
</operation>

<operation id="3552" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="13">
<![CDATA[
entry:3358 %zext_ln748_20 = zext i13 %or_ln746_19

]]></Node>
<StgValue><ssdm name="zext_ln748_20"/></StgValue>
</operation>

<operation id="3553" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3359 %lshr_ln748_19 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_274, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_19"/></StgValue>
</operation>

<operation id="3554" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3360 %add_ln749_20 = add i12 %a_read, i12 264

]]></Node>
<StgValue><ssdm name="add_ln749_20"/></StgValue>
</operation>

<operation id="3555" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="64" op_0_bw="12">
<![CDATA[
entry:3361 %zext_ln749_20 = zext i12 %add_ln749_20

]]></Node>
<StgValue><ssdm name="zext_ln749_20"/></StgValue>
</operation>

<operation id="3556" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3362 %sk_addr_275 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_20

]]></Node>
<StgValue><ssdm name="sk_addr_275"/></StgValue>
</operation>

<operation id="3557" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="8" op_0_bw="12">
<![CDATA[
entry:3363 %sk_load_275 = load i12 %sk_addr_275

]]></Node>
<StgValue><ssdm name="sk_load_275"/></StgValue>
</operation>

<operation id="3558" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3369 %add_ln753_20 = add i12 %a_read, i12 265

]]></Node>
<StgValue><ssdm name="add_ln753_20"/></StgValue>
</operation>

<operation id="3559" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="64" op_0_bw="12">
<![CDATA[
entry:3370 %zext_ln753_20 = zext i12 %add_ln753_20

]]></Node>
<StgValue><ssdm name="zext_ln753_20"/></StgValue>
</operation>

<operation id="3560" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3371 %sk_addr_276 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_20

]]></Node>
<StgValue><ssdm name="sk_addr_276"/></StgValue>
</operation>

<operation id="3561" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="12">
<![CDATA[
entry:3372 %sk_load_276 = load i12 %sk_addr_276

]]></Node>
<StgValue><ssdm name="sk_load_276"/></StgValue>
</operation>

<operation id="3562" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3437 %sub_ln776_20 = sub i14 4096, i14 %zext_ln748_20

]]></Node>
<StgValue><ssdm name="sub_ln776_20"/></StgValue>
</operation>

<operation id="3563" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="14">
<![CDATA[
entry:3438 %sext_ln776_20 = sext i14 %sub_ln776_20

]]></Node>
<StgValue><ssdm name="sext_ln776_20"/></StgValue>
</operation>

<operation id="3564" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3439 %store_ln776 = store i32 %sext_ln776_20, i10 %r_addr_161

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3565" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:489 %or_ln748_20 = or i10 %tmp_s, i10 162

]]></Node>
<StgValue><ssdm name="or_ln748_20"/></StgValue>
</operation>

<operation id="3566" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
entry:490 %zext_ln748_52 = zext i10 %or_ln748_20

]]></Node>
<StgValue><ssdm name="zext_ln748_52"/></StgValue>
</operation>

<operation id="3567" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:491 %r_addr_162 = getelementptr i32 %r, i64 0, i64 %zext_ln748_52

]]></Node>
<StgValue><ssdm name="r_addr_162"/></StgValue>
</operation>

<operation id="3568" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="8" op_0_bw="12">
<![CDATA[
entry:3363 %sk_load_275 = load i12 %sk_addr_275

]]></Node>
<StgValue><ssdm name="sk_load_275"/></StgValue>
</operation>

<operation id="3569" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="7" op_0_bw="8">
<![CDATA[
entry:3364 %trunc_ln750_20 = trunc i8 %sk_load_275

]]></Node>
<StgValue><ssdm name="trunc_ln750_20"/></StgValue>
</operation>

<operation id="3570" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3365 %or_ln750_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_20, i6 %lshr_ln748_19

]]></Node>
<StgValue><ssdm name="or_ln750_19"/></StgValue>
</operation>

<operation id="3571" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="14" op_0_bw="13">
<![CDATA[
entry:3366 %zext_ln752_20 = zext i13 %or_ln750_19

]]></Node>
<StgValue><ssdm name="zext_ln752_20"/></StgValue>
</operation>

<operation id="3572" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="12">
<![CDATA[
entry:3372 %sk_load_276 = load i12 %sk_addr_276

]]></Node>
<StgValue><ssdm name="sk_load_276"/></StgValue>
</operation>

<operation id="3573" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3374 %add_ln754_20 = add i12 %a_read, i12 266

]]></Node>
<StgValue><ssdm name="add_ln754_20"/></StgValue>
</operation>

<operation id="3574" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="12">
<![CDATA[
entry:3375 %zext_ln754_20 = zext i12 %add_ln754_20

]]></Node>
<StgValue><ssdm name="zext_ln754_20"/></StgValue>
</operation>

<operation id="3575" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3376 %sk_addr_277 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_20

]]></Node>
<StgValue><ssdm name="sk_addr_277"/></StgValue>
</operation>

<operation id="3576" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="8" op_0_bw="12">
<![CDATA[
entry:3377 %sk_load_277 = load i12 %sk_addr_277

]]></Node>
<StgValue><ssdm name="sk_load_277"/></StgValue>
</operation>

<operation id="3577" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3385 %add_ln758_20 = add i12 %a_read, i12 267

]]></Node>
<StgValue><ssdm name="add_ln758_20"/></StgValue>
</operation>

<operation id="3578" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="64" op_0_bw="12">
<![CDATA[
entry:3386 %zext_ln758_20 = zext i12 %add_ln758_20

]]></Node>
<StgValue><ssdm name="zext_ln758_20"/></StgValue>
</operation>

<operation id="3579" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3387 %sk_addr_278 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_20

]]></Node>
<StgValue><ssdm name="sk_addr_278"/></StgValue>
</operation>

<operation id="3580" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="12">
<![CDATA[
entry:3388 %sk_load_278 = load i12 %sk_addr_278

]]></Node>
<StgValue><ssdm name="sk_load_278"/></StgValue>
</operation>

<operation id="3581" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3440 %sub_ln777_20 = sub i14 4096, i14 %zext_ln752_20

]]></Node>
<StgValue><ssdm name="sub_ln777_20"/></StgValue>
</operation>

<operation id="3582" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="14">
<![CDATA[
entry:3441 %sext_ln777_20 = sext i14 %sub_ln777_20

]]></Node>
<StgValue><ssdm name="sext_ln777_20"/></StgValue>
</operation>

<operation id="3583" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3442 %store_ln777 = store i32 %sext_ln777_20, i10 %r_addr_162

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3584" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:492 %or_ln752_20 = or i10 %tmp_s, i10 163

]]></Node>
<StgValue><ssdm name="or_ln752_20"/></StgValue>
</operation>

<operation id="3585" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
entry:493 %zext_ln752_84 = zext i10 %or_ln752_20

]]></Node>
<StgValue><ssdm name="zext_ln752_84"/></StgValue>
</operation>

<operation id="3586" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:494 %r_addr_163 = getelementptr i32 %r, i64 0, i64 %zext_ln752_84

]]></Node>
<StgValue><ssdm name="r_addr_163"/></StgValue>
</operation>

<operation id="3587" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3367 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_275, i32 7

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3588" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="8" op_0_bw="1">
<![CDATA[
entry:3368 %zext_ln752_52 = zext i1 %tmp_260

]]></Node>
<StgValue><ssdm name="zext_ln752_52"/></StgValue>
</operation>

<operation id="3589" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3373 %shl_ln753_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_276, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_19"/></StgValue>
</operation>

<operation id="3590" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="8" op_0_bw="12">
<![CDATA[
entry:3377 %sk_load_277 = load i12 %sk_addr_277

]]></Node>
<StgValue><ssdm name="sk_load_277"/></StgValue>
</operation>

<operation id="3591" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="4" op_0_bw="8">
<![CDATA[
entry:3378 %trunc_ln755_20 = trunc i8 %sk_load_277

]]></Node>
<StgValue><ssdm name="trunc_ln755_20"/></StgValue>
</operation>

<operation id="3592" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3379 %tmp_261 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_52

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="3593" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3380 %or_ln755_50 = or i9 %tmp_261, i9 %shl_ln753_19

]]></Node>
<StgValue><ssdm name="or_ln755_50"/></StgValue>
</operation>

<operation id="3594" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3381 %or_ln755_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_20, i9 %or_ln755_50

]]></Node>
<StgValue><ssdm name="or_ln755_19"/></StgValue>
</operation>

<operation id="3595" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="14" op_0_bw="13">
<![CDATA[
entry:3382 %zext_ln757_20 = zext i13 %or_ln755_19

]]></Node>
<StgValue><ssdm name="zext_ln757_20"/></StgValue>
</operation>

<operation id="3596" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="12">
<![CDATA[
entry:3388 %sk_load_278 = load i12 %sk_addr_278

]]></Node>
<StgValue><ssdm name="sk_load_278"/></StgValue>
</operation>

<operation id="3597" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3390 %add_ln759_20 = add i12 %a_read, i12 268

]]></Node>
<StgValue><ssdm name="add_ln759_20"/></StgValue>
</operation>

<operation id="3598" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="64" op_0_bw="12">
<![CDATA[
entry:3391 %zext_ln759_20 = zext i12 %add_ln759_20

]]></Node>
<StgValue><ssdm name="zext_ln759_20"/></StgValue>
</operation>

<operation id="3599" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3392 %sk_addr_279 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_20

]]></Node>
<StgValue><ssdm name="sk_addr_279"/></StgValue>
</operation>

<operation id="3600" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="8" op_0_bw="12">
<![CDATA[
entry:3393 %sk_load_279 = load i12 %sk_addr_279

]]></Node>
<StgValue><ssdm name="sk_load_279"/></StgValue>
</operation>

<operation id="3601" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3402 %add_ln763_20 = add i12 %a_read, i12 269

]]></Node>
<StgValue><ssdm name="add_ln763_20"/></StgValue>
</operation>

<operation id="3602" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="64" op_0_bw="12">
<![CDATA[
entry:3403 %zext_ln763_20 = zext i12 %add_ln763_20

]]></Node>
<StgValue><ssdm name="zext_ln763_20"/></StgValue>
</operation>

<operation id="3603" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3404 %sk_addr_280 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_20

]]></Node>
<StgValue><ssdm name="sk_addr_280"/></StgValue>
</operation>

<operation id="3604" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="12">
<![CDATA[
entry:3405 %sk_load_280 = load i12 %sk_addr_280

]]></Node>
<StgValue><ssdm name="sk_load_280"/></StgValue>
</operation>

<operation id="3605" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3443 %sub_ln778_20 = sub i14 4096, i14 %zext_ln757_20

]]></Node>
<StgValue><ssdm name="sub_ln778_20"/></StgValue>
</operation>

<operation id="3606" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="14">
<![CDATA[
entry:3444 %sext_ln778_20 = sext i14 %sub_ln778_20

]]></Node>
<StgValue><ssdm name="sext_ln778_20"/></StgValue>
</operation>

<operation id="3607" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3445 %store_ln778 = store i32 %sext_ln778_20, i10 %r_addr_163

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3608" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:495 %or_ln757_20 = or i10 %tmp_s, i10 164

]]></Node>
<StgValue><ssdm name="or_ln757_20"/></StgValue>
</operation>

<operation id="3609" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="10">
<![CDATA[
entry:496 %zext_ln757_84 = zext i10 %or_ln757_20

]]></Node>
<StgValue><ssdm name="zext_ln757_84"/></StgValue>
</operation>

<operation id="3610" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:497 %r_addr_164 = getelementptr i32 %r, i64 0, i64 %zext_ln757_84

]]></Node>
<StgValue><ssdm name="r_addr_164"/></StgValue>
</operation>

<operation id="3611" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:498 %or_ln762_20 = or i10 %tmp_s, i10 165

]]></Node>
<StgValue><ssdm name="or_ln762_20"/></StgValue>
</operation>

<operation id="3612" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="10">
<![CDATA[
entry:499 %zext_ln762_52 = zext i10 %or_ln762_20

]]></Node>
<StgValue><ssdm name="zext_ln762_52"/></StgValue>
</operation>

<operation id="3613" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:500 %r_addr_165 = getelementptr i32 %r, i64 0, i64 %zext_ln762_52

]]></Node>
<StgValue><ssdm name="r_addr_165"/></StgValue>
</operation>

<operation id="3614" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3383 %lshr_ln757_19 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_277, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_19"/></StgValue>
</operation>

<operation id="3615" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="8" op_0_bw="4">
<![CDATA[
entry:3384 %zext_ln757_52 = zext i4 %lshr_ln757_19

]]></Node>
<StgValue><ssdm name="zext_ln757_52"/></StgValue>
</operation>

<operation id="3616" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="5" op_0_bw="8">
<![CDATA[
entry:3389 %trunc_ln758_20 = trunc i8 %sk_load_278

]]></Node>
<StgValue><ssdm name="trunc_ln758_20"/></StgValue>
</operation>

<operation id="3617" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="8" op_0_bw="12">
<![CDATA[
entry:3393 %sk_load_279 = load i12 %sk_addr_279

]]></Node>
<StgValue><ssdm name="sk_load_279"/></StgValue>
</operation>

<operation id="3618" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="8">
<![CDATA[
entry:3394 %trunc_ln760_20 = trunc i8 %sk_load_279

]]></Node>
<StgValue><ssdm name="trunc_ln760_20"/></StgValue>
</operation>

<operation id="3619" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3395 %tmp_262 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_52

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3620" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3396 %tmp_263 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_20, i4 0

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3621" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3397 %or_ln760_50 = or i9 %tmp_263, i9 %tmp_262

]]></Node>
<StgValue><ssdm name="or_ln760_50"/></StgValue>
</operation>

<operation id="3622" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3398 %tmp_264 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_278, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3623" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3399 %or_ln760_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_20, i3 %tmp_264, i9 %or_ln760_50

]]></Node>
<StgValue><ssdm name="or_ln760_19"/></StgValue>
</operation>

<operation id="3624" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="14" op_0_bw="13">
<![CDATA[
entry:3400 %zext_ln762_20 = zext i13 %or_ln760_19

]]></Node>
<StgValue><ssdm name="zext_ln762_20"/></StgValue>
</operation>

<operation id="3625" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3401 %lshr_ln762_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_279, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_19"/></StgValue>
</operation>

<operation id="3626" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="12">
<![CDATA[
entry:3405 %sk_load_280 = load i12 %sk_addr_280

]]></Node>
<StgValue><ssdm name="sk_load_280"/></StgValue>
</operation>

<operation id="3627" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="6" op_0_bw="8">
<![CDATA[
entry:3406 %trunc_ln764_20 = trunc i8 %sk_load_280

]]></Node>
<StgValue><ssdm name="trunc_ln764_20"/></StgValue>
</operation>

<operation id="3628" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3407 %or_ln764_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_20, i7 %lshr_ln762_19

]]></Node>
<StgValue><ssdm name="or_ln764_19"/></StgValue>
</operation>

<operation id="3629" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="14" op_0_bw="13">
<![CDATA[
entry:3408 %zext_ln766_20 = zext i13 %or_ln764_19

]]></Node>
<StgValue><ssdm name="zext_ln766_20"/></StgValue>
</operation>

<operation id="3630" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3411 %add_ln767_20 = add i12 %a_read, i12 270

]]></Node>
<StgValue><ssdm name="add_ln767_20"/></StgValue>
</operation>

<operation id="3631" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="64" op_0_bw="12">
<![CDATA[
entry:3412 %zext_ln767_20 = zext i12 %add_ln767_20

]]></Node>
<StgValue><ssdm name="zext_ln767_20"/></StgValue>
</operation>

<operation id="3632" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3413 %sk_addr_281 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_20

]]></Node>
<StgValue><ssdm name="sk_addr_281"/></StgValue>
</operation>

<operation id="3633" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="12">
<![CDATA[
entry:3414 %sk_load_281 = load i12 %sk_addr_281

]]></Node>
<StgValue><ssdm name="sk_load_281"/></StgValue>
</operation>

<operation id="3634" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3416 %add_ln768_20 = add i12 %a_read, i12 271

]]></Node>
<StgValue><ssdm name="add_ln768_20"/></StgValue>
</operation>

<operation id="3635" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="64" op_0_bw="12">
<![CDATA[
entry:3417 %zext_ln768_20 = zext i12 %add_ln768_20

]]></Node>
<StgValue><ssdm name="zext_ln768_20"/></StgValue>
</operation>

<operation id="3636" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3418 %sk_addr_282 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_20

]]></Node>
<StgValue><ssdm name="sk_addr_282"/></StgValue>
</operation>

<operation id="3637" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="8" op_0_bw="12">
<![CDATA[
entry:3419 %sk_load_282 = load i12 %sk_addr_282

]]></Node>
<StgValue><ssdm name="sk_load_282"/></StgValue>
</operation>

<operation id="3638" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3446 %sub_ln779_20 = sub i14 4096, i14 %zext_ln762_20

]]></Node>
<StgValue><ssdm name="sub_ln779_20"/></StgValue>
</operation>

<operation id="3639" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="14">
<![CDATA[
entry:3447 %sext_ln779_20 = sext i14 %sub_ln779_20

]]></Node>
<StgValue><ssdm name="sext_ln779_20"/></StgValue>
</operation>

<operation id="3640" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3448 %store_ln779 = store i32 %sext_ln779_20, i10 %r_addr_164

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="3641" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3449 %sub_ln780_20 = sub i14 4096, i14 %zext_ln766_20

]]></Node>
<StgValue><ssdm name="sub_ln780_20"/></StgValue>
</operation>

<operation id="3642" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="14">
<![CDATA[
entry:3450 %sext_ln780_20 = sext i14 %sub_ln780_20

]]></Node>
<StgValue><ssdm name="sext_ln780_20"/></StgValue>
</operation>

<operation id="3643" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3451 %store_ln780 = store i32 %sext_ln780_20, i10 %r_addr_165

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3644" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:501 %or_ln766_20 = or i10 %tmp_s, i10 166

]]></Node>
<StgValue><ssdm name="or_ln766_20"/></StgValue>
</operation>

<operation id="3645" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="10">
<![CDATA[
entry:502 %zext_ln766_84 = zext i10 %or_ln766_20

]]></Node>
<StgValue><ssdm name="zext_ln766_84"/></StgValue>
</operation>

<operation id="3646" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:503 %r_addr_166 = getelementptr i32 %r, i64 0, i64 %zext_ln766_84

]]></Node>
<StgValue><ssdm name="r_addr_166"/></StgValue>
</operation>

<operation id="3647" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3409 %lshr_ln766_19 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_280, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_19"/></StgValue>
</operation>

<operation id="3648" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="8" op_0_bw="2">
<![CDATA[
entry:3410 %zext_ln766_52 = zext i2 %lshr_ln766_19

]]></Node>
<StgValue><ssdm name="zext_ln766_52"/></StgValue>
</operation>

<operation id="3649" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="12">
<![CDATA[
entry:3414 %sk_load_281 = load i12 %sk_addr_281

]]></Node>
<StgValue><ssdm name="sk_load_281"/></StgValue>
</operation>

<operation id="3650" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="7" op_0_bw="8">
<![CDATA[
entry:3415 %trunc_ln767_20 = trunc i8 %sk_load_281

]]></Node>
<StgValue><ssdm name="trunc_ln767_20"/></StgValue>
</operation>

<operation id="3651" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="8" op_0_bw="12">
<![CDATA[
entry:3419 %sk_load_282 = load i12 %sk_addr_282

]]></Node>
<StgValue><ssdm name="sk_load_282"/></StgValue>
</operation>

<operation id="3652" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="3" op_0_bw="8">
<![CDATA[
entry:3420 %trunc_ln769_20 = trunc i8 %sk_load_282

]]></Node>
<StgValue><ssdm name="trunc_ln769_20"/></StgValue>
</operation>

<operation id="3653" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3421 %tmp_265 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_52

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="3654" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3422 %tmp_266 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_20, i2 0

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="3655" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3423 %or_ln769_50 = or i9 %tmp_266, i9 %tmp_265

]]></Node>
<StgValue><ssdm name="or_ln769_50"/></StgValue>
</operation>

<operation id="3656" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3424 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_281, i32 7

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3657" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3425 %or_ln769_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_20, i1 %tmp_267, i9 %or_ln769_50

]]></Node>
<StgValue><ssdm name="or_ln769_19"/></StgValue>
</operation>

<operation id="3658" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="14" op_0_bw="13">
<![CDATA[
entry:3426 %zext_ln771_20 = zext i13 %or_ln769_19

]]></Node>
<StgValue><ssdm name="zext_ln771_20"/></StgValue>
</operation>

<operation id="3659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3427 %lshr_ln771_19 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_282, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_19"/></StgValue>
</operation>

<operation id="3660" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3428 %add_ln772_20 = add i12 %a_read, i12 272

]]></Node>
<StgValue><ssdm name="add_ln772_20"/></StgValue>
</operation>

<operation id="3661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="64" op_0_bw="12">
<![CDATA[
entry:3429 %zext_ln772_20 = zext i12 %add_ln772_20

]]></Node>
<StgValue><ssdm name="zext_ln772_20"/></StgValue>
</operation>

<operation id="3662" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3430 %sk_addr_283 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_20

]]></Node>
<StgValue><ssdm name="sk_addr_283"/></StgValue>
</operation>

<operation id="3663" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="12">
<![CDATA[
entry:3431 %sk_load_283 = load i12 %sk_addr_283

]]></Node>
<StgValue><ssdm name="sk_load_283"/></StgValue>
</operation>

<operation id="3664" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3452 %sub_ln781_20 = sub i14 4096, i14 %zext_ln771_20

]]></Node>
<StgValue><ssdm name="sub_ln781_20"/></StgValue>
</operation>

<operation id="3665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="14">
<![CDATA[
entry:3453 %sext_ln781_20 = sext i14 %sub_ln781_20

]]></Node>
<StgValue><ssdm name="sext_ln781_20"/></StgValue>
</operation>

<operation id="3666" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3454 %store_ln781 = store i32 %sext_ln781_20, i10 %r_addr_166

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3667" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3458 %add_ln739_20 = add i12 %a_read, i12 273

]]></Node>
<StgValue><ssdm name="add_ln739_20"/></StgValue>
</operation>

<operation id="3668" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="12">
<![CDATA[
entry:3459 %zext_ln739_20 = zext i12 %add_ln739_20

]]></Node>
<StgValue><ssdm name="zext_ln739_20"/></StgValue>
</operation>

<operation id="3669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3460 %sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_20

]]></Node>
<StgValue><ssdm name="sk_addr_21"/></StgValue>
</operation>

<operation id="3670" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="8" op_0_bw="12">
<![CDATA[
entry:3461 %sk_load_21 = load i12 %sk_addr_21

]]></Node>
<StgValue><ssdm name="sk_load_21"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3671" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:504 %or_ln771_20 = or i10 %tmp_s, i10 167

]]></Node>
<StgValue><ssdm name="or_ln771_20"/></StgValue>
</operation>

<operation id="3672" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="10">
<![CDATA[
entry:505 %zext_ln771_52 = zext i10 %or_ln771_20

]]></Node>
<StgValue><ssdm name="zext_ln771_52"/></StgValue>
</operation>

<operation id="3673" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:506 %r_addr_167 = getelementptr i32 %r, i64 0, i64 %zext_ln771_52

]]></Node>
<StgValue><ssdm name="r_addr_167"/></StgValue>
</operation>

<operation id="3674" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="12">
<![CDATA[
entry:3431 %sk_load_283 = load i12 %sk_addr_283

]]></Node>
<StgValue><ssdm name="sk_load_283"/></StgValue>
</operation>

<operation id="3675" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3432 %or_ln772_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_283, i5 %lshr_ln771_19

]]></Node>
<StgValue><ssdm name="or_ln772_19"/></StgValue>
</operation>

<operation id="3676" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="14" op_0_bw="13">
<![CDATA[
entry:3433 %zext_ln775_20 = zext i13 %or_ln772_19

]]></Node>
<StgValue><ssdm name="zext_ln775_20"/></StgValue>
</operation>

<operation id="3677" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3455 %sub_ln782_20 = sub i14 4096, i14 %zext_ln775_20

]]></Node>
<StgValue><ssdm name="sub_ln782_20"/></StgValue>
</operation>

<operation id="3678" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="14">
<![CDATA[
entry:3456 %sext_ln782_20 = sext i14 %sub_ln782_20

]]></Node>
<StgValue><ssdm name="sext_ln782_20"/></StgValue>
</operation>

<operation id="3679" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3457 %store_ln782 = store i32 %sext_ln782_20, i10 %r_addr_167

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3680" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="8" op_0_bw="12">
<![CDATA[
entry:3461 %sk_load_21 = load i12 %sk_addr_21

]]></Node>
<StgValue><ssdm name="sk_load_21"/></StgValue>
</operation>

<operation id="3681" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3462 %add_ln740_21 = add i12 %a_read, i12 274

]]></Node>
<StgValue><ssdm name="add_ln740_21"/></StgValue>
</operation>

<operation id="3682" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="12">
<![CDATA[
entry:3463 %zext_ln740_21 = zext i12 %add_ln740_21

]]></Node>
<StgValue><ssdm name="zext_ln740_21"/></StgValue>
</operation>

<operation id="3683" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3464 %sk_addr_284 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_21

]]></Node>
<StgValue><ssdm name="sk_addr_284"/></StgValue>
</operation>

<operation id="3684" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="8" op_0_bw="12">
<![CDATA[
entry:3465 %sk_load_284 = load i12 %sk_addr_284

]]></Node>
<StgValue><ssdm name="sk_load_284"/></StgValue>
</operation>

<operation id="3685" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3471 %add_ln744_21 = add i12 %a_read, i12 275

]]></Node>
<StgValue><ssdm name="add_ln744_21"/></StgValue>
</operation>

<operation id="3686" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="64" op_0_bw="12">
<![CDATA[
entry:3472 %zext_ln744_21 = zext i12 %add_ln744_21

]]></Node>
<StgValue><ssdm name="zext_ln744_21"/></StgValue>
</operation>

<operation id="3687" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3473 %sk_addr_285 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_21

]]></Node>
<StgValue><ssdm name="sk_addr_285"/></StgValue>
</operation>

<operation id="3688" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="12">
<![CDATA[
entry:3474 %sk_load_285 = load i12 %sk_addr_285

]]></Node>
<StgValue><ssdm name="sk_load_285"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3689" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:507 %or_ln739_20 = or i10 %tmp_s, i10 168

]]></Node>
<StgValue><ssdm name="or_ln739_20"/></StgValue>
</operation>

<operation id="3690" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
entry:508 %zext_ln739_52 = zext i10 %or_ln739_20

]]></Node>
<StgValue><ssdm name="zext_ln739_52"/></StgValue>
</operation>

<operation id="3691" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:509 %r_addr_168 = getelementptr i32 %r, i64 0, i64 %zext_ln739_52

]]></Node>
<StgValue><ssdm name="r_addr_168"/></StgValue>
</operation>

<operation id="3692" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="8" op_0_bw="12">
<![CDATA[
entry:3465 %sk_load_284 = load i12 %sk_addr_284

]]></Node>
<StgValue><ssdm name="sk_load_284"/></StgValue>
</operation>

<operation id="3693" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="5" op_0_bw="8">
<![CDATA[
entry:3466 %trunc_ln741_21 = trunc i8 %sk_load_284

]]></Node>
<StgValue><ssdm name="trunc_ln741_21"/></StgValue>
</operation>

<operation id="3694" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3467 %tmp_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_21, i8 %sk_load_21

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="3695" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="14" op_0_bw="13">
<![CDATA[
entry:3468 %zext_ln743_21 = zext i13 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln743_21"/></StgValue>
</operation>

<operation id="3696" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="12">
<![CDATA[
entry:3474 %sk_load_285 = load i12 %sk_addr_285

]]></Node>
<StgValue><ssdm name="sk_load_285"/></StgValue>
</operation>

<operation id="3697" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3476 %add_ln745_21 = add i12 %a_read, i12 276

]]></Node>
<StgValue><ssdm name="add_ln745_21"/></StgValue>
</operation>

<operation id="3698" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="64" op_0_bw="12">
<![CDATA[
entry:3477 %zext_ln745_21 = zext i12 %add_ln745_21

]]></Node>
<StgValue><ssdm name="zext_ln745_21"/></StgValue>
</operation>

<operation id="3699" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3478 %sk_addr_286 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_21

]]></Node>
<StgValue><ssdm name="sk_addr_286"/></StgValue>
</operation>

<operation id="3700" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="12">
<![CDATA[
entry:3479 %sk_load_286 = load i12 %sk_addr_286

]]></Node>
<StgValue><ssdm name="sk_load_286"/></StgValue>
</operation>

<operation id="3701" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3488 %add_ln749_21 = add i12 %a_read, i12 277

]]></Node>
<StgValue><ssdm name="add_ln749_21"/></StgValue>
</operation>

<operation id="3702" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="64" op_0_bw="12">
<![CDATA[
entry:3489 %zext_ln749_21 = zext i12 %add_ln749_21

]]></Node>
<StgValue><ssdm name="zext_ln749_21"/></StgValue>
</operation>

<operation id="3703" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3490 %sk_addr_287 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_21

]]></Node>
<StgValue><ssdm name="sk_addr_287"/></StgValue>
</operation>

<operation id="3704" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="12">
<![CDATA[
entry:3491 %sk_load_287 = load i12 %sk_addr_287

]]></Node>
<StgValue><ssdm name="sk_load_287"/></StgValue>
</operation>

<operation id="3705" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3562 %sub_ln775_21 = sub i14 4096, i14 %zext_ln743_21

]]></Node>
<StgValue><ssdm name="sub_ln775_21"/></StgValue>
</operation>

<operation id="3706" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="14">
<![CDATA[
entry:3563 %sext_ln775_21 = sext i14 %sub_ln775_21

]]></Node>
<StgValue><ssdm name="sext_ln775_21"/></StgValue>
</operation>

<operation id="3707" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3564 %store_ln775 = store i32 %sext_ln775_21, i10 %r_addr_168

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3708" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:510 %or_ln743_21 = or i10 %tmp_s, i10 169

]]></Node>
<StgValue><ssdm name="or_ln743_21"/></StgValue>
</operation>

<operation id="3709" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="10">
<![CDATA[
entry:511 %zext_ln743_85 = zext i10 %or_ln743_21

]]></Node>
<StgValue><ssdm name="zext_ln743_85"/></StgValue>
</operation>

<operation id="3710" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:512 %r_addr_169 = getelementptr i32 %r, i64 0, i64 %zext_ln743_85

]]></Node>
<StgValue><ssdm name="r_addr_169"/></StgValue>
</operation>

<operation id="3711" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:513 %or_ln748_21 = or i10 %tmp_s, i10 170

]]></Node>
<StgValue><ssdm name="or_ln748_21"/></StgValue>
</operation>

<operation id="3712" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="10">
<![CDATA[
entry:514 %zext_ln748_53 = zext i10 %or_ln748_21

]]></Node>
<StgValue><ssdm name="zext_ln748_53"/></StgValue>
</operation>

<operation id="3713" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:515 %r_addr_170 = getelementptr i32 %r, i64 0, i64 %zext_ln748_53

]]></Node>
<StgValue><ssdm name="r_addr_170"/></StgValue>
</operation>

<operation id="3714" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3469 %lshr_ln743_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_284, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_20"/></StgValue>
</operation>

<operation id="3715" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="8" op_0_bw="3">
<![CDATA[
entry:3470 %zext_ln743_53 = zext i3 %lshr_ln743_20

]]></Node>
<StgValue><ssdm name="zext_ln743_53"/></StgValue>
</operation>

<operation id="3716" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="6" op_0_bw="8">
<![CDATA[
entry:3475 %trunc_ln744_21 = trunc i8 %sk_load_285

]]></Node>
<StgValue><ssdm name="trunc_ln744_21"/></StgValue>
</operation>

<operation id="3717" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="12">
<![CDATA[
entry:3479 %sk_load_286 = load i12 %sk_addr_286

]]></Node>
<StgValue><ssdm name="sk_load_286"/></StgValue>
</operation>

<operation id="3718" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="2" op_0_bw="8">
<![CDATA[
entry:3480 %trunc_ln746_21 = trunc i8 %sk_load_286

]]></Node>
<StgValue><ssdm name="trunc_ln746_21"/></StgValue>
</operation>

<operation id="3719" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3481 %tmp_268 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_53

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3720" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3482 %tmp_269 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_21, i3 0

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3721" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3483 %or_ln746_51 = or i9 %tmp_269, i9 %tmp_268

]]></Node>
<StgValue><ssdm name="or_ln746_51"/></StgValue>
</operation>

<operation id="3722" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3484 %tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_285, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="3723" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3485 %or_ln746_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_21, i2 %tmp_270, i9 %or_ln746_51

]]></Node>
<StgValue><ssdm name="or_ln746_20"/></StgValue>
</operation>

<operation id="3724" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="14" op_0_bw="13">
<![CDATA[
entry:3486 %zext_ln748_21 = zext i13 %or_ln746_20

]]></Node>
<StgValue><ssdm name="zext_ln748_21"/></StgValue>
</operation>

<operation id="3725" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3487 %lshr_ln748_20 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_286, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_20"/></StgValue>
</operation>

<operation id="3726" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="12">
<![CDATA[
entry:3491 %sk_load_287 = load i12 %sk_addr_287

]]></Node>
<StgValue><ssdm name="sk_load_287"/></StgValue>
</operation>

<operation id="3727" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="7" op_0_bw="8">
<![CDATA[
entry:3492 %trunc_ln750_21 = trunc i8 %sk_load_287

]]></Node>
<StgValue><ssdm name="trunc_ln750_21"/></StgValue>
</operation>

<operation id="3728" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3493 %or_ln750_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_21, i6 %lshr_ln748_20

]]></Node>
<StgValue><ssdm name="or_ln750_20"/></StgValue>
</operation>

<operation id="3729" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="14" op_0_bw="13">
<![CDATA[
entry:3494 %zext_ln752_21 = zext i13 %or_ln750_20

]]></Node>
<StgValue><ssdm name="zext_ln752_21"/></StgValue>
</operation>

<operation id="3730" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3497 %add_ln753_21 = add i12 %a_read, i12 278

]]></Node>
<StgValue><ssdm name="add_ln753_21"/></StgValue>
</operation>

<operation id="3731" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="12">
<![CDATA[
entry:3498 %zext_ln753_21 = zext i12 %add_ln753_21

]]></Node>
<StgValue><ssdm name="zext_ln753_21"/></StgValue>
</operation>

<operation id="3732" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3499 %sk_addr_288 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_21

]]></Node>
<StgValue><ssdm name="sk_addr_288"/></StgValue>
</operation>

<operation id="3733" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="8" op_0_bw="12">
<![CDATA[
entry:3500 %sk_load_288 = load i12 %sk_addr_288

]]></Node>
<StgValue><ssdm name="sk_load_288"/></StgValue>
</operation>

<operation id="3734" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3502 %add_ln754_21 = add i12 %a_read, i12 279

]]></Node>
<StgValue><ssdm name="add_ln754_21"/></StgValue>
</operation>

<operation id="3735" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="64" op_0_bw="12">
<![CDATA[
entry:3503 %zext_ln754_21 = zext i12 %add_ln754_21

]]></Node>
<StgValue><ssdm name="zext_ln754_21"/></StgValue>
</operation>

<operation id="3736" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3504 %sk_addr_289 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_21

]]></Node>
<StgValue><ssdm name="sk_addr_289"/></StgValue>
</operation>

<operation id="3737" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="8" op_0_bw="12">
<![CDATA[
entry:3505 %sk_load_289 = load i12 %sk_addr_289

]]></Node>
<StgValue><ssdm name="sk_load_289"/></StgValue>
</operation>

<operation id="3738" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3565 %sub_ln776_21 = sub i14 4096, i14 %zext_ln748_21

]]></Node>
<StgValue><ssdm name="sub_ln776_21"/></StgValue>
</operation>

<operation id="3739" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="14">
<![CDATA[
entry:3566 %sext_ln776_21 = sext i14 %sub_ln776_21

]]></Node>
<StgValue><ssdm name="sext_ln776_21"/></StgValue>
</operation>

<operation id="3740" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3567 %store_ln776 = store i32 %sext_ln776_21, i10 %r_addr_169

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="3741" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3568 %sub_ln777_21 = sub i14 4096, i14 %zext_ln752_21

]]></Node>
<StgValue><ssdm name="sub_ln777_21"/></StgValue>
</operation>

<operation id="3742" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="14">
<![CDATA[
entry:3569 %sext_ln777_21 = sext i14 %sub_ln777_21

]]></Node>
<StgValue><ssdm name="sext_ln777_21"/></StgValue>
</operation>

<operation id="3743" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3570 %store_ln777 = store i32 %sext_ln777_21, i10 %r_addr_170

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3744" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:516 %or_ln752_21 = or i10 %tmp_s, i10 171

]]></Node>
<StgValue><ssdm name="or_ln752_21"/></StgValue>
</operation>

<operation id="3745" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="10">
<![CDATA[
entry:517 %zext_ln752_85 = zext i10 %or_ln752_21

]]></Node>
<StgValue><ssdm name="zext_ln752_85"/></StgValue>
</operation>

<operation id="3746" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:518 %r_addr_171 = getelementptr i32 %r, i64 0, i64 %zext_ln752_85

]]></Node>
<StgValue><ssdm name="r_addr_171"/></StgValue>
</operation>

<operation id="3747" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3495 %tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_287, i32 7

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3748" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="8" op_0_bw="1">
<![CDATA[
entry:3496 %zext_ln752_53 = zext i1 %tmp_271

]]></Node>
<StgValue><ssdm name="zext_ln752_53"/></StgValue>
</operation>

<operation id="3749" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="8" op_0_bw="12">
<![CDATA[
entry:3500 %sk_load_288 = load i12 %sk_addr_288

]]></Node>
<StgValue><ssdm name="sk_load_288"/></StgValue>
</operation>

<operation id="3750" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3501 %shl_ln753_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_288, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_20"/></StgValue>
</operation>

<operation id="3751" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="8" op_0_bw="12">
<![CDATA[
entry:3505 %sk_load_289 = load i12 %sk_addr_289

]]></Node>
<StgValue><ssdm name="sk_load_289"/></StgValue>
</operation>

<operation id="3752" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="4" op_0_bw="8">
<![CDATA[
entry:3506 %trunc_ln755_21 = trunc i8 %sk_load_289

]]></Node>
<StgValue><ssdm name="trunc_ln755_21"/></StgValue>
</operation>

<operation id="3753" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3507 %tmp_272 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_53

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3754" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3508 %or_ln755_51 = or i9 %tmp_272, i9 %shl_ln753_20

]]></Node>
<StgValue><ssdm name="or_ln755_51"/></StgValue>
</operation>

<operation id="3755" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3509 %or_ln755_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_21, i9 %or_ln755_51

]]></Node>
<StgValue><ssdm name="or_ln755_20"/></StgValue>
</operation>

<operation id="3756" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="14" op_0_bw="13">
<![CDATA[
entry:3510 %zext_ln757_21 = zext i13 %or_ln755_20

]]></Node>
<StgValue><ssdm name="zext_ln757_21"/></StgValue>
</operation>

<operation id="3757" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3513 %add_ln758_21 = add i12 %a_read, i12 280

]]></Node>
<StgValue><ssdm name="add_ln758_21"/></StgValue>
</operation>

<operation id="3758" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="64" op_0_bw="12">
<![CDATA[
entry:3514 %zext_ln758_21 = zext i12 %add_ln758_21

]]></Node>
<StgValue><ssdm name="zext_ln758_21"/></StgValue>
</operation>

<operation id="3759" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3515 %sk_addr_290 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_21

]]></Node>
<StgValue><ssdm name="sk_addr_290"/></StgValue>
</operation>

<operation id="3760" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="8" op_0_bw="12">
<![CDATA[
entry:3516 %sk_load_290 = load i12 %sk_addr_290

]]></Node>
<StgValue><ssdm name="sk_load_290"/></StgValue>
</operation>

<operation id="3761" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3518 %add_ln759_21 = add i12 %a_read, i12 281

]]></Node>
<StgValue><ssdm name="add_ln759_21"/></StgValue>
</operation>

<operation id="3762" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="64" op_0_bw="12">
<![CDATA[
entry:3519 %zext_ln759_21 = zext i12 %add_ln759_21

]]></Node>
<StgValue><ssdm name="zext_ln759_21"/></StgValue>
</operation>

<operation id="3763" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3520 %sk_addr_291 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_21

]]></Node>
<StgValue><ssdm name="sk_addr_291"/></StgValue>
</operation>

<operation id="3764" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="8" op_0_bw="12">
<![CDATA[
entry:3521 %sk_load_291 = load i12 %sk_addr_291

]]></Node>
<StgValue><ssdm name="sk_load_291"/></StgValue>
</operation>

<operation id="3765" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3571 %sub_ln778_21 = sub i14 4096, i14 %zext_ln757_21

]]></Node>
<StgValue><ssdm name="sub_ln778_21"/></StgValue>
</operation>

<operation id="3766" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="14">
<![CDATA[
entry:3572 %sext_ln778_21 = sext i14 %sub_ln778_21

]]></Node>
<StgValue><ssdm name="sext_ln778_21"/></StgValue>
</operation>

<operation id="3767" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3573 %store_ln778 = store i32 %sext_ln778_21, i10 %r_addr_171

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3768" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:519 %or_ln757_21 = or i10 %tmp_s, i10 172

]]></Node>
<StgValue><ssdm name="or_ln757_21"/></StgValue>
</operation>

<operation id="3769" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="10">
<![CDATA[
entry:520 %zext_ln757_85 = zext i10 %or_ln757_21

]]></Node>
<StgValue><ssdm name="zext_ln757_85"/></StgValue>
</operation>

<operation id="3770" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:521 %r_addr_172 = getelementptr i32 %r, i64 0, i64 %zext_ln757_85

]]></Node>
<StgValue><ssdm name="r_addr_172"/></StgValue>
</operation>

<operation id="3771" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3511 %lshr_ln757_20 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_289, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_20"/></StgValue>
</operation>

<operation id="3772" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="8" op_0_bw="4">
<![CDATA[
entry:3512 %zext_ln757_53 = zext i4 %lshr_ln757_20

]]></Node>
<StgValue><ssdm name="zext_ln757_53"/></StgValue>
</operation>

<operation id="3773" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="8" op_0_bw="12">
<![CDATA[
entry:3516 %sk_load_290 = load i12 %sk_addr_290

]]></Node>
<StgValue><ssdm name="sk_load_290"/></StgValue>
</operation>

<operation id="3774" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="5" op_0_bw="8">
<![CDATA[
entry:3517 %trunc_ln758_21 = trunc i8 %sk_load_290

]]></Node>
<StgValue><ssdm name="trunc_ln758_21"/></StgValue>
</operation>

<operation id="3775" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="8" op_0_bw="12">
<![CDATA[
entry:3521 %sk_load_291 = load i12 %sk_addr_291

]]></Node>
<StgValue><ssdm name="sk_load_291"/></StgValue>
</operation>

<operation id="3776" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="8">
<![CDATA[
entry:3522 %trunc_ln760_21 = trunc i8 %sk_load_291

]]></Node>
<StgValue><ssdm name="trunc_ln760_21"/></StgValue>
</operation>

<operation id="3777" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3523 %tmp_273 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_53

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3778" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3524 %tmp_274 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_21, i4 0

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3779" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3525 %or_ln760_51 = or i9 %tmp_274, i9 %tmp_273

]]></Node>
<StgValue><ssdm name="or_ln760_51"/></StgValue>
</operation>

<operation id="3780" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3526 %tmp_275 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_290, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3781" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3527 %or_ln760_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_21, i3 %tmp_275, i9 %or_ln760_51

]]></Node>
<StgValue><ssdm name="or_ln760_20"/></StgValue>
</operation>

<operation id="3782" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="13">
<![CDATA[
entry:3528 %zext_ln762_21 = zext i13 %or_ln760_20

]]></Node>
<StgValue><ssdm name="zext_ln762_21"/></StgValue>
</operation>

<operation id="3783" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3529 %lshr_ln762_20 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_291, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_20"/></StgValue>
</operation>

<operation id="3784" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3530 %add_ln763_21 = add i12 %a_read, i12 282

]]></Node>
<StgValue><ssdm name="add_ln763_21"/></StgValue>
</operation>

<operation id="3785" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="64" op_0_bw="12">
<![CDATA[
entry:3531 %zext_ln763_21 = zext i12 %add_ln763_21

]]></Node>
<StgValue><ssdm name="zext_ln763_21"/></StgValue>
</operation>

<operation id="3786" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3532 %sk_addr_292 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_21

]]></Node>
<StgValue><ssdm name="sk_addr_292"/></StgValue>
</operation>

<operation id="3787" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="8" op_0_bw="12">
<![CDATA[
entry:3533 %sk_load_292 = load i12 %sk_addr_292

]]></Node>
<StgValue><ssdm name="sk_load_292"/></StgValue>
</operation>

<operation id="3788" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3539 %add_ln767_21 = add i12 %a_read, i12 283

]]></Node>
<StgValue><ssdm name="add_ln767_21"/></StgValue>
</operation>

<operation id="3789" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="64" op_0_bw="12">
<![CDATA[
entry:3540 %zext_ln767_21 = zext i12 %add_ln767_21

]]></Node>
<StgValue><ssdm name="zext_ln767_21"/></StgValue>
</operation>

<operation id="3790" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3541 %sk_addr_293 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_21

]]></Node>
<StgValue><ssdm name="sk_addr_293"/></StgValue>
</operation>

<operation id="3791" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="12">
<![CDATA[
entry:3542 %sk_load_293 = load i12 %sk_addr_293

]]></Node>
<StgValue><ssdm name="sk_load_293"/></StgValue>
</operation>

<operation id="3792" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3574 %sub_ln779_21 = sub i14 4096, i14 %zext_ln762_21

]]></Node>
<StgValue><ssdm name="sub_ln779_21"/></StgValue>
</operation>

<operation id="3793" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="14">
<![CDATA[
entry:3575 %sext_ln779_21 = sext i14 %sub_ln779_21

]]></Node>
<StgValue><ssdm name="sext_ln779_21"/></StgValue>
</operation>

<operation id="3794" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3576 %store_ln779 = store i32 %sext_ln779_21, i10 %r_addr_172

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="3795" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:522 %or_ln762_21 = or i10 %tmp_s, i10 173

]]></Node>
<StgValue><ssdm name="or_ln762_21"/></StgValue>
</operation>

<operation id="3796" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
entry:523 %zext_ln762_53 = zext i10 %or_ln762_21

]]></Node>
<StgValue><ssdm name="zext_ln762_53"/></StgValue>
</operation>

<operation id="3797" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:524 %r_addr_173 = getelementptr i32 %r, i64 0, i64 %zext_ln762_53

]]></Node>
<StgValue><ssdm name="r_addr_173"/></StgValue>
</operation>

<operation id="3798" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="8" op_0_bw="12">
<![CDATA[
entry:3533 %sk_load_292 = load i12 %sk_addr_292

]]></Node>
<StgValue><ssdm name="sk_load_292"/></StgValue>
</operation>

<operation id="3799" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="6" op_0_bw="8">
<![CDATA[
entry:3534 %trunc_ln764_21 = trunc i8 %sk_load_292

]]></Node>
<StgValue><ssdm name="trunc_ln764_21"/></StgValue>
</operation>

<operation id="3800" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3535 %or_ln764_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_21, i7 %lshr_ln762_20

]]></Node>
<StgValue><ssdm name="or_ln764_20"/></StgValue>
</operation>

<operation id="3801" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="14" op_0_bw="13">
<![CDATA[
entry:3536 %zext_ln766_21 = zext i13 %or_ln764_20

]]></Node>
<StgValue><ssdm name="zext_ln766_21"/></StgValue>
</operation>

<operation id="3802" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="12">
<![CDATA[
entry:3542 %sk_load_293 = load i12 %sk_addr_293

]]></Node>
<StgValue><ssdm name="sk_load_293"/></StgValue>
</operation>

<operation id="3803" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3544 %add_ln768_21 = add i12 %a_read, i12 284

]]></Node>
<StgValue><ssdm name="add_ln768_21"/></StgValue>
</operation>

<operation id="3804" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="12">
<![CDATA[
entry:3545 %zext_ln768_21 = zext i12 %add_ln768_21

]]></Node>
<StgValue><ssdm name="zext_ln768_21"/></StgValue>
</operation>

<operation id="3805" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3546 %sk_addr_294 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_21

]]></Node>
<StgValue><ssdm name="sk_addr_294"/></StgValue>
</operation>

<operation id="3806" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="12">
<![CDATA[
entry:3547 %sk_load_294 = load i12 %sk_addr_294

]]></Node>
<StgValue><ssdm name="sk_load_294"/></StgValue>
</operation>

<operation id="3807" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3556 %add_ln772_21 = add i12 %a_read, i12 285

]]></Node>
<StgValue><ssdm name="add_ln772_21"/></StgValue>
</operation>

<operation id="3808" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="64" op_0_bw="12">
<![CDATA[
entry:3557 %zext_ln772_21 = zext i12 %add_ln772_21

]]></Node>
<StgValue><ssdm name="zext_ln772_21"/></StgValue>
</operation>

<operation id="3809" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3558 %sk_addr_295 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_21

]]></Node>
<StgValue><ssdm name="sk_addr_295"/></StgValue>
</operation>

<operation id="3810" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="8" op_0_bw="12">
<![CDATA[
entry:3559 %sk_load_295 = load i12 %sk_addr_295

]]></Node>
<StgValue><ssdm name="sk_load_295"/></StgValue>
</operation>

<operation id="3811" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3577 %sub_ln780_21 = sub i14 4096, i14 %zext_ln766_21

]]></Node>
<StgValue><ssdm name="sub_ln780_21"/></StgValue>
</operation>

<operation id="3812" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="14">
<![CDATA[
entry:3578 %sext_ln780_21 = sext i14 %sub_ln780_21

]]></Node>
<StgValue><ssdm name="sext_ln780_21"/></StgValue>
</operation>

<operation id="3813" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3579 %store_ln780 = store i32 %sext_ln780_21, i10 %r_addr_173

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="3814" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:525 %or_ln766_21 = or i10 %tmp_s, i10 174

]]></Node>
<StgValue><ssdm name="or_ln766_21"/></StgValue>
</operation>

<operation id="3815" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="10">
<![CDATA[
entry:526 %zext_ln766_85 = zext i10 %or_ln766_21

]]></Node>
<StgValue><ssdm name="zext_ln766_85"/></StgValue>
</operation>

<operation id="3816" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:527 %r_addr_174 = getelementptr i32 %r, i64 0, i64 %zext_ln766_85

]]></Node>
<StgValue><ssdm name="r_addr_174"/></StgValue>
</operation>

<operation id="3817" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:528 %or_ln771_21 = or i10 %tmp_s, i10 175

]]></Node>
<StgValue><ssdm name="or_ln771_21"/></StgValue>
</operation>

<operation id="3818" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="10">
<![CDATA[
entry:529 %zext_ln771_53 = zext i10 %or_ln771_21

]]></Node>
<StgValue><ssdm name="zext_ln771_53"/></StgValue>
</operation>

<operation id="3819" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:530 %r_addr_175 = getelementptr i32 %r, i64 0, i64 %zext_ln771_53

]]></Node>
<StgValue><ssdm name="r_addr_175"/></StgValue>
</operation>

<operation id="3820" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3537 %lshr_ln766_20 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_292, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_20"/></StgValue>
</operation>

<operation id="3821" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="8" op_0_bw="2">
<![CDATA[
entry:3538 %zext_ln766_53 = zext i2 %lshr_ln766_20

]]></Node>
<StgValue><ssdm name="zext_ln766_53"/></StgValue>
</operation>

<operation id="3822" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="7" op_0_bw="8">
<![CDATA[
entry:3543 %trunc_ln767_21 = trunc i8 %sk_load_293

]]></Node>
<StgValue><ssdm name="trunc_ln767_21"/></StgValue>
</operation>

<operation id="3823" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="12">
<![CDATA[
entry:3547 %sk_load_294 = load i12 %sk_addr_294

]]></Node>
<StgValue><ssdm name="sk_load_294"/></StgValue>
</operation>

<operation id="3824" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="3" op_0_bw="8">
<![CDATA[
entry:3548 %trunc_ln769_21 = trunc i8 %sk_load_294

]]></Node>
<StgValue><ssdm name="trunc_ln769_21"/></StgValue>
</operation>

<operation id="3825" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3549 %tmp_276 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_53

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="3826" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3550 %tmp_277 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_21, i2 0

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3827" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3551 %or_ln769_51 = or i9 %tmp_277, i9 %tmp_276

]]></Node>
<StgValue><ssdm name="or_ln769_51"/></StgValue>
</operation>

<operation id="3828" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3552 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_293, i32 7

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3829" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3553 %or_ln769_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_21, i1 %tmp_278, i9 %or_ln769_51

]]></Node>
<StgValue><ssdm name="or_ln769_20"/></StgValue>
</operation>

<operation id="3830" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="14" op_0_bw="13">
<![CDATA[
entry:3554 %zext_ln771_21 = zext i13 %or_ln769_20

]]></Node>
<StgValue><ssdm name="zext_ln771_21"/></StgValue>
</operation>

<operation id="3831" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3555 %lshr_ln771_20 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_294, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_20"/></StgValue>
</operation>

<operation id="3832" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="8" op_0_bw="12">
<![CDATA[
entry:3559 %sk_load_295 = load i12 %sk_addr_295

]]></Node>
<StgValue><ssdm name="sk_load_295"/></StgValue>
</operation>

<operation id="3833" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3560 %or_ln772_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_295, i5 %lshr_ln771_20

]]></Node>
<StgValue><ssdm name="or_ln772_20"/></StgValue>
</operation>

<operation id="3834" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="14" op_0_bw="13">
<![CDATA[
entry:3561 %zext_ln775_21 = zext i13 %or_ln772_20

]]></Node>
<StgValue><ssdm name="zext_ln775_21"/></StgValue>
</operation>

<operation id="3835" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3580 %sub_ln781_21 = sub i14 4096, i14 %zext_ln771_21

]]></Node>
<StgValue><ssdm name="sub_ln781_21"/></StgValue>
</operation>

<operation id="3836" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="14">
<![CDATA[
entry:3581 %sext_ln781_21 = sext i14 %sub_ln781_21

]]></Node>
<StgValue><ssdm name="sext_ln781_21"/></StgValue>
</operation>

<operation id="3837" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3582 %store_ln781 = store i32 %sext_ln781_21, i10 %r_addr_174

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3838" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3583 %sub_ln782_21 = sub i14 4096, i14 %zext_ln775_21

]]></Node>
<StgValue><ssdm name="sub_ln782_21"/></StgValue>
</operation>

<operation id="3839" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="14">
<![CDATA[
entry:3584 %sext_ln782_21 = sext i14 %sub_ln782_21

]]></Node>
<StgValue><ssdm name="sext_ln782_21"/></StgValue>
</operation>

<operation id="3840" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3585 %store_ln782 = store i32 %sext_ln782_21, i10 %r_addr_175

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="3841" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3586 %add_ln739_21 = add i12 %a_read, i12 286

]]></Node>
<StgValue><ssdm name="add_ln739_21"/></StgValue>
</operation>

<operation id="3842" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="64" op_0_bw="12">
<![CDATA[
entry:3587 %zext_ln739_21 = zext i12 %add_ln739_21

]]></Node>
<StgValue><ssdm name="zext_ln739_21"/></StgValue>
</operation>

<operation id="3843" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3588 %sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_21

]]></Node>
<StgValue><ssdm name="sk_addr_22"/></StgValue>
</operation>

<operation id="3844" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="8" op_0_bw="12">
<![CDATA[
entry:3589 %sk_load_22 = load i12 %sk_addr_22

]]></Node>
<StgValue><ssdm name="sk_load_22"/></StgValue>
</operation>

<operation id="3845" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3590 %add_ln740_22 = add i12 %a_read, i12 287

]]></Node>
<StgValue><ssdm name="add_ln740_22"/></StgValue>
</operation>

<operation id="3846" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="64" op_0_bw="12">
<![CDATA[
entry:3591 %zext_ln740_22 = zext i12 %add_ln740_22

]]></Node>
<StgValue><ssdm name="zext_ln740_22"/></StgValue>
</operation>

<operation id="3847" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3592 %sk_addr_296 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_22

]]></Node>
<StgValue><ssdm name="sk_addr_296"/></StgValue>
</operation>

<operation id="3848" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="12">
<![CDATA[
entry:3593 %sk_load_296 = load i12 %sk_addr_296

]]></Node>
<StgValue><ssdm name="sk_load_296"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="3849" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:531 %or_ln739_21 = or i10 %tmp_s, i10 176

]]></Node>
<StgValue><ssdm name="or_ln739_21"/></StgValue>
</operation>

<operation id="3850" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="10">
<![CDATA[
entry:532 %zext_ln739_53 = zext i10 %or_ln739_21

]]></Node>
<StgValue><ssdm name="zext_ln739_53"/></StgValue>
</operation>

<operation id="3851" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:533 %r_addr_176 = getelementptr i32 %r, i64 0, i64 %zext_ln739_53

]]></Node>
<StgValue><ssdm name="r_addr_176"/></StgValue>
</operation>

<operation id="3852" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="8" op_0_bw="12">
<![CDATA[
entry:3589 %sk_load_22 = load i12 %sk_addr_22

]]></Node>
<StgValue><ssdm name="sk_load_22"/></StgValue>
</operation>

<operation id="3853" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="12">
<![CDATA[
entry:3593 %sk_load_296 = load i12 %sk_addr_296

]]></Node>
<StgValue><ssdm name="sk_load_296"/></StgValue>
</operation>

<operation id="3854" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="5" op_0_bw="8">
<![CDATA[
entry:3594 %trunc_ln741_22 = trunc i8 %sk_load_296

]]></Node>
<StgValue><ssdm name="trunc_ln741_22"/></StgValue>
</operation>

<operation id="3855" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3595 %tmp_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_22, i8 %sk_load_22

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3856" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="14" op_0_bw="13">
<![CDATA[
entry:3596 %zext_ln743_22 = zext i13 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln743_22"/></StgValue>
</operation>

<operation id="3857" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3599 %add_ln744_22 = add i12 %a_read, i12 288

]]></Node>
<StgValue><ssdm name="add_ln744_22"/></StgValue>
</operation>

<operation id="3858" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="64" op_0_bw="12">
<![CDATA[
entry:3600 %zext_ln744_22 = zext i12 %add_ln744_22

]]></Node>
<StgValue><ssdm name="zext_ln744_22"/></StgValue>
</operation>

<operation id="3859" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3601 %sk_addr_297 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_22

]]></Node>
<StgValue><ssdm name="sk_addr_297"/></StgValue>
</operation>

<operation id="3860" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="8" op_0_bw="12">
<![CDATA[
entry:3602 %sk_load_297 = load i12 %sk_addr_297

]]></Node>
<StgValue><ssdm name="sk_load_297"/></StgValue>
</operation>

<operation id="3861" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3604 %add_ln745_22 = add i12 %a_read, i12 289

]]></Node>
<StgValue><ssdm name="add_ln745_22"/></StgValue>
</operation>

<operation id="3862" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="64" op_0_bw="12">
<![CDATA[
entry:3605 %zext_ln745_22 = zext i12 %add_ln745_22

]]></Node>
<StgValue><ssdm name="zext_ln745_22"/></StgValue>
</operation>

<operation id="3863" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3606 %sk_addr_298 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_22

]]></Node>
<StgValue><ssdm name="sk_addr_298"/></StgValue>
</operation>

<operation id="3864" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="8" op_0_bw="12">
<![CDATA[
entry:3607 %sk_load_298 = load i12 %sk_addr_298

]]></Node>
<StgValue><ssdm name="sk_load_298"/></StgValue>
</operation>

<operation id="3865" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3690 %sub_ln775_22 = sub i14 4096, i14 %zext_ln743_22

]]></Node>
<StgValue><ssdm name="sub_ln775_22"/></StgValue>
</operation>

<operation id="3866" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="14">
<![CDATA[
entry:3691 %sext_ln775_22 = sext i14 %sub_ln775_22

]]></Node>
<StgValue><ssdm name="sext_ln775_22"/></StgValue>
</operation>

<operation id="3867" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3692 %store_ln775 = store i32 %sext_ln775_22, i10 %r_addr_176

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="3868" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:534 %or_ln743_22 = or i10 %tmp_s, i10 177

]]></Node>
<StgValue><ssdm name="or_ln743_22"/></StgValue>
</operation>

<operation id="3869" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="10">
<![CDATA[
entry:535 %zext_ln743_86 = zext i10 %or_ln743_22

]]></Node>
<StgValue><ssdm name="zext_ln743_86"/></StgValue>
</operation>

<operation id="3870" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:536 %r_addr_177 = getelementptr i32 %r, i64 0, i64 %zext_ln743_86

]]></Node>
<StgValue><ssdm name="r_addr_177"/></StgValue>
</operation>

<operation id="3871" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3597 %lshr_ln743_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_296, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_21"/></StgValue>
</operation>

<operation id="3872" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="3">
<![CDATA[
entry:3598 %zext_ln743_54 = zext i3 %lshr_ln743_21

]]></Node>
<StgValue><ssdm name="zext_ln743_54"/></StgValue>
</operation>

<operation id="3873" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="8" op_0_bw="12">
<![CDATA[
entry:3602 %sk_load_297 = load i12 %sk_addr_297

]]></Node>
<StgValue><ssdm name="sk_load_297"/></StgValue>
</operation>

<operation id="3874" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="6" op_0_bw="8">
<![CDATA[
entry:3603 %trunc_ln744_22 = trunc i8 %sk_load_297

]]></Node>
<StgValue><ssdm name="trunc_ln744_22"/></StgValue>
</operation>

<operation id="3875" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="8" op_0_bw="12">
<![CDATA[
entry:3607 %sk_load_298 = load i12 %sk_addr_298

]]></Node>
<StgValue><ssdm name="sk_load_298"/></StgValue>
</operation>

<operation id="3876" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="2" op_0_bw="8">
<![CDATA[
entry:3608 %trunc_ln746_22 = trunc i8 %sk_load_298

]]></Node>
<StgValue><ssdm name="trunc_ln746_22"/></StgValue>
</operation>

<operation id="3877" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3609 %tmp_279 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_54

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3878" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3610 %tmp_280 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_22, i3 0

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3879" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3611 %or_ln746_52 = or i9 %tmp_280, i9 %tmp_279

]]></Node>
<StgValue><ssdm name="or_ln746_52"/></StgValue>
</operation>

<operation id="3880" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3612 %tmp_281 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_297, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="3881" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3613 %or_ln746_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_22, i2 %tmp_281, i9 %or_ln746_52

]]></Node>
<StgValue><ssdm name="or_ln746_21"/></StgValue>
</operation>

<operation id="3882" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="14" op_0_bw="13">
<![CDATA[
entry:3614 %zext_ln748_22 = zext i13 %or_ln746_21

]]></Node>
<StgValue><ssdm name="zext_ln748_22"/></StgValue>
</operation>

<operation id="3883" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3615 %lshr_ln748_21 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_298, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_21"/></StgValue>
</operation>

<operation id="3884" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3616 %add_ln749_22 = add i12 %a_read, i12 290

]]></Node>
<StgValue><ssdm name="add_ln749_22"/></StgValue>
</operation>

<operation id="3885" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="64" op_0_bw="12">
<![CDATA[
entry:3617 %zext_ln749_22 = zext i12 %add_ln749_22

]]></Node>
<StgValue><ssdm name="zext_ln749_22"/></StgValue>
</operation>

<operation id="3886" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3618 %sk_addr_299 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_22

]]></Node>
<StgValue><ssdm name="sk_addr_299"/></StgValue>
</operation>

<operation id="3887" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="8" op_0_bw="12">
<![CDATA[
entry:3619 %sk_load_299 = load i12 %sk_addr_299

]]></Node>
<StgValue><ssdm name="sk_load_299"/></StgValue>
</operation>

<operation id="3888" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3625 %add_ln753_22 = add i12 %a_read, i12 291

]]></Node>
<StgValue><ssdm name="add_ln753_22"/></StgValue>
</operation>

<operation id="3889" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="64" op_0_bw="12">
<![CDATA[
entry:3626 %zext_ln753_22 = zext i12 %add_ln753_22

]]></Node>
<StgValue><ssdm name="zext_ln753_22"/></StgValue>
</operation>

<operation id="3890" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3627 %sk_addr_300 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_22

]]></Node>
<StgValue><ssdm name="sk_addr_300"/></StgValue>
</operation>

<operation id="3891" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="8" op_0_bw="12">
<![CDATA[
entry:3628 %sk_load_300 = load i12 %sk_addr_300

]]></Node>
<StgValue><ssdm name="sk_load_300"/></StgValue>
</operation>

<operation id="3892" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3693 %sub_ln776_22 = sub i14 4096, i14 %zext_ln748_22

]]></Node>
<StgValue><ssdm name="sub_ln776_22"/></StgValue>
</operation>

<operation id="3893" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="14">
<![CDATA[
entry:3694 %sext_ln776_22 = sext i14 %sub_ln776_22

]]></Node>
<StgValue><ssdm name="sext_ln776_22"/></StgValue>
</operation>

<operation id="3894" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3695 %store_ln776 = store i32 %sext_ln776_22, i10 %r_addr_177

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="3895" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:537 %or_ln748_22 = or i10 %tmp_s, i10 178

]]></Node>
<StgValue><ssdm name="or_ln748_22"/></StgValue>
</operation>

<operation id="3896" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="10">
<![CDATA[
entry:538 %zext_ln748_54 = zext i10 %or_ln748_22

]]></Node>
<StgValue><ssdm name="zext_ln748_54"/></StgValue>
</operation>

<operation id="3897" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:539 %r_addr_178 = getelementptr i32 %r, i64 0, i64 %zext_ln748_54

]]></Node>
<StgValue><ssdm name="r_addr_178"/></StgValue>
</operation>

<operation id="3898" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="8" op_0_bw="12">
<![CDATA[
entry:3619 %sk_load_299 = load i12 %sk_addr_299

]]></Node>
<StgValue><ssdm name="sk_load_299"/></StgValue>
</operation>

<operation id="3899" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="7" op_0_bw="8">
<![CDATA[
entry:3620 %trunc_ln750_22 = trunc i8 %sk_load_299

]]></Node>
<StgValue><ssdm name="trunc_ln750_22"/></StgValue>
</operation>

<operation id="3900" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3621 %or_ln750_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_22, i6 %lshr_ln748_21

]]></Node>
<StgValue><ssdm name="or_ln750_21"/></StgValue>
</operation>

<operation id="3901" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="14" op_0_bw="13">
<![CDATA[
entry:3622 %zext_ln752_22 = zext i13 %or_ln750_21

]]></Node>
<StgValue><ssdm name="zext_ln752_22"/></StgValue>
</operation>

<operation id="3902" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="8" op_0_bw="12">
<![CDATA[
entry:3628 %sk_load_300 = load i12 %sk_addr_300

]]></Node>
<StgValue><ssdm name="sk_load_300"/></StgValue>
</operation>

<operation id="3903" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3630 %add_ln754_22 = add i12 %a_read, i12 292

]]></Node>
<StgValue><ssdm name="add_ln754_22"/></StgValue>
</operation>

<operation id="3904" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="64" op_0_bw="12">
<![CDATA[
entry:3631 %zext_ln754_22 = zext i12 %add_ln754_22

]]></Node>
<StgValue><ssdm name="zext_ln754_22"/></StgValue>
</operation>

<operation id="3905" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3632 %sk_addr_301 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_22

]]></Node>
<StgValue><ssdm name="sk_addr_301"/></StgValue>
</operation>

<operation id="3906" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="12">
<![CDATA[
entry:3633 %sk_load_301 = load i12 %sk_addr_301

]]></Node>
<StgValue><ssdm name="sk_load_301"/></StgValue>
</operation>

<operation id="3907" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3641 %add_ln758_22 = add i12 %a_read, i12 293

]]></Node>
<StgValue><ssdm name="add_ln758_22"/></StgValue>
</operation>

<operation id="3908" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="12">
<![CDATA[
entry:3642 %zext_ln758_22 = zext i12 %add_ln758_22

]]></Node>
<StgValue><ssdm name="zext_ln758_22"/></StgValue>
</operation>

<operation id="3909" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3643 %sk_addr_302 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_22

]]></Node>
<StgValue><ssdm name="sk_addr_302"/></StgValue>
</operation>

<operation id="3910" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="8" op_0_bw="12">
<![CDATA[
entry:3644 %sk_load_302 = load i12 %sk_addr_302

]]></Node>
<StgValue><ssdm name="sk_load_302"/></StgValue>
</operation>

<operation id="3911" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3696 %sub_ln777_22 = sub i14 4096, i14 %zext_ln752_22

]]></Node>
<StgValue><ssdm name="sub_ln777_22"/></StgValue>
</operation>

<operation id="3912" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="14">
<![CDATA[
entry:3697 %sext_ln777_22 = sext i14 %sub_ln777_22

]]></Node>
<StgValue><ssdm name="sext_ln777_22"/></StgValue>
</operation>

<operation id="3913" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3698 %store_ln777 = store i32 %sext_ln777_22, i10 %r_addr_178

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="3914" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:540 %or_ln752_22 = or i10 %tmp_s, i10 179

]]></Node>
<StgValue><ssdm name="or_ln752_22"/></StgValue>
</operation>

<operation id="3915" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
entry:541 %zext_ln752_86 = zext i10 %or_ln752_22

]]></Node>
<StgValue><ssdm name="zext_ln752_86"/></StgValue>
</operation>

<operation id="3916" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:542 %r_addr_179 = getelementptr i32 %r, i64 0, i64 %zext_ln752_86

]]></Node>
<StgValue><ssdm name="r_addr_179"/></StgValue>
</operation>

<operation id="3917" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3623 %tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_299, i32 7

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3918" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="8" op_0_bw="1">
<![CDATA[
entry:3624 %zext_ln752_54 = zext i1 %tmp_282

]]></Node>
<StgValue><ssdm name="zext_ln752_54"/></StgValue>
</operation>

<operation id="3919" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3629 %shl_ln753_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_300, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_21"/></StgValue>
</operation>

<operation id="3920" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="12">
<![CDATA[
entry:3633 %sk_load_301 = load i12 %sk_addr_301

]]></Node>
<StgValue><ssdm name="sk_load_301"/></StgValue>
</operation>

<operation id="3921" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="4" op_0_bw="8">
<![CDATA[
entry:3634 %trunc_ln755_22 = trunc i8 %sk_load_301

]]></Node>
<StgValue><ssdm name="trunc_ln755_22"/></StgValue>
</operation>

<operation id="3922" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3635 %tmp_283 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_54

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3923" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3636 %or_ln755_52 = or i9 %tmp_283, i9 %shl_ln753_21

]]></Node>
<StgValue><ssdm name="or_ln755_52"/></StgValue>
</operation>

<operation id="3924" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3637 %or_ln755_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_22, i9 %or_ln755_52

]]></Node>
<StgValue><ssdm name="or_ln755_21"/></StgValue>
</operation>

<operation id="3925" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="14" op_0_bw="13">
<![CDATA[
entry:3638 %zext_ln757_22 = zext i13 %or_ln755_21

]]></Node>
<StgValue><ssdm name="zext_ln757_22"/></StgValue>
</operation>

<operation id="3926" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="8" op_0_bw="12">
<![CDATA[
entry:3644 %sk_load_302 = load i12 %sk_addr_302

]]></Node>
<StgValue><ssdm name="sk_load_302"/></StgValue>
</operation>

<operation id="3927" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3646 %add_ln759_22 = add i12 %a_read, i12 294

]]></Node>
<StgValue><ssdm name="add_ln759_22"/></StgValue>
</operation>

<operation id="3928" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="64" op_0_bw="12">
<![CDATA[
entry:3647 %zext_ln759_22 = zext i12 %add_ln759_22

]]></Node>
<StgValue><ssdm name="zext_ln759_22"/></StgValue>
</operation>

<operation id="3929" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3648 %sk_addr_303 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_22

]]></Node>
<StgValue><ssdm name="sk_addr_303"/></StgValue>
</operation>

<operation id="3930" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="8" op_0_bw="12">
<![CDATA[
entry:3649 %sk_load_303 = load i12 %sk_addr_303

]]></Node>
<StgValue><ssdm name="sk_load_303"/></StgValue>
</operation>

<operation id="3931" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3658 %add_ln763_22 = add i12 %a_read, i12 295

]]></Node>
<StgValue><ssdm name="add_ln763_22"/></StgValue>
</operation>

<operation id="3932" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="12">
<![CDATA[
entry:3659 %zext_ln763_22 = zext i12 %add_ln763_22

]]></Node>
<StgValue><ssdm name="zext_ln763_22"/></StgValue>
</operation>

<operation id="3933" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3660 %sk_addr_304 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_22

]]></Node>
<StgValue><ssdm name="sk_addr_304"/></StgValue>
</operation>

<operation id="3934" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="8" op_0_bw="12">
<![CDATA[
entry:3661 %sk_load_304 = load i12 %sk_addr_304

]]></Node>
<StgValue><ssdm name="sk_load_304"/></StgValue>
</operation>

<operation id="3935" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3699 %sub_ln778_22 = sub i14 4096, i14 %zext_ln757_22

]]></Node>
<StgValue><ssdm name="sub_ln778_22"/></StgValue>
</operation>

<operation id="3936" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="14">
<![CDATA[
entry:3700 %sext_ln778_22 = sext i14 %sub_ln778_22

]]></Node>
<StgValue><ssdm name="sext_ln778_22"/></StgValue>
</operation>

<operation id="3937" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3701 %store_ln778 = store i32 %sext_ln778_22, i10 %r_addr_179

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="3938" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:543 %or_ln757_22 = or i10 %tmp_s, i10 180

]]></Node>
<StgValue><ssdm name="or_ln757_22"/></StgValue>
</operation>

<operation id="3939" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="10">
<![CDATA[
entry:544 %zext_ln757_86 = zext i10 %or_ln757_22

]]></Node>
<StgValue><ssdm name="zext_ln757_86"/></StgValue>
</operation>

<operation id="3940" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:545 %r_addr_180 = getelementptr i32 %r, i64 0, i64 %zext_ln757_86

]]></Node>
<StgValue><ssdm name="r_addr_180"/></StgValue>
</operation>

<operation id="3941" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:546 %or_ln762_22 = or i10 %tmp_s, i10 181

]]></Node>
<StgValue><ssdm name="or_ln762_22"/></StgValue>
</operation>

<operation id="3942" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="10">
<![CDATA[
entry:547 %zext_ln762_54 = zext i10 %or_ln762_22

]]></Node>
<StgValue><ssdm name="zext_ln762_54"/></StgValue>
</operation>

<operation id="3943" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:548 %r_addr_181 = getelementptr i32 %r, i64 0, i64 %zext_ln762_54

]]></Node>
<StgValue><ssdm name="r_addr_181"/></StgValue>
</operation>

<operation id="3944" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3639 %lshr_ln757_21 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_301, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_21"/></StgValue>
</operation>

<operation id="3945" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="8" op_0_bw="4">
<![CDATA[
entry:3640 %zext_ln757_54 = zext i4 %lshr_ln757_21

]]></Node>
<StgValue><ssdm name="zext_ln757_54"/></StgValue>
</operation>

<operation id="3946" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="5" op_0_bw="8">
<![CDATA[
entry:3645 %trunc_ln758_22 = trunc i8 %sk_load_302

]]></Node>
<StgValue><ssdm name="trunc_ln758_22"/></StgValue>
</operation>

<operation id="3947" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="8" op_0_bw="12">
<![CDATA[
entry:3649 %sk_load_303 = load i12 %sk_addr_303

]]></Node>
<StgValue><ssdm name="sk_load_303"/></StgValue>
</operation>

<operation id="3948" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="8">
<![CDATA[
entry:3650 %trunc_ln760_22 = trunc i8 %sk_load_303

]]></Node>
<StgValue><ssdm name="trunc_ln760_22"/></StgValue>
</operation>

<operation id="3949" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3651 %tmp_284 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_54

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3950" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3652 %tmp_285 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_22, i4 0

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3951" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3653 %or_ln760_52 = or i9 %tmp_285, i9 %tmp_284

]]></Node>
<StgValue><ssdm name="or_ln760_52"/></StgValue>
</operation>

<operation id="3952" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3654 %tmp_286 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_302, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3953" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3655 %or_ln760_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_22, i3 %tmp_286, i9 %or_ln760_52

]]></Node>
<StgValue><ssdm name="or_ln760_21"/></StgValue>
</operation>

<operation id="3954" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="14" op_0_bw="13">
<![CDATA[
entry:3656 %zext_ln762_22 = zext i13 %or_ln760_21

]]></Node>
<StgValue><ssdm name="zext_ln762_22"/></StgValue>
</operation>

<operation id="3955" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3657 %lshr_ln762_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_303, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_21"/></StgValue>
</operation>

<operation id="3956" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="8" op_0_bw="12">
<![CDATA[
entry:3661 %sk_load_304 = load i12 %sk_addr_304

]]></Node>
<StgValue><ssdm name="sk_load_304"/></StgValue>
</operation>

<operation id="3957" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="6" op_0_bw="8">
<![CDATA[
entry:3662 %trunc_ln764_22 = trunc i8 %sk_load_304

]]></Node>
<StgValue><ssdm name="trunc_ln764_22"/></StgValue>
</operation>

<operation id="3958" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3663 %or_ln764_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_22, i7 %lshr_ln762_21

]]></Node>
<StgValue><ssdm name="or_ln764_21"/></StgValue>
</operation>

<operation id="3959" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="14" op_0_bw="13">
<![CDATA[
entry:3664 %zext_ln766_22 = zext i13 %or_ln764_21

]]></Node>
<StgValue><ssdm name="zext_ln766_22"/></StgValue>
</operation>

<operation id="3960" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3667 %add_ln767_22 = add i12 %a_read, i12 296

]]></Node>
<StgValue><ssdm name="add_ln767_22"/></StgValue>
</operation>

<operation id="3961" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="64" op_0_bw="12">
<![CDATA[
entry:3668 %zext_ln767_22 = zext i12 %add_ln767_22

]]></Node>
<StgValue><ssdm name="zext_ln767_22"/></StgValue>
</operation>

<operation id="3962" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3669 %sk_addr_305 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_22

]]></Node>
<StgValue><ssdm name="sk_addr_305"/></StgValue>
</operation>

<operation id="3963" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="8" op_0_bw="12">
<![CDATA[
entry:3670 %sk_load_305 = load i12 %sk_addr_305

]]></Node>
<StgValue><ssdm name="sk_load_305"/></StgValue>
</operation>

<operation id="3964" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3672 %add_ln768_22 = add i12 %a_read, i12 297

]]></Node>
<StgValue><ssdm name="add_ln768_22"/></StgValue>
</operation>

<operation id="3965" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="12">
<![CDATA[
entry:3673 %zext_ln768_22 = zext i12 %add_ln768_22

]]></Node>
<StgValue><ssdm name="zext_ln768_22"/></StgValue>
</operation>

<operation id="3966" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3674 %sk_addr_306 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_22

]]></Node>
<StgValue><ssdm name="sk_addr_306"/></StgValue>
</operation>

<operation id="3967" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="8" op_0_bw="12">
<![CDATA[
entry:3675 %sk_load_306 = load i12 %sk_addr_306

]]></Node>
<StgValue><ssdm name="sk_load_306"/></StgValue>
</operation>

<operation id="3968" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3702 %sub_ln779_22 = sub i14 4096, i14 %zext_ln762_22

]]></Node>
<StgValue><ssdm name="sub_ln779_22"/></StgValue>
</operation>

<operation id="3969" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="14">
<![CDATA[
entry:3703 %sext_ln779_22 = sext i14 %sub_ln779_22

]]></Node>
<StgValue><ssdm name="sext_ln779_22"/></StgValue>
</operation>

<operation id="3970" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3704 %store_ln779 = store i32 %sext_ln779_22, i10 %r_addr_180

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="3971" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3705 %sub_ln780_22 = sub i14 4096, i14 %zext_ln766_22

]]></Node>
<StgValue><ssdm name="sub_ln780_22"/></StgValue>
</operation>

<operation id="3972" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="14">
<![CDATA[
entry:3706 %sext_ln780_22 = sext i14 %sub_ln780_22

]]></Node>
<StgValue><ssdm name="sext_ln780_22"/></StgValue>
</operation>

<operation id="3973" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3707 %store_ln780 = store i32 %sext_ln780_22, i10 %r_addr_181

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3974" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:549 %or_ln766_22 = or i10 %tmp_s, i10 182

]]></Node>
<StgValue><ssdm name="or_ln766_22"/></StgValue>
</operation>

<operation id="3975" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="10">
<![CDATA[
entry:550 %zext_ln766_86 = zext i10 %or_ln766_22

]]></Node>
<StgValue><ssdm name="zext_ln766_86"/></StgValue>
</operation>

<operation id="3976" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:551 %r_addr_182 = getelementptr i32 %r, i64 0, i64 %zext_ln766_86

]]></Node>
<StgValue><ssdm name="r_addr_182"/></StgValue>
</operation>

<operation id="3977" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3665 %lshr_ln766_21 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_304, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_21"/></StgValue>
</operation>

<operation id="3978" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="8" op_0_bw="2">
<![CDATA[
entry:3666 %zext_ln766_54 = zext i2 %lshr_ln766_21

]]></Node>
<StgValue><ssdm name="zext_ln766_54"/></StgValue>
</operation>

<operation id="3979" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="8" op_0_bw="12">
<![CDATA[
entry:3670 %sk_load_305 = load i12 %sk_addr_305

]]></Node>
<StgValue><ssdm name="sk_load_305"/></StgValue>
</operation>

<operation id="3980" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="7" op_0_bw="8">
<![CDATA[
entry:3671 %trunc_ln767_22 = trunc i8 %sk_load_305

]]></Node>
<StgValue><ssdm name="trunc_ln767_22"/></StgValue>
</operation>

<operation id="3981" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="8" op_0_bw="12">
<![CDATA[
entry:3675 %sk_load_306 = load i12 %sk_addr_306

]]></Node>
<StgValue><ssdm name="sk_load_306"/></StgValue>
</operation>

<operation id="3982" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="3" op_0_bw="8">
<![CDATA[
entry:3676 %trunc_ln769_22 = trunc i8 %sk_load_306

]]></Node>
<StgValue><ssdm name="trunc_ln769_22"/></StgValue>
</operation>

<operation id="3983" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3677 %tmp_287 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_54

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3984" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3678 %tmp_288 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_22, i2 0

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3985" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3679 %or_ln769_52 = or i9 %tmp_288, i9 %tmp_287

]]></Node>
<StgValue><ssdm name="or_ln769_52"/></StgValue>
</operation>

<operation id="3986" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3680 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_305, i32 7

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3987" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3681 %or_ln769_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_22, i1 %tmp_289, i9 %or_ln769_52

]]></Node>
<StgValue><ssdm name="or_ln769_21"/></StgValue>
</operation>

<operation id="3988" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="14" op_0_bw="13">
<![CDATA[
entry:3682 %zext_ln771_22 = zext i13 %or_ln769_21

]]></Node>
<StgValue><ssdm name="zext_ln771_22"/></StgValue>
</operation>

<operation id="3989" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3683 %lshr_ln771_21 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_306, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_21"/></StgValue>
</operation>

<operation id="3990" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3684 %add_ln772_22 = add i12 %a_read, i12 298

]]></Node>
<StgValue><ssdm name="add_ln772_22"/></StgValue>
</operation>

<operation id="3991" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="64" op_0_bw="12">
<![CDATA[
entry:3685 %zext_ln772_22 = zext i12 %add_ln772_22

]]></Node>
<StgValue><ssdm name="zext_ln772_22"/></StgValue>
</operation>

<operation id="3992" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3686 %sk_addr_307 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_22

]]></Node>
<StgValue><ssdm name="sk_addr_307"/></StgValue>
</operation>

<operation id="3993" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="12">
<![CDATA[
entry:3687 %sk_load_307 = load i12 %sk_addr_307

]]></Node>
<StgValue><ssdm name="sk_load_307"/></StgValue>
</operation>

<operation id="3994" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3708 %sub_ln781_22 = sub i14 4096, i14 %zext_ln771_22

]]></Node>
<StgValue><ssdm name="sub_ln781_22"/></StgValue>
</operation>

<operation id="3995" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="32" op_0_bw="14">
<![CDATA[
entry:3709 %sext_ln781_22 = sext i14 %sub_ln781_22

]]></Node>
<StgValue><ssdm name="sext_ln781_22"/></StgValue>
</operation>

<operation id="3996" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3710 %store_ln781 = store i32 %sext_ln781_22, i10 %r_addr_182

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="3997" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3714 %add_ln739_22 = add i12 %a_read, i12 299

]]></Node>
<StgValue><ssdm name="add_ln739_22"/></StgValue>
</operation>

<operation id="3998" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="64" op_0_bw="12">
<![CDATA[
entry:3715 %zext_ln739_22 = zext i12 %add_ln739_22

]]></Node>
<StgValue><ssdm name="zext_ln739_22"/></StgValue>
</operation>

<operation id="3999" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3716 %sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_22

]]></Node>
<StgValue><ssdm name="sk_addr_23"/></StgValue>
</operation>

<operation id="4000" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="8" op_0_bw="12">
<![CDATA[
entry:3717 %sk_load_23 = load i12 %sk_addr_23

]]></Node>
<StgValue><ssdm name="sk_load_23"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="4001" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:552 %or_ln771_22 = or i10 %tmp_s, i10 183

]]></Node>
<StgValue><ssdm name="or_ln771_22"/></StgValue>
</operation>

<operation id="4002" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="10">
<![CDATA[
entry:553 %zext_ln771_54 = zext i10 %or_ln771_22

]]></Node>
<StgValue><ssdm name="zext_ln771_54"/></StgValue>
</operation>

<operation id="4003" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:554 %r_addr_183 = getelementptr i32 %r, i64 0, i64 %zext_ln771_54

]]></Node>
<StgValue><ssdm name="r_addr_183"/></StgValue>
</operation>

<operation id="4004" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="12">
<![CDATA[
entry:3687 %sk_load_307 = load i12 %sk_addr_307

]]></Node>
<StgValue><ssdm name="sk_load_307"/></StgValue>
</operation>

<operation id="4005" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3688 %or_ln772_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_307, i5 %lshr_ln771_21

]]></Node>
<StgValue><ssdm name="or_ln772_21"/></StgValue>
</operation>

<operation id="4006" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="14" op_0_bw="13">
<![CDATA[
entry:3689 %zext_ln775_22 = zext i13 %or_ln772_21

]]></Node>
<StgValue><ssdm name="zext_ln775_22"/></StgValue>
</operation>

<operation id="4007" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3711 %sub_ln782_22 = sub i14 4096, i14 %zext_ln775_22

]]></Node>
<StgValue><ssdm name="sub_ln782_22"/></StgValue>
</operation>

<operation id="4008" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="14">
<![CDATA[
entry:3712 %sext_ln782_22 = sext i14 %sub_ln782_22

]]></Node>
<StgValue><ssdm name="sext_ln782_22"/></StgValue>
</operation>

<operation id="4009" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3713 %store_ln782 = store i32 %sext_ln782_22, i10 %r_addr_183

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4010" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="8" op_0_bw="12">
<![CDATA[
entry:3717 %sk_load_23 = load i12 %sk_addr_23

]]></Node>
<StgValue><ssdm name="sk_load_23"/></StgValue>
</operation>

<operation id="4011" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3718 %add_ln740_23 = add i12 %a_read, i12 300

]]></Node>
<StgValue><ssdm name="add_ln740_23"/></StgValue>
</operation>

<operation id="4012" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="64" op_0_bw="12">
<![CDATA[
entry:3719 %zext_ln740_23 = zext i12 %add_ln740_23

]]></Node>
<StgValue><ssdm name="zext_ln740_23"/></StgValue>
</operation>

<operation id="4013" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3720 %sk_addr_308 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_23

]]></Node>
<StgValue><ssdm name="sk_addr_308"/></StgValue>
</operation>

<operation id="4014" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="8" op_0_bw="12">
<![CDATA[
entry:3721 %sk_load_308 = load i12 %sk_addr_308

]]></Node>
<StgValue><ssdm name="sk_load_308"/></StgValue>
</operation>

<operation id="4015" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3727 %add_ln744_23 = add i12 %a_read, i12 301

]]></Node>
<StgValue><ssdm name="add_ln744_23"/></StgValue>
</operation>

<operation id="4016" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="64" op_0_bw="12">
<![CDATA[
entry:3728 %zext_ln744_23 = zext i12 %add_ln744_23

]]></Node>
<StgValue><ssdm name="zext_ln744_23"/></StgValue>
</operation>

<operation id="4017" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3729 %sk_addr_309 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_23

]]></Node>
<StgValue><ssdm name="sk_addr_309"/></StgValue>
</operation>

<operation id="4018" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="8" op_0_bw="12">
<![CDATA[
entry:3730 %sk_load_309 = load i12 %sk_addr_309

]]></Node>
<StgValue><ssdm name="sk_load_309"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="4019" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:555 %or_ln739_22 = or i10 %tmp_s, i10 184

]]></Node>
<StgValue><ssdm name="or_ln739_22"/></StgValue>
</operation>

<operation id="4020" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="10">
<![CDATA[
entry:556 %zext_ln739_54 = zext i10 %or_ln739_22

]]></Node>
<StgValue><ssdm name="zext_ln739_54"/></StgValue>
</operation>

<operation id="4021" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:557 %r_addr_184 = getelementptr i32 %r, i64 0, i64 %zext_ln739_54

]]></Node>
<StgValue><ssdm name="r_addr_184"/></StgValue>
</operation>

<operation id="4022" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="8" op_0_bw="12">
<![CDATA[
entry:3721 %sk_load_308 = load i12 %sk_addr_308

]]></Node>
<StgValue><ssdm name="sk_load_308"/></StgValue>
</operation>

<operation id="4023" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="5" op_0_bw="8">
<![CDATA[
entry:3722 %trunc_ln741_23 = trunc i8 %sk_load_308

]]></Node>
<StgValue><ssdm name="trunc_ln741_23"/></StgValue>
</operation>

<operation id="4024" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3723 %tmp_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_23, i8 %sk_load_23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="4025" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="14" op_0_bw="13">
<![CDATA[
entry:3724 %zext_ln743_23 = zext i13 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln743_23"/></StgValue>
</operation>

<operation id="4026" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="8" op_0_bw="12">
<![CDATA[
entry:3730 %sk_load_309 = load i12 %sk_addr_309

]]></Node>
<StgValue><ssdm name="sk_load_309"/></StgValue>
</operation>

<operation id="4027" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3732 %add_ln745_23 = add i12 %a_read, i12 302

]]></Node>
<StgValue><ssdm name="add_ln745_23"/></StgValue>
</operation>

<operation id="4028" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="64" op_0_bw="12">
<![CDATA[
entry:3733 %zext_ln745_23 = zext i12 %add_ln745_23

]]></Node>
<StgValue><ssdm name="zext_ln745_23"/></StgValue>
</operation>

<operation id="4029" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3734 %sk_addr_310 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_23

]]></Node>
<StgValue><ssdm name="sk_addr_310"/></StgValue>
</operation>

<operation id="4030" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="8" op_0_bw="12">
<![CDATA[
entry:3735 %sk_load_310 = load i12 %sk_addr_310

]]></Node>
<StgValue><ssdm name="sk_load_310"/></StgValue>
</operation>

<operation id="4031" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3744 %add_ln749_23 = add i12 %a_read, i12 303

]]></Node>
<StgValue><ssdm name="add_ln749_23"/></StgValue>
</operation>

<operation id="4032" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="64" op_0_bw="12">
<![CDATA[
entry:3745 %zext_ln749_23 = zext i12 %add_ln749_23

]]></Node>
<StgValue><ssdm name="zext_ln749_23"/></StgValue>
</operation>

<operation id="4033" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3746 %sk_addr_311 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_23

]]></Node>
<StgValue><ssdm name="sk_addr_311"/></StgValue>
</operation>

<operation id="4034" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="8" op_0_bw="12">
<![CDATA[
entry:3747 %sk_load_311 = load i12 %sk_addr_311

]]></Node>
<StgValue><ssdm name="sk_load_311"/></StgValue>
</operation>

<operation id="4035" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3818 %sub_ln775_23 = sub i14 4096, i14 %zext_ln743_23

]]></Node>
<StgValue><ssdm name="sub_ln775_23"/></StgValue>
</operation>

<operation id="4036" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="14">
<![CDATA[
entry:3819 %sext_ln775_23 = sext i14 %sub_ln775_23

]]></Node>
<StgValue><ssdm name="sext_ln775_23"/></StgValue>
</operation>

<operation id="4037" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3820 %store_ln775 = store i32 %sext_ln775_23, i10 %r_addr_184

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="4038" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:558 %or_ln743_23 = or i10 %tmp_s, i10 185

]]></Node>
<StgValue><ssdm name="or_ln743_23"/></StgValue>
</operation>

<operation id="4039" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="10">
<![CDATA[
entry:559 %zext_ln743_87 = zext i10 %or_ln743_23

]]></Node>
<StgValue><ssdm name="zext_ln743_87"/></StgValue>
</operation>

<operation id="4040" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:560 %r_addr_185 = getelementptr i32 %r, i64 0, i64 %zext_ln743_87

]]></Node>
<StgValue><ssdm name="r_addr_185"/></StgValue>
</operation>

<operation id="4041" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:561 %or_ln748_23 = or i10 %tmp_s, i10 186

]]></Node>
<StgValue><ssdm name="or_ln748_23"/></StgValue>
</operation>

<operation id="4042" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="10">
<![CDATA[
entry:562 %zext_ln748_55 = zext i10 %or_ln748_23

]]></Node>
<StgValue><ssdm name="zext_ln748_55"/></StgValue>
</operation>

<operation id="4043" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:563 %r_addr_186 = getelementptr i32 %r, i64 0, i64 %zext_ln748_55

]]></Node>
<StgValue><ssdm name="r_addr_186"/></StgValue>
</operation>

<operation id="4044" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3725 %lshr_ln743_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_308, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_22"/></StgValue>
</operation>

<operation id="4045" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="8" op_0_bw="3">
<![CDATA[
entry:3726 %zext_ln743_55 = zext i3 %lshr_ln743_22

]]></Node>
<StgValue><ssdm name="zext_ln743_55"/></StgValue>
</operation>

<operation id="4046" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="6" op_0_bw="8">
<![CDATA[
entry:3731 %trunc_ln744_23 = trunc i8 %sk_load_309

]]></Node>
<StgValue><ssdm name="trunc_ln744_23"/></StgValue>
</operation>

<operation id="4047" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="8" op_0_bw="12">
<![CDATA[
entry:3735 %sk_load_310 = load i12 %sk_addr_310

]]></Node>
<StgValue><ssdm name="sk_load_310"/></StgValue>
</operation>

<operation id="4048" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="2" op_0_bw="8">
<![CDATA[
entry:3736 %trunc_ln746_23 = trunc i8 %sk_load_310

]]></Node>
<StgValue><ssdm name="trunc_ln746_23"/></StgValue>
</operation>

<operation id="4049" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3737 %tmp_290 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_55

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="4050" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3738 %tmp_291 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_23, i3 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="4051" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3739 %or_ln746_53 = or i9 %tmp_291, i9 %tmp_290

]]></Node>
<StgValue><ssdm name="or_ln746_53"/></StgValue>
</operation>

<operation id="4052" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3740 %tmp_292 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_309, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="4053" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3741 %or_ln746_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_23, i2 %tmp_292, i9 %or_ln746_53

]]></Node>
<StgValue><ssdm name="or_ln746_22"/></StgValue>
</operation>

<operation id="4054" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="14" op_0_bw="13">
<![CDATA[
entry:3742 %zext_ln748_23 = zext i13 %or_ln746_22

]]></Node>
<StgValue><ssdm name="zext_ln748_23"/></StgValue>
</operation>

<operation id="4055" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3743 %lshr_ln748_22 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_310, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_22"/></StgValue>
</operation>

<operation id="4056" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="8" op_0_bw="12">
<![CDATA[
entry:3747 %sk_load_311 = load i12 %sk_addr_311

]]></Node>
<StgValue><ssdm name="sk_load_311"/></StgValue>
</operation>

<operation id="4057" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="7" op_0_bw="8">
<![CDATA[
entry:3748 %trunc_ln750_23 = trunc i8 %sk_load_311

]]></Node>
<StgValue><ssdm name="trunc_ln750_23"/></StgValue>
</operation>

<operation id="4058" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3749 %or_ln750_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_23, i6 %lshr_ln748_22

]]></Node>
<StgValue><ssdm name="or_ln750_22"/></StgValue>
</operation>

<operation id="4059" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="14" op_0_bw="13">
<![CDATA[
entry:3750 %zext_ln752_23 = zext i13 %or_ln750_22

]]></Node>
<StgValue><ssdm name="zext_ln752_23"/></StgValue>
</operation>

<operation id="4060" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3753 %add_ln753_23 = add i12 %a_read, i12 304

]]></Node>
<StgValue><ssdm name="add_ln753_23"/></StgValue>
</operation>

<operation id="4061" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="64" op_0_bw="12">
<![CDATA[
entry:3754 %zext_ln753_23 = zext i12 %add_ln753_23

]]></Node>
<StgValue><ssdm name="zext_ln753_23"/></StgValue>
</operation>

<operation id="4062" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3755 %sk_addr_312 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_23

]]></Node>
<StgValue><ssdm name="sk_addr_312"/></StgValue>
</operation>

<operation id="4063" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="12">
<![CDATA[
entry:3756 %sk_load_312 = load i12 %sk_addr_312

]]></Node>
<StgValue><ssdm name="sk_load_312"/></StgValue>
</operation>

<operation id="4064" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3758 %add_ln754_23 = add i12 %a_read, i12 305

]]></Node>
<StgValue><ssdm name="add_ln754_23"/></StgValue>
</operation>

<operation id="4065" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="64" op_0_bw="12">
<![CDATA[
entry:3759 %zext_ln754_23 = zext i12 %add_ln754_23

]]></Node>
<StgValue><ssdm name="zext_ln754_23"/></StgValue>
</operation>

<operation id="4066" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3760 %sk_addr_313 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_23

]]></Node>
<StgValue><ssdm name="sk_addr_313"/></StgValue>
</operation>

<operation id="4067" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="8" op_0_bw="12">
<![CDATA[
entry:3761 %sk_load_313 = load i12 %sk_addr_313

]]></Node>
<StgValue><ssdm name="sk_load_313"/></StgValue>
</operation>

<operation id="4068" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3821 %sub_ln776_23 = sub i14 4096, i14 %zext_ln748_23

]]></Node>
<StgValue><ssdm name="sub_ln776_23"/></StgValue>
</operation>

<operation id="4069" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="14">
<![CDATA[
entry:3822 %sext_ln776_23 = sext i14 %sub_ln776_23

]]></Node>
<StgValue><ssdm name="sext_ln776_23"/></StgValue>
</operation>

<operation id="4070" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3823 %store_ln776 = store i32 %sext_ln776_23, i10 %r_addr_185

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="4071" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3824 %sub_ln777_23 = sub i14 4096, i14 %zext_ln752_23

]]></Node>
<StgValue><ssdm name="sub_ln777_23"/></StgValue>
</operation>

<operation id="4072" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="14">
<![CDATA[
entry:3825 %sext_ln777_23 = sext i14 %sub_ln777_23

]]></Node>
<StgValue><ssdm name="sext_ln777_23"/></StgValue>
</operation>

<operation id="4073" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3826 %store_ln777 = store i32 %sext_ln777_23, i10 %r_addr_186

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="4074" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:564 %or_ln752_23 = or i10 %tmp_s, i10 187

]]></Node>
<StgValue><ssdm name="or_ln752_23"/></StgValue>
</operation>

<operation id="4075" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="10">
<![CDATA[
entry:565 %zext_ln752_87 = zext i10 %or_ln752_23

]]></Node>
<StgValue><ssdm name="zext_ln752_87"/></StgValue>
</operation>

<operation id="4076" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:566 %r_addr_187 = getelementptr i32 %r, i64 0, i64 %zext_ln752_87

]]></Node>
<StgValue><ssdm name="r_addr_187"/></StgValue>
</operation>

<operation id="4077" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3751 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_311, i32 7

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="4078" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="8" op_0_bw="1">
<![CDATA[
entry:3752 %zext_ln752_55 = zext i1 %tmp_293

]]></Node>
<StgValue><ssdm name="zext_ln752_55"/></StgValue>
</operation>

<operation id="4079" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="12">
<![CDATA[
entry:3756 %sk_load_312 = load i12 %sk_addr_312

]]></Node>
<StgValue><ssdm name="sk_load_312"/></StgValue>
</operation>

<operation id="4080" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3757 %shl_ln753_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_312, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_22"/></StgValue>
</operation>

<operation id="4081" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="8" op_0_bw="12">
<![CDATA[
entry:3761 %sk_load_313 = load i12 %sk_addr_313

]]></Node>
<StgValue><ssdm name="sk_load_313"/></StgValue>
</operation>

<operation id="4082" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="4" op_0_bw="8">
<![CDATA[
entry:3762 %trunc_ln755_23 = trunc i8 %sk_load_313

]]></Node>
<StgValue><ssdm name="trunc_ln755_23"/></StgValue>
</operation>

<operation id="4083" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3763 %tmp_294 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_55

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="4084" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3764 %or_ln755_53 = or i9 %tmp_294, i9 %shl_ln753_22

]]></Node>
<StgValue><ssdm name="or_ln755_53"/></StgValue>
</operation>

<operation id="4085" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3765 %or_ln755_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_23, i9 %or_ln755_53

]]></Node>
<StgValue><ssdm name="or_ln755_22"/></StgValue>
</operation>

<operation id="4086" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="14" op_0_bw="13">
<![CDATA[
entry:3766 %zext_ln757_23 = zext i13 %or_ln755_22

]]></Node>
<StgValue><ssdm name="zext_ln757_23"/></StgValue>
</operation>

<operation id="4087" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3769 %add_ln758_23 = add i12 %a_read, i12 306

]]></Node>
<StgValue><ssdm name="add_ln758_23"/></StgValue>
</operation>

<operation id="4088" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="64" op_0_bw="12">
<![CDATA[
entry:3770 %zext_ln758_23 = zext i12 %add_ln758_23

]]></Node>
<StgValue><ssdm name="zext_ln758_23"/></StgValue>
</operation>

<operation id="4089" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3771 %sk_addr_314 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_23

]]></Node>
<StgValue><ssdm name="sk_addr_314"/></StgValue>
</operation>

<operation id="4090" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="8" op_0_bw="12">
<![CDATA[
entry:3772 %sk_load_314 = load i12 %sk_addr_314

]]></Node>
<StgValue><ssdm name="sk_load_314"/></StgValue>
</operation>

<operation id="4091" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3774 %add_ln759_23 = add i12 %a_read, i12 307

]]></Node>
<StgValue><ssdm name="add_ln759_23"/></StgValue>
</operation>

<operation id="4092" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="64" op_0_bw="12">
<![CDATA[
entry:3775 %zext_ln759_23 = zext i12 %add_ln759_23

]]></Node>
<StgValue><ssdm name="zext_ln759_23"/></StgValue>
</operation>

<operation id="4093" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3776 %sk_addr_315 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_23

]]></Node>
<StgValue><ssdm name="sk_addr_315"/></StgValue>
</operation>

<operation id="4094" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="8" op_0_bw="12">
<![CDATA[
entry:3777 %sk_load_315 = load i12 %sk_addr_315

]]></Node>
<StgValue><ssdm name="sk_load_315"/></StgValue>
</operation>

<operation id="4095" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3827 %sub_ln778_23 = sub i14 4096, i14 %zext_ln757_23

]]></Node>
<StgValue><ssdm name="sub_ln778_23"/></StgValue>
</operation>

<operation id="4096" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="14">
<![CDATA[
entry:3828 %sext_ln778_23 = sext i14 %sub_ln778_23

]]></Node>
<StgValue><ssdm name="sext_ln778_23"/></StgValue>
</operation>

<operation id="4097" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3829 %store_ln778 = store i32 %sext_ln778_23, i10 %r_addr_187

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="4098" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:567 %or_ln757_23 = or i10 %tmp_s, i10 188

]]></Node>
<StgValue><ssdm name="or_ln757_23"/></StgValue>
</operation>

<operation id="4099" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="10">
<![CDATA[
entry:568 %zext_ln757_87 = zext i10 %or_ln757_23

]]></Node>
<StgValue><ssdm name="zext_ln757_87"/></StgValue>
</operation>

<operation id="4100" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:569 %r_addr_188 = getelementptr i32 %r, i64 0, i64 %zext_ln757_87

]]></Node>
<StgValue><ssdm name="r_addr_188"/></StgValue>
</operation>

<operation id="4101" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3767 %lshr_ln757_22 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_313, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_22"/></StgValue>
</operation>

<operation id="4102" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="8" op_0_bw="4">
<![CDATA[
entry:3768 %zext_ln757_55 = zext i4 %lshr_ln757_22

]]></Node>
<StgValue><ssdm name="zext_ln757_55"/></StgValue>
</operation>

<operation id="4103" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="8" op_0_bw="12">
<![CDATA[
entry:3772 %sk_load_314 = load i12 %sk_addr_314

]]></Node>
<StgValue><ssdm name="sk_load_314"/></StgValue>
</operation>

<operation id="4104" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="5" op_0_bw="8">
<![CDATA[
entry:3773 %trunc_ln758_23 = trunc i8 %sk_load_314

]]></Node>
<StgValue><ssdm name="trunc_ln758_23"/></StgValue>
</operation>

<operation id="4105" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="8" op_0_bw="12">
<![CDATA[
entry:3777 %sk_load_315 = load i12 %sk_addr_315

]]></Node>
<StgValue><ssdm name="sk_load_315"/></StgValue>
</operation>

<operation id="4106" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="8">
<![CDATA[
entry:3778 %trunc_ln760_23 = trunc i8 %sk_load_315

]]></Node>
<StgValue><ssdm name="trunc_ln760_23"/></StgValue>
</operation>

<operation id="4107" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3779 %tmp_295 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_55

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4108" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3780 %tmp_296 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_23, i4 0

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4109" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3781 %or_ln760_53 = or i9 %tmp_296, i9 %tmp_295

]]></Node>
<StgValue><ssdm name="or_ln760_53"/></StgValue>
</operation>

<operation id="4110" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3782 %tmp_297 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_314, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4111" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3783 %or_ln760_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_23, i3 %tmp_297, i9 %or_ln760_53

]]></Node>
<StgValue><ssdm name="or_ln760_22"/></StgValue>
</operation>

<operation id="4112" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="14" op_0_bw="13">
<![CDATA[
entry:3784 %zext_ln762_23 = zext i13 %or_ln760_22

]]></Node>
<StgValue><ssdm name="zext_ln762_23"/></StgValue>
</operation>

<operation id="4113" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3785 %lshr_ln762_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_315, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_22"/></StgValue>
</operation>

<operation id="4114" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3786 %add_ln763_23 = add i12 %a_read, i12 308

]]></Node>
<StgValue><ssdm name="add_ln763_23"/></StgValue>
</operation>

<operation id="4115" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="64" op_0_bw="12">
<![CDATA[
entry:3787 %zext_ln763_23 = zext i12 %add_ln763_23

]]></Node>
<StgValue><ssdm name="zext_ln763_23"/></StgValue>
</operation>

<operation id="4116" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3788 %sk_addr_316 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_23

]]></Node>
<StgValue><ssdm name="sk_addr_316"/></StgValue>
</operation>

<operation id="4117" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="12">
<![CDATA[
entry:3789 %sk_load_316 = load i12 %sk_addr_316

]]></Node>
<StgValue><ssdm name="sk_load_316"/></StgValue>
</operation>

<operation id="4118" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3795 %add_ln767_23 = add i12 %a_read, i12 309

]]></Node>
<StgValue><ssdm name="add_ln767_23"/></StgValue>
</operation>

<operation id="4119" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="64" op_0_bw="12">
<![CDATA[
entry:3796 %zext_ln767_23 = zext i12 %add_ln767_23

]]></Node>
<StgValue><ssdm name="zext_ln767_23"/></StgValue>
</operation>

<operation id="4120" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3797 %sk_addr_317 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_23

]]></Node>
<StgValue><ssdm name="sk_addr_317"/></StgValue>
</operation>

<operation id="4121" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="8" op_0_bw="12">
<![CDATA[
entry:3798 %sk_load_317 = load i12 %sk_addr_317

]]></Node>
<StgValue><ssdm name="sk_load_317"/></StgValue>
</operation>

<operation id="4122" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3830 %sub_ln779_23 = sub i14 4096, i14 %zext_ln762_23

]]></Node>
<StgValue><ssdm name="sub_ln779_23"/></StgValue>
</operation>

<operation id="4123" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="14">
<![CDATA[
entry:3831 %sext_ln779_23 = sext i14 %sub_ln779_23

]]></Node>
<StgValue><ssdm name="sext_ln779_23"/></StgValue>
</operation>

<operation id="4124" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3832 %store_ln779 = store i32 %sext_ln779_23, i10 %r_addr_188

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="4125" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:570 %or_ln762_23 = or i10 %tmp_s, i10 189

]]></Node>
<StgValue><ssdm name="or_ln762_23"/></StgValue>
</operation>

<operation id="4126" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="10">
<![CDATA[
entry:571 %zext_ln762_55 = zext i10 %or_ln762_23

]]></Node>
<StgValue><ssdm name="zext_ln762_55"/></StgValue>
</operation>

<operation id="4127" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:572 %r_addr_189 = getelementptr i32 %r, i64 0, i64 %zext_ln762_55

]]></Node>
<StgValue><ssdm name="r_addr_189"/></StgValue>
</operation>

<operation id="4128" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="12">
<![CDATA[
entry:3789 %sk_load_316 = load i12 %sk_addr_316

]]></Node>
<StgValue><ssdm name="sk_load_316"/></StgValue>
</operation>

<operation id="4129" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="6" op_0_bw="8">
<![CDATA[
entry:3790 %trunc_ln764_23 = trunc i8 %sk_load_316

]]></Node>
<StgValue><ssdm name="trunc_ln764_23"/></StgValue>
</operation>

<operation id="4130" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3791 %or_ln764_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_23, i7 %lshr_ln762_22

]]></Node>
<StgValue><ssdm name="or_ln764_22"/></StgValue>
</operation>

<operation id="4131" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="14" op_0_bw="13">
<![CDATA[
entry:3792 %zext_ln766_23 = zext i13 %or_ln764_22

]]></Node>
<StgValue><ssdm name="zext_ln766_23"/></StgValue>
</operation>

<operation id="4132" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="8" op_0_bw="12">
<![CDATA[
entry:3798 %sk_load_317 = load i12 %sk_addr_317

]]></Node>
<StgValue><ssdm name="sk_load_317"/></StgValue>
</operation>

<operation id="4133" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3800 %add_ln768_23 = add i12 %a_read, i12 310

]]></Node>
<StgValue><ssdm name="add_ln768_23"/></StgValue>
</operation>

<operation id="4134" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="64" op_0_bw="12">
<![CDATA[
entry:3801 %zext_ln768_23 = zext i12 %add_ln768_23

]]></Node>
<StgValue><ssdm name="zext_ln768_23"/></StgValue>
</operation>

<operation id="4135" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3802 %sk_addr_318 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_23

]]></Node>
<StgValue><ssdm name="sk_addr_318"/></StgValue>
</operation>

<operation id="4136" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="8" op_0_bw="12">
<![CDATA[
entry:3803 %sk_load_318 = load i12 %sk_addr_318

]]></Node>
<StgValue><ssdm name="sk_load_318"/></StgValue>
</operation>

<operation id="4137" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3812 %add_ln772_23 = add i12 %a_read, i12 311

]]></Node>
<StgValue><ssdm name="add_ln772_23"/></StgValue>
</operation>

<operation id="4138" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="64" op_0_bw="12">
<![CDATA[
entry:3813 %zext_ln772_23 = zext i12 %add_ln772_23

]]></Node>
<StgValue><ssdm name="zext_ln772_23"/></StgValue>
</operation>

<operation id="4139" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3814 %sk_addr_319 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_23

]]></Node>
<StgValue><ssdm name="sk_addr_319"/></StgValue>
</operation>

<operation id="4140" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="12">
<![CDATA[
entry:3815 %sk_load_319 = load i12 %sk_addr_319

]]></Node>
<StgValue><ssdm name="sk_load_319"/></StgValue>
</operation>

<operation id="4141" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3833 %sub_ln780_23 = sub i14 4096, i14 %zext_ln766_23

]]></Node>
<StgValue><ssdm name="sub_ln780_23"/></StgValue>
</operation>

<operation id="4142" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="14">
<![CDATA[
entry:3834 %sext_ln780_23 = sext i14 %sub_ln780_23

]]></Node>
<StgValue><ssdm name="sext_ln780_23"/></StgValue>
</operation>

<operation id="4143" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3835 %store_ln780 = store i32 %sext_ln780_23, i10 %r_addr_189

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="4144" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:573 %or_ln766_23 = or i10 %tmp_s, i10 190

]]></Node>
<StgValue><ssdm name="or_ln766_23"/></StgValue>
</operation>

<operation id="4145" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="10">
<![CDATA[
entry:574 %zext_ln766_87 = zext i10 %or_ln766_23

]]></Node>
<StgValue><ssdm name="zext_ln766_87"/></StgValue>
</operation>

<operation id="4146" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:575 %r_addr_190 = getelementptr i32 %r, i64 0, i64 %zext_ln766_87

]]></Node>
<StgValue><ssdm name="r_addr_190"/></StgValue>
</operation>

<operation id="4147" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:576 %or_ln771_23 = or i10 %tmp_s, i10 191

]]></Node>
<StgValue><ssdm name="or_ln771_23"/></StgValue>
</operation>

<operation id="4148" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="10">
<![CDATA[
entry:577 %zext_ln771_55 = zext i10 %or_ln771_23

]]></Node>
<StgValue><ssdm name="zext_ln771_55"/></StgValue>
</operation>

<operation id="4149" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:578 %r_addr_191 = getelementptr i32 %r, i64 0, i64 %zext_ln771_55

]]></Node>
<StgValue><ssdm name="r_addr_191"/></StgValue>
</operation>

<operation id="4150" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3793 %lshr_ln766_22 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_316, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_22"/></StgValue>
</operation>

<operation id="4151" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="8" op_0_bw="2">
<![CDATA[
entry:3794 %zext_ln766_55 = zext i2 %lshr_ln766_22

]]></Node>
<StgValue><ssdm name="zext_ln766_55"/></StgValue>
</operation>

<operation id="4152" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="7" op_0_bw="8">
<![CDATA[
entry:3799 %trunc_ln767_23 = trunc i8 %sk_load_317

]]></Node>
<StgValue><ssdm name="trunc_ln767_23"/></StgValue>
</operation>

<operation id="4153" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="8" op_0_bw="12">
<![CDATA[
entry:3803 %sk_load_318 = load i12 %sk_addr_318

]]></Node>
<StgValue><ssdm name="sk_load_318"/></StgValue>
</operation>

<operation id="4154" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="3" op_0_bw="8">
<![CDATA[
entry:3804 %trunc_ln769_23 = trunc i8 %sk_load_318

]]></Node>
<StgValue><ssdm name="trunc_ln769_23"/></StgValue>
</operation>

<operation id="4155" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3805 %tmp_298 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_55

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="4156" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3806 %tmp_299 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_23, i2 0

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4157" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3807 %or_ln769_53 = or i9 %tmp_299, i9 %tmp_298

]]></Node>
<StgValue><ssdm name="or_ln769_53"/></StgValue>
</operation>

<operation id="4158" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3808 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_317, i32 7

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="4159" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3809 %or_ln769_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_23, i1 %tmp_300, i9 %or_ln769_53

]]></Node>
<StgValue><ssdm name="or_ln769_22"/></StgValue>
</operation>

<operation id="4160" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="14" op_0_bw="13">
<![CDATA[
entry:3810 %zext_ln771_23 = zext i13 %or_ln769_22

]]></Node>
<StgValue><ssdm name="zext_ln771_23"/></StgValue>
</operation>

<operation id="4161" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3811 %lshr_ln771_22 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_318, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_22"/></StgValue>
</operation>

<operation id="4162" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="12">
<![CDATA[
entry:3815 %sk_load_319 = load i12 %sk_addr_319

]]></Node>
<StgValue><ssdm name="sk_load_319"/></StgValue>
</operation>

<operation id="4163" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3816 %or_ln772_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_319, i5 %lshr_ln771_22

]]></Node>
<StgValue><ssdm name="or_ln772_22"/></StgValue>
</operation>

<operation id="4164" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="14" op_0_bw="13">
<![CDATA[
entry:3817 %zext_ln775_23 = zext i13 %or_ln772_22

]]></Node>
<StgValue><ssdm name="zext_ln775_23"/></StgValue>
</operation>

<operation id="4165" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3836 %sub_ln781_23 = sub i14 4096, i14 %zext_ln771_23

]]></Node>
<StgValue><ssdm name="sub_ln781_23"/></StgValue>
</operation>

<operation id="4166" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="14">
<![CDATA[
entry:3837 %sext_ln781_23 = sext i14 %sub_ln781_23

]]></Node>
<StgValue><ssdm name="sext_ln781_23"/></StgValue>
</operation>

<operation id="4167" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3838 %store_ln781 = store i32 %sext_ln781_23, i10 %r_addr_190

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4168" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3839 %sub_ln782_23 = sub i14 4096, i14 %zext_ln775_23

]]></Node>
<StgValue><ssdm name="sub_ln782_23"/></StgValue>
</operation>

<operation id="4169" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="14">
<![CDATA[
entry:3840 %sext_ln782_23 = sext i14 %sub_ln782_23

]]></Node>
<StgValue><ssdm name="sext_ln782_23"/></StgValue>
</operation>

<operation id="4170" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3841 %store_ln782 = store i32 %sext_ln782_23, i10 %r_addr_191

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4171" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3842 %add_ln739_23 = add i12 %a_read, i12 312

]]></Node>
<StgValue><ssdm name="add_ln739_23"/></StgValue>
</operation>

<operation id="4172" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="64" op_0_bw="12">
<![CDATA[
entry:3843 %zext_ln739_23 = zext i12 %add_ln739_23

]]></Node>
<StgValue><ssdm name="zext_ln739_23"/></StgValue>
</operation>

<operation id="4173" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3844 %sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_23

]]></Node>
<StgValue><ssdm name="sk_addr_24"/></StgValue>
</operation>

<operation id="4174" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="8" op_0_bw="12">
<![CDATA[
entry:3845 %sk_load_24 = load i12 %sk_addr_24

]]></Node>
<StgValue><ssdm name="sk_load_24"/></StgValue>
</operation>

<operation id="4175" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3846 %add_ln740_24 = add i12 %a_read, i12 313

]]></Node>
<StgValue><ssdm name="add_ln740_24"/></StgValue>
</operation>

<operation id="4176" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="64" op_0_bw="12">
<![CDATA[
entry:3847 %zext_ln740_24 = zext i12 %add_ln740_24

]]></Node>
<StgValue><ssdm name="zext_ln740_24"/></StgValue>
</operation>

<operation id="4177" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3848 %sk_addr_320 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_24

]]></Node>
<StgValue><ssdm name="sk_addr_320"/></StgValue>
</operation>

<operation id="4178" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="8" op_0_bw="12">
<![CDATA[
entry:3849 %sk_load_320 = load i12 %sk_addr_320

]]></Node>
<StgValue><ssdm name="sk_load_320"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="4179" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:579 %or_ln739_23 = or i10 %tmp_s, i10 192

]]></Node>
<StgValue><ssdm name="or_ln739_23"/></StgValue>
</operation>

<operation id="4180" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="10">
<![CDATA[
entry:580 %zext_ln739_55 = zext i10 %or_ln739_23

]]></Node>
<StgValue><ssdm name="zext_ln739_55"/></StgValue>
</operation>

<operation id="4181" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:581 %r_addr_192 = getelementptr i32 %r, i64 0, i64 %zext_ln739_55

]]></Node>
<StgValue><ssdm name="r_addr_192"/></StgValue>
</operation>

<operation id="4182" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="8" op_0_bw="12">
<![CDATA[
entry:3845 %sk_load_24 = load i12 %sk_addr_24

]]></Node>
<StgValue><ssdm name="sk_load_24"/></StgValue>
</operation>

<operation id="4183" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="8" op_0_bw="12">
<![CDATA[
entry:3849 %sk_load_320 = load i12 %sk_addr_320

]]></Node>
<StgValue><ssdm name="sk_load_320"/></StgValue>
</operation>

<operation id="4184" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="5" op_0_bw="8">
<![CDATA[
entry:3850 %trunc_ln741_24 = trunc i8 %sk_load_320

]]></Node>
<StgValue><ssdm name="trunc_ln741_24"/></StgValue>
</operation>

<operation id="4185" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3851 %tmp_48 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_24, i8 %sk_load_24

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="4186" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="14" op_0_bw="13">
<![CDATA[
entry:3852 %zext_ln743_24 = zext i13 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln743_24"/></StgValue>
</operation>

<operation id="4187" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3855 %add_ln744_24 = add i12 %a_read, i12 314

]]></Node>
<StgValue><ssdm name="add_ln744_24"/></StgValue>
</operation>

<operation id="4188" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="64" op_0_bw="12">
<![CDATA[
entry:3856 %zext_ln744_24 = zext i12 %add_ln744_24

]]></Node>
<StgValue><ssdm name="zext_ln744_24"/></StgValue>
</operation>

<operation id="4189" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3857 %sk_addr_321 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_24

]]></Node>
<StgValue><ssdm name="sk_addr_321"/></StgValue>
</operation>

<operation id="4190" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="12">
<![CDATA[
entry:3858 %sk_load_321 = load i12 %sk_addr_321

]]></Node>
<StgValue><ssdm name="sk_load_321"/></StgValue>
</operation>

<operation id="4191" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3860 %add_ln745_24 = add i12 %a_read, i12 315

]]></Node>
<StgValue><ssdm name="add_ln745_24"/></StgValue>
</operation>

<operation id="4192" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="64" op_0_bw="12">
<![CDATA[
entry:3861 %zext_ln745_24 = zext i12 %add_ln745_24

]]></Node>
<StgValue><ssdm name="zext_ln745_24"/></StgValue>
</operation>

<operation id="4193" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3862 %sk_addr_322 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_24

]]></Node>
<StgValue><ssdm name="sk_addr_322"/></StgValue>
</operation>

<operation id="4194" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="8" op_0_bw="12">
<![CDATA[
entry:3863 %sk_load_322 = load i12 %sk_addr_322

]]></Node>
<StgValue><ssdm name="sk_load_322"/></StgValue>
</operation>

<operation id="4195" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3946 %sub_ln775_24 = sub i14 4096, i14 %zext_ln743_24

]]></Node>
<StgValue><ssdm name="sub_ln775_24"/></StgValue>
</operation>

<operation id="4196" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="14">
<![CDATA[
entry:3947 %sext_ln775_24 = sext i14 %sub_ln775_24

]]></Node>
<StgValue><ssdm name="sext_ln775_24"/></StgValue>
</operation>

<operation id="4197" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3948 %store_ln775 = store i32 %sext_ln775_24, i10 %r_addr_192

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="4198" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:582 %or_ln743_24 = or i10 %tmp_s, i10 193

]]></Node>
<StgValue><ssdm name="or_ln743_24"/></StgValue>
</operation>

<operation id="4199" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="10">
<![CDATA[
entry:583 %zext_ln743_88 = zext i10 %or_ln743_24

]]></Node>
<StgValue><ssdm name="zext_ln743_88"/></StgValue>
</operation>

<operation id="4200" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:584 %r_addr_193 = getelementptr i32 %r, i64 0, i64 %zext_ln743_88

]]></Node>
<StgValue><ssdm name="r_addr_193"/></StgValue>
</operation>

<operation id="4201" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3853 %lshr_ln743_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_320, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_23"/></StgValue>
</operation>

<operation id="4202" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="8" op_0_bw="3">
<![CDATA[
entry:3854 %zext_ln743_56 = zext i3 %lshr_ln743_23

]]></Node>
<StgValue><ssdm name="zext_ln743_56"/></StgValue>
</operation>

<operation id="4203" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="12">
<![CDATA[
entry:3858 %sk_load_321 = load i12 %sk_addr_321

]]></Node>
<StgValue><ssdm name="sk_load_321"/></StgValue>
</operation>

<operation id="4204" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="6" op_0_bw="8">
<![CDATA[
entry:3859 %trunc_ln744_24 = trunc i8 %sk_load_321

]]></Node>
<StgValue><ssdm name="trunc_ln744_24"/></StgValue>
</operation>

<operation id="4205" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="8" op_0_bw="12">
<![CDATA[
entry:3863 %sk_load_322 = load i12 %sk_addr_322

]]></Node>
<StgValue><ssdm name="sk_load_322"/></StgValue>
</operation>

<operation id="4206" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="2" op_0_bw="8">
<![CDATA[
entry:3864 %trunc_ln746_24 = trunc i8 %sk_load_322

]]></Node>
<StgValue><ssdm name="trunc_ln746_24"/></StgValue>
</operation>

<operation id="4207" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3865 %tmp_301 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_56

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4208" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3866 %tmp_302 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_24, i3 0

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="4209" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3867 %or_ln746_54 = or i9 %tmp_302, i9 %tmp_301

]]></Node>
<StgValue><ssdm name="or_ln746_54"/></StgValue>
</operation>

<operation id="4210" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3868 %tmp_303 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_321, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4211" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3869 %or_ln746_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_24, i2 %tmp_303, i9 %or_ln746_54

]]></Node>
<StgValue><ssdm name="or_ln746_23"/></StgValue>
</operation>

<operation id="4212" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="14" op_0_bw="13">
<![CDATA[
entry:3870 %zext_ln748_24 = zext i13 %or_ln746_23

]]></Node>
<StgValue><ssdm name="zext_ln748_24"/></StgValue>
</operation>

<operation id="4213" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3871 %lshr_ln748_23 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_322, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_23"/></StgValue>
</operation>

<operation id="4214" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3872 %add_ln749_24 = add i12 %a_read, i12 316

]]></Node>
<StgValue><ssdm name="add_ln749_24"/></StgValue>
</operation>

<operation id="4215" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="64" op_0_bw="12">
<![CDATA[
entry:3873 %zext_ln749_24 = zext i12 %add_ln749_24

]]></Node>
<StgValue><ssdm name="zext_ln749_24"/></StgValue>
</operation>

<operation id="4216" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3874 %sk_addr_323 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_24

]]></Node>
<StgValue><ssdm name="sk_addr_323"/></StgValue>
</operation>

<operation id="4217" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="8" op_0_bw="12">
<![CDATA[
entry:3875 %sk_load_323 = load i12 %sk_addr_323

]]></Node>
<StgValue><ssdm name="sk_load_323"/></StgValue>
</operation>

<operation id="4218" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3881 %add_ln753_24 = add i12 %a_read, i12 317

]]></Node>
<StgValue><ssdm name="add_ln753_24"/></StgValue>
</operation>

<operation id="4219" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="64" op_0_bw="12">
<![CDATA[
entry:3882 %zext_ln753_24 = zext i12 %add_ln753_24

]]></Node>
<StgValue><ssdm name="zext_ln753_24"/></StgValue>
</operation>

<operation id="4220" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3883 %sk_addr_324 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_24

]]></Node>
<StgValue><ssdm name="sk_addr_324"/></StgValue>
</operation>

<operation id="4221" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="8" op_0_bw="12">
<![CDATA[
entry:3884 %sk_load_324 = load i12 %sk_addr_324

]]></Node>
<StgValue><ssdm name="sk_load_324"/></StgValue>
</operation>

<operation id="4222" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3949 %sub_ln776_24 = sub i14 4096, i14 %zext_ln748_24

]]></Node>
<StgValue><ssdm name="sub_ln776_24"/></StgValue>
</operation>

<operation id="4223" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="14">
<![CDATA[
entry:3950 %sext_ln776_24 = sext i14 %sub_ln776_24

]]></Node>
<StgValue><ssdm name="sext_ln776_24"/></StgValue>
</operation>

<operation id="4224" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3951 %store_ln776 = store i32 %sext_ln776_24, i10 %r_addr_193

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="4225" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:585 %or_ln748_24 = or i10 %tmp_s, i10 194

]]></Node>
<StgValue><ssdm name="or_ln748_24"/></StgValue>
</operation>

<operation id="4226" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="10">
<![CDATA[
entry:586 %zext_ln748_56 = zext i10 %or_ln748_24

]]></Node>
<StgValue><ssdm name="zext_ln748_56"/></StgValue>
</operation>

<operation id="4227" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:587 %r_addr_194 = getelementptr i32 %r, i64 0, i64 %zext_ln748_56

]]></Node>
<StgValue><ssdm name="r_addr_194"/></StgValue>
</operation>

<operation id="4228" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="8" op_0_bw="12">
<![CDATA[
entry:3875 %sk_load_323 = load i12 %sk_addr_323

]]></Node>
<StgValue><ssdm name="sk_load_323"/></StgValue>
</operation>

<operation id="4229" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="7" op_0_bw="8">
<![CDATA[
entry:3876 %trunc_ln750_24 = trunc i8 %sk_load_323

]]></Node>
<StgValue><ssdm name="trunc_ln750_24"/></StgValue>
</operation>

<operation id="4230" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:3877 %or_ln750_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_24, i6 %lshr_ln748_23

]]></Node>
<StgValue><ssdm name="or_ln750_23"/></StgValue>
</operation>

<operation id="4231" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="14" op_0_bw="13">
<![CDATA[
entry:3878 %zext_ln752_24 = zext i13 %or_ln750_23

]]></Node>
<StgValue><ssdm name="zext_ln752_24"/></StgValue>
</operation>

<operation id="4232" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="8" op_0_bw="12">
<![CDATA[
entry:3884 %sk_load_324 = load i12 %sk_addr_324

]]></Node>
<StgValue><ssdm name="sk_load_324"/></StgValue>
</operation>

<operation id="4233" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3886 %add_ln754_24 = add i12 %a_read, i12 318

]]></Node>
<StgValue><ssdm name="add_ln754_24"/></StgValue>
</operation>

<operation id="4234" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="64" op_0_bw="12">
<![CDATA[
entry:3887 %zext_ln754_24 = zext i12 %add_ln754_24

]]></Node>
<StgValue><ssdm name="zext_ln754_24"/></StgValue>
</operation>

<operation id="4235" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3888 %sk_addr_325 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_24

]]></Node>
<StgValue><ssdm name="sk_addr_325"/></StgValue>
</operation>

<operation id="4236" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="8" op_0_bw="12">
<![CDATA[
entry:3889 %sk_load_325 = load i12 %sk_addr_325

]]></Node>
<StgValue><ssdm name="sk_load_325"/></StgValue>
</operation>

<operation id="4237" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3897 %add_ln758_24 = add i12 %a_read, i12 319

]]></Node>
<StgValue><ssdm name="add_ln758_24"/></StgValue>
</operation>

<operation id="4238" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="64" op_0_bw="12">
<![CDATA[
entry:3898 %zext_ln758_24 = zext i12 %add_ln758_24

]]></Node>
<StgValue><ssdm name="zext_ln758_24"/></StgValue>
</operation>

<operation id="4239" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3899 %sk_addr_326 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_24

]]></Node>
<StgValue><ssdm name="sk_addr_326"/></StgValue>
</operation>

<operation id="4240" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="8" op_0_bw="12">
<![CDATA[
entry:3900 %sk_load_326 = load i12 %sk_addr_326

]]></Node>
<StgValue><ssdm name="sk_load_326"/></StgValue>
</operation>

<operation id="4241" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3952 %sub_ln777_24 = sub i14 4096, i14 %zext_ln752_24

]]></Node>
<StgValue><ssdm name="sub_ln777_24"/></StgValue>
</operation>

<operation id="4242" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="14">
<![CDATA[
entry:3953 %sext_ln777_24 = sext i14 %sub_ln777_24

]]></Node>
<StgValue><ssdm name="sext_ln777_24"/></StgValue>
</operation>

<operation id="4243" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3954 %store_ln777 = store i32 %sext_ln777_24, i10 %r_addr_194

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="4244" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:588 %or_ln752_24 = or i10 %tmp_s, i10 195

]]></Node>
<StgValue><ssdm name="or_ln752_24"/></StgValue>
</operation>

<operation id="4245" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="10">
<![CDATA[
entry:589 %zext_ln752_88 = zext i10 %or_ln752_24

]]></Node>
<StgValue><ssdm name="zext_ln752_88"/></StgValue>
</operation>

<operation id="4246" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:590 %r_addr_195 = getelementptr i32 %r, i64 0, i64 %zext_ln752_88

]]></Node>
<StgValue><ssdm name="r_addr_195"/></StgValue>
</operation>

<operation id="4247" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3879 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_323, i32 7

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4248" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="8" op_0_bw="1">
<![CDATA[
entry:3880 %zext_ln752_56 = zext i1 %tmp_304

]]></Node>
<StgValue><ssdm name="zext_ln752_56"/></StgValue>
</operation>

<operation id="4249" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:3885 %shl_ln753_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_324, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_23"/></StgValue>
</operation>

<operation id="4250" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="8" op_0_bw="12">
<![CDATA[
entry:3889 %sk_load_325 = load i12 %sk_addr_325

]]></Node>
<StgValue><ssdm name="sk_load_325"/></StgValue>
</operation>

<operation id="4251" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="4" op_0_bw="8">
<![CDATA[
entry:3890 %trunc_ln755_24 = trunc i8 %sk_load_325

]]></Node>
<StgValue><ssdm name="trunc_ln755_24"/></StgValue>
</operation>

<operation id="4252" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3891 %tmp_305 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_56

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4253" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3892 %or_ln755_54 = or i9 %tmp_305, i9 %shl_ln753_23

]]></Node>
<StgValue><ssdm name="or_ln755_54"/></StgValue>
</operation>

<operation id="4254" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:3893 %or_ln755_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_24, i9 %or_ln755_54

]]></Node>
<StgValue><ssdm name="or_ln755_23"/></StgValue>
</operation>

<operation id="4255" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="14" op_0_bw="13">
<![CDATA[
entry:3894 %zext_ln757_24 = zext i13 %or_ln755_23

]]></Node>
<StgValue><ssdm name="zext_ln757_24"/></StgValue>
</operation>

<operation id="4256" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="8" op_0_bw="12">
<![CDATA[
entry:3900 %sk_load_326 = load i12 %sk_addr_326

]]></Node>
<StgValue><ssdm name="sk_load_326"/></StgValue>
</operation>

<operation id="4257" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3902 %add_ln759_24 = add i12 %a_read, i12 320

]]></Node>
<StgValue><ssdm name="add_ln759_24"/></StgValue>
</operation>

<operation id="4258" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="12">
<![CDATA[
entry:3903 %zext_ln759_24 = zext i12 %add_ln759_24

]]></Node>
<StgValue><ssdm name="zext_ln759_24"/></StgValue>
</operation>

<operation id="4259" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3904 %sk_addr_327 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_24

]]></Node>
<StgValue><ssdm name="sk_addr_327"/></StgValue>
</operation>

<operation id="4260" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="8" op_0_bw="12">
<![CDATA[
entry:3905 %sk_load_327 = load i12 %sk_addr_327

]]></Node>
<StgValue><ssdm name="sk_load_327"/></StgValue>
</operation>

<operation id="4261" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3914 %add_ln763_24 = add i12 %a_read, i12 321

]]></Node>
<StgValue><ssdm name="add_ln763_24"/></StgValue>
</operation>

<operation id="4262" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="64" op_0_bw="12">
<![CDATA[
entry:3915 %zext_ln763_24 = zext i12 %add_ln763_24

]]></Node>
<StgValue><ssdm name="zext_ln763_24"/></StgValue>
</operation>

<operation id="4263" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3916 %sk_addr_328 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_24

]]></Node>
<StgValue><ssdm name="sk_addr_328"/></StgValue>
</operation>

<operation id="4264" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="8" op_0_bw="12">
<![CDATA[
entry:3917 %sk_load_328 = load i12 %sk_addr_328

]]></Node>
<StgValue><ssdm name="sk_load_328"/></StgValue>
</operation>

<operation id="4265" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3955 %sub_ln778_24 = sub i14 4096, i14 %zext_ln757_24

]]></Node>
<StgValue><ssdm name="sub_ln778_24"/></StgValue>
</operation>

<operation id="4266" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="14">
<![CDATA[
entry:3956 %sext_ln778_24 = sext i14 %sub_ln778_24

]]></Node>
<StgValue><ssdm name="sext_ln778_24"/></StgValue>
</operation>

<operation id="4267" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3957 %store_ln778 = store i32 %sext_ln778_24, i10 %r_addr_195

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="4268" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:591 %or_ln757_24 = or i10 %tmp_s, i10 196

]]></Node>
<StgValue><ssdm name="or_ln757_24"/></StgValue>
</operation>

<operation id="4269" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="10">
<![CDATA[
entry:592 %zext_ln757_88 = zext i10 %or_ln757_24

]]></Node>
<StgValue><ssdm name="zext_ln757_88"/></StgValue>
</operation>

<operation id="4270" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:593 %r_addr_196 = getelementptr i32 %r, i64 0, i64 %zext_ln757_88

]]></Node>
<StgValue><ssdm name="r_addr_196"/></StgValue>
</operation>

<operation id="4271" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:594 %or_ln762_24 = or i10 %tmp_s, i10 197

]]></Node>
<StgValue><ssdm name="or_ln762_24"/></StgValue>
</operation>

<operation id="4272" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="10">
<![CDATA[
entry:595 %zext_ln762_56 = zext i10 %or_ln762_24

]]></Node>
<StgValue><ssdm name="zext_ln762_56"/></StgValue>
</operation>

<operation id="4273" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:596 %r_addr_197 = getelementptr i32 %r, i64 0, i64 %zext_ln762_56

]]></Node>
<StgValue><ssdm name="r_addr_197"/></StgValue>
</operation>

<operation id="4274" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3895 %lshr_ln757_23 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_325, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_23"/></StgValue>
</operation>

<operation id="4275" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="8" op_0_bw="4">
<![CDATA[
entry:3896 %zext_ln757_56 = zext i4 %lshr_ln757_23

]]></Node>
<StgValue><ssdm name="zext_ln757_56"/></StgValue>
</operation>

<operation id="4276" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="5" op_0_bw="8">
<![CDATA[
entry:3901 %trunc_ln758_24 = trunc i8 %sk_load_326

]]></Node>
<StgValue><ssdm name="trunc_ln758_24"/></StgValue>
</operation>

<operation id="4277" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="8" op_0_bw="12">
<![CDATA[
entry:3905 %sk_load_327 = load i12 %sk_addr_327

]]></Node>
<StgValue><ssdm name="sk_load_327"/></StgValue>
</operation>

<operation id="4278" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="8">
<![CDATA[
entry:3906 %trunc_ln760_24 = trunc i8 %sk_load_327

]]></Node>
<StgValue><ssdm name="trunc_ln760_24"/></StgValue>
</operation>

<operation id="4279" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3907 %tmp_306 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_56

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="4280" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:3908 %tmp_307 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_24, i4 0

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4281" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3909 %or_ln760_54 = or i9 %tmp_307, i9 %tmp_306

]]></Node>
<StgValue><ssdm name="or_ln760_54"/></StgValue>
</operation>

<operation id="4282" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3910 %tmp_308 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_326, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="4283" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:3911 %or_ln760_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_24, i3 %tmp_308, i9 %or_ln760_54

]]></Node>
<StgValue><ssdm name="or_ln760_23"/></StgValue>
</operation>

<operation id="4284" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="14" op_0_bw="13">
<![CDATA[
entry:3912 %zext_ln762_24 = zext i13 %or_ln760_23

]]></Node>
<StgValue><ssdm name="zext_ln762_24"/></StgValue>
</operation>

<operation id="4285" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3913 %lshr_ln762_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_327, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_23"/></StgValue>
</operation>

<operation id="4286" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="8" op_0_bw="12">
<![CDATA[
entry:3917 %sk_load_328 = load i12 %sk_addr_328

]]></Node>
<StgValue><ssdm name="sk_load_328"/></StgValue>
</operation>

<operation id="4287" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="6" op_0_bw="8">
<![CDATA[
entry:3918 %trunc_ln764_24 = trunc i8 %sk_load_328

]]></Node>
<StgValue><ssdm name="trunc_ln764_24"/></StgValue>
</operation>

<operation id="4288" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:3919 %or_ln764_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_24, i7 %lshr_ln762_23

]]></Node>
<StgValue><ssdm name="or_ln764_23"/></StgValue>
</operation>

<operation id="4289" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="14" op_0_bw="13">
<![CDATA[
entry:3920 %zext_ln766_24 = zext i13 %or_ln764_23

]]></Node>
<StgValue><ssdm name="zext_ln766_24"/></StgValue>
</operation>

<operation id="4290" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3923 %add_ln767_24 = add i12 %a_read, i12 322

]]></Node>
<StgValue><ssdm name="add_ln767_24"/></StgValue>
</operation>

<operation id="4291" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="64" op_0_bw="12">
<![CDATA[
entry:3924 %zext_ln767_24 = zext i12 %add_ln767_24

]]></Node>
<StgValue><ssdm name="zext_ln767_24"/></StgValue>
</operation>

<operation id="4292" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3925 %sk_addr_329 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_24

]]></Node>
<StgValue><ssdm name="sk_addr_329"/></StgValue>
</operation>

<operation id="4293" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="8" op_0_bw="12">
<![CDATA[
entry:3926 %sk_load_329 = load i12 %sk_addr_329

]]></Node>
<StgValue><ssdm name="sk_load_329"/></StgValue>
</operation>

<operation id="4294" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3928 %add_ln768_24 = add i12 %a_read, i12 323

]]></Node>
<StgValue><ssdm name="add_ln768_24"/></StgValue>
</operation>

<operation id="4295" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="64" op_0_bw="12">
<![CDATA[
entry:3929 %zext_ln768_24 = zext i12 %add_ln768_24

]]></Node>
<StgValue><ssdm name="zext_ln768_24"/></StgValue>
</operation>

<operation id="4296" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3930 %sk_addr_330 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_24

]]></Node>
<StgValue><ssdm name="sk_addr_330"/></StgValue>
</operation>

<operation id="4297" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="8" op_0_bw="12">
<![CDATA[
entry:3931 %sk_load_330 = load i12 %sk_addr_330

]]></Node>
<StgValue><ssdm name="sk_load_330"/></StgValue>
</operation>

<operation id="4298" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3958 %sub_ln779_24 = sub i14 4096, i14 %zext_ln762_24

]]></Node>
<StgValue><ssdm name="sub_ln779_24"/></StgValue>
</operation>

<operation id="4299" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="14">
<![CDATA[
entry:3959 %sext_ln779_24 = sext i14 %sub_ln779_24

]]></Node>
<StgValue><ssdm name="sext_ln779_24"/></StgValue>
</operation>

<operation id="4300" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3960 %store_ln779 = store i32 %sext_ln779_24, i10 %r_addr_196

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="4301" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3961 %sub_ln780_24 = sub i14 4096, i14 %zext_ln766_24

]]></Node>
<StgValue><ssdm name="sub_ln780_24"/></StgValue>
</operation>

<operation id="4302" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="14">
<![CDATA[
entry:3962 %sext_ln780_24 = sext i14 %sub_ln780_24

]]></Node>
<StgValue><ssdm name="sext_ln780_24"/></StgValue>
</operation>

<operation id="4303" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3963 %store_ln780 = store i32 %sext_ln780_24, i10 %r_addr_197

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="4304" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:597 %or_ln766_24 = or i10 %tmp_s, i10 198

]]></Node>
<StgValue><ssdm name="or_ln766_24"/></StgValue>
</operation>

<operation id="4305" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="10">
<![CDATA[
entry:598 %zext_ln766_88 = zext i10 %or_ln766_24

]]></Node>
<StgValue><ssdm name="zext_ln766_88"/></StgValue>
</operation>

<operation id="4306" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:599 %r_addr_198 = getelementptr i32 %r, i64 0, i64 %zext_ln766_88

]]></Node>
<StgValue><ssdm name="r_addr_198"/></StgValue>
</operation>

<operation id="4307" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3921 %lshr_ln766_23 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_328, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_23"/></StgValue>
</operation>

<operation id="4308" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="8" op_0_bw="2">
<![CDATA[
entry:3922 %zext_ln766_56 = zext i2 %lshr_ln766_23

]]></Node>
<StgValue><ssdm name="zext_ln766_56"/></StgValue>
</operation>

<operation id="4309" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="8" op_0_bw="12">
<![CDATA[
entry:3926 %sk_load_329 = load i12 %sk_addr_329

]]></Node>
<StgValue><ssdm name="sk_load_329"/></StgValue>
</operation>

<operation id="4310" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="7" op_0_bw="8">
<![CDATA[
entry:3927 %trunc_ln767_24 = trunc i8 %sk_load_329

]]></Node>
<StgValue><ssdm name="trunc_ln767_24"/></StgValue>
</operation>

<operation id="4311" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="8" op_0_bw="12">
<![CDATA[
entry:3931 %sk_load_330 = load i12 %sk_addr_330

]]></Node>
<StgValue><ssdm name="sk_load_330"/></StgValue>
</operation>

<operation id="4312" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="3" op_0_bw="8">
<![CDATA[
entry:3932 %trunc_ln769_24 = trunc i8 %sk_load_330

]]></Node>
<StgValue><ssdm name="trunc_ln769_24"/></StgValue>
</operation>

<operation id="4313" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3933 %tmp_309 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_56

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="4314" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:3934 %tmp_310 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_24, i2 0

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="4315" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3935 %or_ln769_54 = or i9 %tmp_310, i9 %tmp_309

]]></Node>
<StgValue><ssdm name="or_ln769_54"/></StgValue>
</operation>

<operation id="4316" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:3936 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_329, i32 7

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="4317" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:3937 %or_ln769_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_24, i1 %tmp_311, i9 %or_ln769_54

]]></Node>
<StgValue><ssdm name="or_ln769_23"/></StgValue>
</operation>

<operation id="4318" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="14" op_0_bw="13">
<![CDATA[
entry:3938 %zext_ln771_24 = zext i13 %or_ln769_23

]]></Node>
<StgValue><ssdm name="zext_ln771_24"/></StgValue>
</operation>

<operation id="4319" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3939 %lshr_ln771_23 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_330, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_23"/></StgValue>
</operation>

<operation id="4320" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3940 %add_ln772_24 = add i12 %a_read, i12 324

]]></Node>
<StgValue><ssdm name="add_ln772_24"/></StgValue>
</operation>

<operation id="4321" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="64" op_0_bw="12">
<![CDATA[
entry:3941 %zext_ln772_24 = zext i12 %add_ln772_24

]]></Node>
<StgValue><ssdm name="zext_ln772_24"/></StgValue>
</operation>

<operation id="4322" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3942 %sk_addr_331 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_24

]]></Node>
<StgValue><ssdm name="sk_addr_331"/></StgValue>
</operation>

<operation id="4323" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="8" op_0_bw="12">
<![CDATA[
entry:3943 %sk_load_331 = load i12 %sk_addr_331

]]></Node>
<StgValue><ssdm name="sk_load_331"/></StgValue>
</operation>

<operation id="4324" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3964 %sub_ln781_24 = sub i14 4096, i14 %zext_ln771_24

]]></Node>
<StgValue><ssdm name="sub_ln781_24"/></StgValue>
</operation>

<operation id="4325" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="14">
<![CDATA[
entry:3965 %sext_ln781_24 = sext i14 %sub_ln781_24

]]></Node>
<StgValue><ssdm name="sext_ln781_24"/></StgValue>
</operation>

<operation id="4326" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3966 %store_ln781 = store i32 %sext_ln781_24, i10 %r_addr_198

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4327" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3970 %add_ln739_24 = add i12 %a_read, i12 325

]]></Node>
<StgValue><ssdm name="add_ln739_24"/></StgValue>
</operation>

<operation id="4328" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="64" op_0_bw="12">
<![CDATA[
entry:3971 %zext_ln739_24 = zext i12 %add_ln739_24

]]></Node>
<StgValue><ssdm name="zext_ln739_24"/></StgValue>
</operation>

<operation id="4329" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3972 %sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_24

]]></Node>
<StgValue><ssdm name="sk_addr_25"/></StgValue>
</operation>

<operation id="4330" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="8" op_0_bw="12">
<![CDATA[
entry:3973 %sk_load_25 = load i12 %sk_addr_25

]]></Node>
<StgValue><ssdm name="sk_load_25"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="4331" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:600 %or_ln771_24 = or i10 %tmp_s, i10 199

]]></Node>
<StgValue><ssdm name="or_ln771_24"/></StgValue>
</operation>

<operation id="4332" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="10">
<![CDATA[
entry:601 %zext_ln771_56 = zext i10 %or_ln771_24

]]></Node>
<StgValue><ssdm name="zext_ln771_56"/></StgValue>
</operation>

<operation id="4333" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:602 %r_addr_199 = getelementptr i32 %r, i64 0, i64 %zext_ln771_56

]]></Node>
<StgValue><ssdm name="r_addr_199"/></StgValue>
</operation>

<operation id="4334" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="8" op_0_bw="12">
<![CDATA[
entry:3943 %sk_load_331 = load i12 %sk_addr_331

]]></Node>
<StgValue><ssdm name="sk_load_331"/></StgValue>
</operation>

<operation id="4335" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:3944 %or_ln772_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_331, i5 %lshr_ln771_23

]]></Node>
<StgValue><ssdm name="or_ln772_23"/></StgValue>
</operation>

<operation id="4336" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="14" op_0_bw="13">
<![CDATA[
entry:3945 %zext_ln775_24 = zext i13 %or_ln772_23

]]></Node>
<StgValue><ssdm name="zext_ln775_24"/></StgValue>
</operation>

<operation id="4337" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3967 %sub_ln782_24 = sub i14 4096, i14 %zext_ln775_24

]]></Node>
<StgValue><ssdm name="sub_ln782_24"/></StgValue>
</operation>

<operation id="4338" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="14">
<![CDATA[
entry:3968 %sext_ln782_24 = sext i14 %sub_ln782_24

]]></Node>
<StgValue><ssdm name="sext_ln782_24"/></StgValue>
</operation>

<operation id="4339" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:3969 %store_ln782 = store i32 %sext_ln782_24, i10 %r_addr_199

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4340" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="8" op_0_bw="12">
<![CDATA[
entry:3973 %sk_load_25 = load i12 %sk_addr_25

]]></Node>
<StgValue><ssdm name="sk_load_25"/></StgValue>
</operation>

<operation id="4341" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3974 %add_ln740_25 = add i12 %a_read, i12 326

]]></Node>
<StgValue><ssdm name="add_ln740_25"/></StgValue>
</operation>

<operation id="4342" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="64" op_0_bw="12">
<![CDATA[
entry:3975 %zext_ln740_25 = zext i12 %add_ln740_25

]]></Node>
<StgValue><ssdm name="zext_ln740_25"/></StgValue>
</operation>

<operation id="4343" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3976 %sk_addr_332 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_25

]]></Node>
<StgValue><ssdm name="sk_addr_332"/></StgValue>
</operation>

<operation id="4344" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="8" op_0_bw="12">
<![CDATA[
entry:3977 %sk_load_332 = load i12 %sk_addr_332

]]></Node>
<StgValue><ssdm name="sk_load_332"/></StgValue>
</operation>

<operation id="4345" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3983 %add_ln744_25 = add i12 %a_read, i12 327

]]></Node>
<StgValue><ssdm name="add_ln744_25"/></StgValue>
</operation>

<operation id="4346" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="64" op_0_bw="12">
<![CDATA[
entry:3984 %zext_ln744_25 = zext i12 %add_ln744_25

]]></Node>
<StgValue><ssdm name="zext_ln744_25"/></StgValue>
</operation>

<operation id="4347" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3985 %sk_addr_333 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_25

]]></Node>
<StgValue><ssdm name="sk_addr_333"/></StgValue>
</operation>

<operation id="4348" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="8" op_0_bw="12">
<![CDATA[
entry:3986 %sk_load_333 = load i12 %sk_addr_333

]]></Node>
<StgValue><ssdm name="sk_load_333"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="4349" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:603 %or_ln739_24 = or i10 %tmp_s, i10 200

]]></Node>
<StgValue><ssdm name="or_ln739_24"/></StgValue>
</operation>

<operation id="4350" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="10">
<![CDATA[
entry:604 %zext_ln739_56 = zext i10 %or_ln739_24

]]></Node>
<StgValue><ssdm name="zext_ln739_56"/></StgValue>
</operation>

<operation id="4351" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:605 %r_addr_200 = getelementptr i32 %r, i64 0, i64 %zext_ln739_56

]]></Node>
<StgValue><ssdm name="r_addr_200"/></StgValue>
</operation>

<operation id="4352" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="8" op_0_bw="12">
<![CDATA[
entry:3977 %sk_load_332 = load i12 %sk_addr_332

]]></Node>
<StgValue><ssdm name="sk_load_332"/></StgValue>
</operation>

<operation id="4353" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="5" op_0_bw="8">
<![CDATA[
entry:3978 %trunc_ln741_25 = trunc i8 %sk_load_332

]]></Node>
<StgValue><ssdm name="trunc_ln741_25"/></StgValue>
</operation>

<operation id="4354" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:3979 %tmp_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_25, i8 %sk_load_25

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="4355" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="14" op_0_bw="13">
<![CDATA[
entry:3980 %zext_ln743_25 = zext i13 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln743_25"/></StgValue>
</operation>

<operation id="4356" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="8" op_0_bw="12">
<![CDATA[
entry:3986 %sk_load_333 = load i12 %sk_addr_333

]]></Node>
<StgValue><ssdm name="sk_load_333"/></StgValue>
</operation>

<operation id="4357" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3988 %add_ln745_25 = add i12 %a_read, i12 328

]]></Node>
<StgValue><ssdm name="add_ln745_25"/></StgValue>
</operation>

<operation id="4358" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="64" op_0_bw="12">
<![CDATA[
entry:3989 %zext_ln745_25 = zext i12 %add_ln745_25

]]></Node>
<StgValue><ssdm name="zext_ln745_25"/></StgValue>
</operation>

<operation id="4359" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3990 %sk_addr_334 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_25

]]></Node>
<StgValue><ssdm name="sk_addr_334"/></StgValue>
</operation>

<operation id="4360" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="8" op_0_bw="12">
<![CDATA[
entry:3991 %sk_load_334 = load i12 %sk_addr_334

]]></Node>
<StgValue><ssdm name="sk_load_334"/></StgValue>
</operation>

<operation id="4361" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4000 %add_ln749_25 = add i12 %a_read, i12 329

]]></Node>
<StgValue><ssdm name="add_ln749_25"/></StgValue>
</operation>

<operation id="4362" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="64" op_0_bw="12">
<![CDATA[
entry:4001 %zext_ln749_25 = zext i12 %add_ln749_25

]]></Node>
<StgValue><ssdm name="zext_ln749_25"/></StgValue>
</operation>

<operation id="4363" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4002 %sk_addr_335 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_25

]]></Node>
<StgValue><ssdm name="sk_addr_335"/></StgValue>
</operation>

<operation id="4364" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="8" op_0_bw="12">
<![CDATA[
entry:4003 %sk_load_335 = load i12 %sk_addr_335

]]></Node>
<StgValue><ssdm name="sk_load_335"/></StgValue>
</operation>

<operation id="4365" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4074 %sub_ln775_25 = sub i14 4096, i14 %zext_ln743_25

]]></Node>
<StgValue><ssdm name="sub_ln775_25"/></StgValue>
</operation>

<operation id="4366" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="14">
<![CDATA[
entry:4075 %sext_ln775_25 = sext i14 %sub_ln775_25

]]></Node>
<StgValue><ssdm name="sext_ln775_25"/></StgValue>
</operation>

<operation id="4367" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4076 %store_ln775 = store i32 %sext_ln775_25, i10 %r_addr_200

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="4368" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:606 %or_ln743_25 = or i10 %tmp_s, i10 201

]]></Node>
<StgValue><ssdm name="or_ln743_25"/></StgValue>
</operation>

<operation id="4369" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="10">
<![CDATA[
entry:607 %zext_ln743_89 = zext i10 %or_ln743_25

]]></Node>
<StgValue><ssdm name="zext_ln743_89"/></StgValue>
</operation>

<operation id="4370" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:608 %r_addr_201 = getelementptr i32 %r, i64 0, i64 %zext_ln743_89

]]></Node>
<StgValue><ssdm name="r_addr_201"/></StgValue>
</operation>

<operation id="4371" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:609 %or_ln748_25 = or i10 %tmp_s, i10 202

]]></Node>
<StgValue><ssdm name="or_ln748_25"/></StgValue>
</operation>

<operation id="4372" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="10">
<![CDATA[
entry:610 %zext_ln748_57 = zext i10 %or_ln748_25

]]></Node>
<StgValue><ssdm name="zext_ln748_57"/></StgValue>
</operation>

<operation id="4373" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:611 %r_addr_202 = getelementptr i32 %r, i64 0, i64 %zext_ln748_57

]]></Node>
<StgValue><ssdm name="r_addr_202"/></StgValue>
</operation>

<operation id="4374" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3981 %lshr_ln743_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_332, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_24"/></StgValue>
</operation>

<operation id="4375" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="8" op_0_bw="3">
<![CDATA[
entry:3982 %zext_ln743_57 = zext i3 %lshr_ln743_24

]]></Node>
<StgValue><ssdm name="zext_ln743_57"/></StgValue>
</operation>

<operation id="4376" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="6" op_0_bw="8">
<![CDATA[
entry:3987 %trunc_ln744_25 = trunc i8 %sk_load_333

]]></Node>
<StgValue><ssdm name="trunc_ln744_25"/></StgValue>
</operation>

<operation id="4377" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="8" op_0_bw="12">
<![CDATA[
entry:3991 %sk_load_334 = load i12 %sk_addr_334

]]></Node>
<StgValue><ssdm name="sk_load_334"/></StgValue>
</operation>

<operation id="4378" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="2" op_0_bw="8">
<![CDATA[
entry:3992 %trunc_ln746_25 = trunc i8 %sk_load_334

]]></Node>
<StgValue><ssdm name="trunc_ln746_25"/></StgValue>
</operation>

<operation id="4379" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:3993 %tmp_312 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_57

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4380" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:3994 %tmp_313 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_25, i3 0

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="4381" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3995 %or_ln746_55 = or i9 %tmp_313, i9 %tmp_312

]]></Node>
<StgValue><ssdm name="or_ln746_55"/></StgValue>
</operation>

<operation id="4382" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3996 %tmp_314 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_333, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="4383" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:3997 %or_ln746_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_25, i2 %tmp_314, i9 %or_ln746_55

]]></Node>
<StgValue><ssdm name="or_ln746_24"/></StgValue>
</operation>

<operation id="4384" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="14" op_0_bw="13">
<![CDATA[
entry:3998 %zext_ln748_25 = zext i13 %or_ln746_24

]]></Node>
<StgValue><ssdm name="zext_ln748_25"/></StgValue>
</operation>

<operation id="4385" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3999 %lshr_ln748_24 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_334, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_24"/></StgValue>
</operation>

<operation id="4386" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="8" op_0_bw="12">
<![CDATA[
entry:4003 %sk_load_335 = load i12 %sk_addr_335

]]></Node>
<StgValue><ssdm name="sk_load_335"/></StgValue>
</operation>

<operation id="4387" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="7" op_0_bw="8">
<![CDATA[
entry:4004 %trunc_ln750_25 = trunc i8 %sk_load_335

]]></Node>
<StgValue><ssdm name="trunc_ln750_25"/></StgValue>
</operation>

<operation id="4388" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4005 %or_ln750_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_25, i6 %lshr_ln748_24

]]></Node>
<StgValue><ssdm name="or_ln750_24"/></StgValue>
</operation>

<operation id="4389" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="14" op_0_bw="13">
<![CDATA[
entry:4006 %zext_ln752_25 = zext i13 %or_ln750_24

]]></Node>
<StgValue><ssdm name="zext_ln752_25"/></StgValue>
</operation>

<operation id="4390" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4009 %add_ln753_25 = add i12 %a_read, i12 330

]]></Node>
<StgValue><ssdm name="add_ln753_25"/></StgValue>
</operation>

<operation id="4391" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="64" op_0_bw="12">
<![CDATA[
entry:4010 %zext_ln753_25 = zext i12 %add_ln753_25

]]></Node>
<StgValue><ssdm name="zext_ln753_25"/></StgValue>
</operation>

<operation id="4392" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4011 %sk_addr_336 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_25

]]></Node>
<StgValue><ssdm name="sk_addr_336"/></StgValue>
</operation>

<operation id="4393" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="8" op_0_bw="12">
<![CDATA[
entry:4012 %sk_load_336 = load i12 %sk_addr_336

]]></Node>
<StgValue><ssdm name="sk_load_336"/></StgValue>
</operation>

<operation id="4394" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4014 %add_ln754_25 = add i12 %a_read, i12 331

]]></Node>
<StgValue><ssdm name="add_ln754_25"/></StgValue>
</operation>

<operation id="4395" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="64" op_0_bw="12">
<![CDATA[
entry:4015 %zext_ln754_25 = zext i12 %add_ln754_25

]]></Node>
<StgValue><ssdm name="zext_ln754_25"/></StgValue>
</operation>

<operation id="4396" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4016 %sk_addr_337 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_25

]]></Node>
<StgValue><ssdm name="sk_addr_337"/></StgValue>
</operation>

<operation id="4397" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="8" op_0_bw="12">
<![CDATA[
entry:4017 %sk_load_337 = load i12 %sk_addr_337

]]></Node>
<StgValue><ssdm name="sk_load_337"/></StgValue>
</operation>

<operation id="4398" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4077 %sub_ln776_25 = sub i14 4096, i14 %zext_ln748_25

]]></Node>
<StgValue><ssdm name="sub_ln776_25"/></StgValue>
</operation>

<operation id="4399" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="14">
<![CDATA[
entry:4078 %sext_ln776_25 = sext i14 %sub_ln776_25

]]></Node>
<StgValue><ssdm name="sext_ln776_25"/></StgValue>
</operation>

<operation id="4400" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4079 %store_ln776 = store i32 %sext_ln776_25, i10 %r_addr_201

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="4401" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4080 %sub_ln777_25 = sub i14 4096, i14 %zext_ln752_25

]]></Node>
<StgValue><ssdm name="sub_ln777_25"/></StgValue>
</operation>

<operation id="4402" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="14">
<![CDATA[
entry:4081 %sext_ln777_25 = sext i14 %sub_ln777_25

]]></Node>
<StgValue><ssdm name="sext_ln777_25"/></StgValue>
</operation>

<operation id="4403" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4082 %store_ln777 = store i32 %sext_ln777_25, i10 %r_addr_202

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="4404" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:612 %or_ln752_25 = or i10 %tmp_s, i10 203

]]></Node>
<StgValue><ssdm name="or_ln752_25"/></StgValue>
</operation>

<operation id="4405" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
entry:613 %zext_ln752_89 = zext i10 %or_ln752_25

]]></Node>
<StgValue><ssdm name="zext_ln752_89"/></StgValue>
</operation>

<operation id="4406" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:614 %r_addr_203 = getelementptr i32 %r, i64 0, i64 %zext_ln752_89

]]></Node>
<StgValue><ssdm name="r_addr_203"/></StgValue>
</operation>

<operation id="4407" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4007 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_335, i32 7

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="4408" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="1">
<![CDATA[
entry:4008 %zext_ln752_57 = zext i1 %tmp_315

]]></Node>
<StgValue><ssdm name="zext_ln752_57"/></StgValue>
</operation>

<operation id="4409" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="8" op_0_bw="12">
<![CDATA[
entry:4012 %sk_load_336 = load i12 %sk_addr_336

]]></Node>
<StgValue><ssdm name="sk_load_336"/></StgValue>
</operation>

<operation id="4410" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4013 %shl_ln753_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_336, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_24"/></StgValue>
</operation>

<operation id="4411" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="8" op_0_bw="12">
<![CDATA[
entry:4017 %sk_load_337 = load i12 %sk_addr_337

]]></Node>
<StgValue><ssdm name="sk_load_337"/></StgValue>
</operation>

<operation id="4412" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="4" op_0_bw="8">
<![CDATA[
entry:4018 %trunc_ln755_25 = trunc i8 %sk_load_337

]]></Node>
<StgValue><ssdm name="trunc_ln755_25"/></StgValue>
</operation>

<operation id="4413" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4019 %tmp_316 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_57

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4414" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4020 %or_ln755_55 = or i9 %tmp_316, i9 %shl_ln753_24

]]></Node>
<StgValue><ssdm name="or_ln755_55"/></StgValue>
</operation>

<operation id="4415" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4021 %or_ln755_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_25, i9 %or_ln755_55

]]></Node>
<StgValue><ssdm name="or_ln755_24"/></StgValue>
</operation>

<operation id="4416" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="14" op_0_bw="13">
<![CDATA[
entry:4022 %zext_ln757_25 = zext i13 %or_ln755_24

]]></Node>
<StgValue><ssdm name="zext_ln757_25"/></StgValue>
</operation>

<operation id="4417" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4025 %add_ln758_25 = add i12 %a_read, i12 332

]]></Node>
<StgValue><ssdm name="add_ln758_25"/></StgValue>
</operation>

<operation id="4418" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="64" op_0_bw="12">
<![CDATA[
entry:4026 %zext_ln758_25 = zext i12 %add_ln758_25

]]></Node>
<StgValue><ssdm name="zext_ln758_25"/></StgValue>
</operation>

<operation id="4419" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4027 %sk_addr_338 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_25

]]></Node>
<StgValue><ssdm name="sk_addr_338"/></StgValue>
</operation>

<operation id="4420" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="12">
<![CDATA[
entry:4028 %sk_load_338 = load i12 %sk_addr_338

]]></Node>
<StgValue><ssdm name="sk_load_338"/></StgValue>
</operation>

<operation id="4421" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4030 %add_ln759_25 = add i12 %a_read, i12 333

]]></Node>
<StgValue><ssdm name="add_ln759_25"/></StgValue>
</operation>

<operation id="4422" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="64" op_0_bw="12">
<![CDATA[
entry:4031 %zext_ln759_25 = zext i12 %add_ln759_25

]]></Node>
<StgValue><ssdm name="zext_ln759_25"/></StgValue>
</operation>

<operation id="4423" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4032 %sk_addr_339 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_25

]]></Node>
<StgValue><ssdm name="sk_addr_339"/></StgValue>
</operation>

<operation id="4424" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="8" op_0_bw="12">
<![CDATA[
entry:4033 %sk_load_339 = load i12 %sk_addr_339

]]></Node>
<StgValue><ssdm name="sk_load_339"/></StgValue>
</operation>

<operation id="4425" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4083 %sub_ln778_25 = sub i14 4096, i14 %zext_ln757_25

]]></Node>
<StgValue><ssdm name="sub_ln778_25"/></StgValue>
</operation>

<operation id="4426" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="14">
<![CDATA[
entry:4084 %sext_ln778_25 = sext i14 %sub_ln778_25

]]></Node>
<StgValue><ssdm name="sext_ln778_25"/></StgValue>
</operation>

<operation id="4427" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4085 %store_ln778 = store i32 %sext_ln778_25, i10 %r_addr_203

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="4428" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:615 %or_ln757_25 = or i10 %tmp_s, i10 204

]]></Node>
<StgValue><ssdm name="or_ln757_25"/></StgValue>
</operation>

<operation id="4429" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="10">
<![CDATA[
entry:616 %zext_ln757_89 = zext i10 %or_ln757_25

]]></Node>
<StgValue><ssdm name="zext_ln757_89"/></StgValue>
</operation>

<operation id="4430" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:617 %r_addr_204 = getelementptr i32 %r, i64 0, i64 %zext_ln757_89

]]></Node>
<StgValue><ssdm name="r_addr_204"/></StgValue>
</operation>

<operation id="4431" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4023 %lshr_ln757_24 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_337, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_24"/></StgValue>
</operation>

<operation id="4432" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="8" op_0_bw="4">
<![CDATA[
entry:4024 %zext_ln757_57 = zext i4 %lshr_ln757_24

]]></Node>
<StgValue><ssdm name="zext_ln757_57"/></StgValue>
</operation>

<operation id="4433" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="12">
<![CDATA[
entry:4028 %sk_load_338 = load i12 %sk_addr_338

]]></Node>
<StgValue><ssdm name="sk_load_338"/></StgValue>
</operation>

<operation id="4434" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="5" op_0_bw="8">
<![CDATA[
entry:4029 %trunc_ln758_25 = trunc i8 %sk_load_338

]]></Node>
<StgValue><ssdm name="trunc_ln758_25"/></StgValue>
</operation>

<operation id="4435" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="8" op_0_bw="12">
<![CDATA[
entry:4033 %sk_load_339 = load i12 %sk_addr_339

]]></Node>
<StgValue><ssdm name="sk_load_339"/></StgValue>
</operation>

<operation id="4436" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="8">
<![CDATA[
entry:4034 %trunc_ln760_25 = trunc i8 %sk_load_339

]]></Node>
<StgValue><ssdm name="trunc_ln760_25"/></StgValue>
</operation>

<operation id="4437" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4035 %tmp_317 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_57

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="4438" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4036 %tmp_318 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_25, i4 0

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="4439" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4037 %or_ln760_55 = or i9 %tmp_318, i9 %tmp_317

]]></Node>
<StgValue><ssdm name="or_ln760_55"/></StgValue>
</operation>

<operation id="4440" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4038 %tmp_319 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_338, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="4441" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4039 %or_ln760_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_25, i3 %tmp_319, i9 %or_ln760_55

]]></Node>
<StgValue><ssdm name="or_ln760_24"/></StgValue>
</operation>

<operation id="4442" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="14" op_0_bw="13">
<![CDATA[
entry:4040 %zext_ln762_25 = zext i13 %or_ln760_24

]]></Node>
<StgValue><ssdm name="zext_ln762_25"/></StgValue>
</operation>

<operation id="4443" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4041 %lshr_ln762_24 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_339, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_24"/></StgValue>
</operation>

<operation id="4444" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4042 %add_ln763_25 = add i12 %a_read, i12 334

]]></Node>
<StgValue><ssdm name="add_ln763_25"/></StgValue>
</operation>

<operation id="4445" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="64" op_0_bw="12">
<![CDATA[
entry:4043 %zext_ln763_25 = zext i12 %add_ln763_25

]]></Node>
<StgValue><ssdm name="zext_ln763_25"/></StgValue>
</operation>

<operation id="4446" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4044 %sk_addr_340 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_25

]]></Node>
<StgValue><ssdm name="sk_addr_340"/></StgValue>
</operation>

<operation id="4447" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="8" op_0_bw="12">
<![CDATA[
entry:4045 %sk_load_340 = load i12 %sk_addr_340

]]></Node>
<StgValue><ssdm name="sk_load_340"/></StgValue>
</operation>

<operation id="4448" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4051 %add_ln767_25 = add i12 %a_read, i12 335

]]></Node>
<StgValue><ssdm name="add_ln767_25"/></StgValue>
</operation>

<operation id="4449" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="64" op_0_bw="12">
<![CDATA[
entry:4052 %zext_ln767_25 = zext i12 %add_ln767_25

]]></Node>
<StgValue><ssdm name="zext_ln767_25"/></StgValue>
</operation>

<operation id="4450" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4053 %sk_addr_341 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_25

]]></Node>
<StgValue><ssdm name="sk_addr_341"/></StgValue>
</operation>

<operation id="4451" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="8" op_0_bw="12">
<![CDATA[
entry:4054 %sk_load_341 = load i12 %sk_addr_341

]]></Node>
<StgValue><ssdm name="sk_load_341"/></StgValue>
</operation>

<operation id="4452" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4086 %sub_ln779_25 = sub i14 4096, i14 %zext_ln762_25

]]></Node>
<StgValue><ssdm name="sub_ln779_25"/></StgValue>
</operation>

<operation id="4453" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="14">
<![CDATA[
entry:4087 %sext_ln779_25 = sext i14 %sub_ln779_25

]]></Node>
<StgValue><ssdm name="sext_ln779_25"/></StgValue>
</operation>

<operation id="4454" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4088 %store_ln779 = store i32 %sext_ln779_25, i10 %r_addr_204

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="4455" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:618 %or_ln762_25 = or i10 %tmp_s, i10 205

]]></Node>
<StgValue><ssdm name="or_ln762_25"/></StgValue>
</operation>

<operation id="4456" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
entry:619 %zext_ln762_57 = zext i10 %or_ln762_25

]]></Node>
<StgValue><ssdm name="zext_ln762_57"/></StgValue>
</operation>

<operation id="4457" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:620 %r_addr_205 = getelementptr i32 %r, i64 0, i64 %zext_ln762_57

]]></Node>
<StgValue><ssdm name="r_addr_205"/></StgValue>
</operation>

<operation id="4458" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="8" op_0_bw="12">
<![CDATA[
entry:4045 %sk_load_340 = load i12 %sk_addr_340

]]></Node>
<StgValue><ssdm name="sk_load_340"/></StgValue>
</operation>

<operation id="4459" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="6" op_0_bw="8">
<![CDATA[
entry:4046 %trunc_ln764_25 = trunc i8 %sk_load_340

]]></Node>
<StgValue><ssdm name="trunc_ln764_25"/></StgValue>
</operation>

<operation id="4460" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4047 %or_ln764_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_25, i7 %lshr_ln762_24

]]></Node>
<StgValue><ssdm name="or_ln764_24"/></StgValue>
</operation>

<operation id="4461" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="14" op_0_bw="13">
<![CDATA[
entry:4048 %zext_ln766_25 = zext i13 %or_ln764_24

]]></Node>
<StgValue><ssdm name="zext_ln766_25"/></StgValue>
</operation>

<operation id="4462" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="8" op_0_bw="12">
<![CDATA[
entry:4054 %sk_load_341 = load i12 %sk_addr_341

]]></Node>
<StgValue><ssdm name="sk_load_341"/></StgValue>
</operation>

<operation id="4463" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4056 %add_ln768_25 = add i12 %a_read, i12 336

]]></Node>
<StgValue><ssdm name="add_ln768_25"/></StgValue>
</operation>

<operation id="4464" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="64" op_0_bw="12">
<![CDATA[
entry:4057 %zext_ln768_25 = zext i12 %add_ln768_25

]]></Node>
<StgValue><ssdm name="zext_ln768_25"/></StgValue>
</operation>

<operation id="4465" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4058 %sk_addr_342 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_25

]]></Node>
<StgValue><ssdm name="sk_addr_342"/></StgValue>
</operation>

<operation id="4466" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="8" op_0_bw="12">
<![CDATA[
entry:4059 %sk_load_342 = load i12 %sk_addr_342

]]></Node>
<StgValue><ssdm name="sk_load_342"/></StgValue>
</operation>

<operation id="4467" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4068 %add_ln772_25 = add i12 %a_read, i12 337

]]></Node>
<StgValue><ssdm name="add_ln772_25"/></StgValue>
</operation>

<operation id="4468" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="64" op_0_bw="12">
<![CDATA[
entry:4069 %zext_ln772_25 = zext i12 %add_ln772_25

]]></Node>
<StgValue><ssdm name="zext_ln772_25"/></StgValue>
</operation>

<operation id="4469" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4070 %sk_addr_343 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_25

]]></Node>
<StgValue><ssdm name="sk_addr_343"/></StgValue>
</operation>

<operation id="4470" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="12">
<![CDATA[
entry:4071 %sk_load_343 = load i12 %sk_addr_343

]]></Node>
<StgValue><ssdm name="sk_load_343"/></StgValue>
</operation>

<operation id="4471" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4089 %sub_ln780_25 = sub i14 4096, i14 %zext_ln766_25

]]></Node>
<StgValue><ssdm name="sub_ln780_25"/></StgValue>
</operation>

<operation id="4472" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="14">
<![CDATA[
entry:4090 %sext_ln780_25 = sext i14 %sub_ln780_25

]]></Node>
<StgValue><ssdm name="sext_ln780_25"/></StgValue>
</operation>

<operation id="4473" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4091 %store_ln780 = store i32 %sext_ln780_25, i10 %r_addr_205

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="4474" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:621 %or_ln766_25 = or i10 %tmp_s, i10 206

]]></Node>
<StgValue><ssdm name="or_ln766_25"/></StgValue>
</operation>

<operation id="4475" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="10">
<![CDATA[
entry:622 %zext_ln766_89 = zext i10 %or_ln766_25

]]></Node>
<StgValue><ssdm name="zext_ln766_89"/></StgValue>
</operation>

<operation id="4476" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:623 %r_addr_206 = getelementptr i32 %r, i64 0, i64 %zext_ln766_89

]]></Node>
<StgValue><ssdm name="r_addr_206"/></StgValue>
</operation>

<operation id="4477" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:624 %or_ln771_25 = or i10 %tmp_s, i10 207

]]></Node>
<StgValue><ssdm name="or_ln771_25"/></StgValue>
</operation>

<operation id="4478" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="10">
<![CDATA[
entry:625 %zext_ln771_57 = zext i10 %or_ln771_25

]]></Node>
<StgValue><ssdm name="zext_ln771_57"/></StgValue>
</operation>

<operation id="4479" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:626 %r_addr_207 = getelementptr i32 %r, i64 0, i64 %zext_ln771_57

]]></Node>
<StgValue><ssdm name="r_addr_207"/></StgValue>
</operation>

<operation id="4480" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4049 %lshr_ln766_24 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_340, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_24"/></StgValue>
</operation>

<operation id="4481" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="8" op_0_bw="2">
<![CDATA[
entry:4050 %zext_ln766_57 = zext i2 %lshr_ln766_24

]]></Node>
<StgValue><ssdm name="zext_ln766_57"/></StgValue>
</operation>

<operation id="4482" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="7" op_0_bw="8">
<![CDATA[
entry:4055 %trunc_ln767_25 = trunc i8 %sk_load_341

]]></Node>
<StgValue><ssdm name="trunc_ln767_25"/></StgValue>
</operation>

<operation id="4483" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="8" op_0_bw="12">
<![CDATA[
entry:4059 %sk_load_342 = load i12 %sk_addr_342

]]></Node>
<StgValue><ssdm name="sk_load_342"/></StgValue>
</operation>

<operation id="4484" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="3" op_0_bw="8">
<![CDATA[
entry:4060 %trunc_ln769_25 = trunc i8 %sk_load_342

]]></Node>
<StgValue><ssdm name="trunc_ln769_25"/></StgValue>
</operation>

<operation id="4485" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4061 %tmp_320 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_57

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="4486" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4062 %tmp_321 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_25, i2 0

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4487" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4063 %or_ln769_55 = or i9 %tmp_321, i9 %tmp_320

]]></Node>
<StgValue><ssdm name="or_ln769_55"/></StgValue>
</operation>

<operation id="4488" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4064 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_341, i32 7

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="4489" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4065 %or_ln769_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_25, i1 %tmp_322, i9 %or_ln769_55

]]></Node>
<StgValue><ssdm name="or_ln769_24"/></StgValue>
</operation>

<operation id="4490" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="14" op_0_bw="13">
<![CDATA[
entry:4066 %zext_ln771_25 = zext i13 %or_ln769_24

]]></Node>
<StgValue><ssdm name="zext_ln771_25"/></StgValue>
</operation>

<operation id="4491" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4067 %lshr_ln771_24 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_342, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_24"/></StgValue>
</operation>

<operation id="4492" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="12">
<![CDATA[
entry:4071 %sk_load_343 = load i12 %sk_addr_343

]]></Node>
<StgValue><ssdm name="sk_load_343"/></StgValue>
</operation>

<operation id="4493" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4072 %or_ln772_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_343, i5 %lshr_ln771_24

]]></Node>
<StgValue><ssdm name="or_ln772_24"/></StgValue>
</operation>

<operation id="4494" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="14" op_0_bw="13">
<![CDATA[
entry:4073 %zext_ln775_25 = zext i13 %or_ln772_24

]]></Node>
<StgValue><ssdm name="zext_ln775_25"/></StgValue>
</operation>

<operation id="4495" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4092 %sub_ln781_25 = sub i14 4096, i14 %zext_ln771_25

]]></Node>
<StgValue><ssdm name="sub_ln781_25"/></StgValue>
</operation>

<operation id="4496" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="14">
<![CDATA[
entry:4093 %sext_ln781_25 = sext i14 %sub_ln781_25

]]></Node>
<StgValue><ssdm name="sext_ln781_25"/></StgValue>
</operation>

<operation id="4497" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4094 %store_ln781 = store i32 %sext_ln781_25, i10 %r_addr_206

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4498" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4095 %sub_ln782_25 = sub i14 4096, i14 %zext_ln775_25

]]></Node>
<StgValue><ssdm name="sub_ln782_25"/></StgValue>
</operation>

<operation id="4499" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="14">
<![CDATA[
entry:4096 %sext_ln782_25 = sext i14 %sub_ln782_25

]]></Node>
<StgValue><ssdm name="sext_ln782_25"/></StgValue>
</operation>

<operation id="4500" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4097 %store_ln782 = store i32 %sext_ln782_25, i10 %r_addr_207

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4501" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4098 %add_ln739_25 = add i12 %a_read, i12 338

]]></Node>
<StgValue><ssdm name="add_ln739_25"/></StgValue>
</operation>

<operation id="4502" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="64" op_0_bw="12">
<![CDATA[
entry:4099 %zext_ln739_25 = zext i12 %add_ln739_25

]]></Node>
<StgValue><ssdm name="zext_ln739_25"/></StgValue>
</operation>

<operation id="4503" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4100 %sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_25

]]></Node>
<StgValue><ssdm name="sk_addr_26"/></StgValue>
</operation>

<operation id="4504" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="8" op_0_bw="12">
<![CDATA[
entry:4101 %sk_load_26 = load i12 %sk_addr_26

]]></Node>
<StgValue><ssdm name="sk_load_26"/></StgValue>
</operation>

<operation id="4505" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4102 %add_ln740_26 = add i12 %a_read, i12 339

]]></Node>
<StgValue><ssdm name="add_ln740_26"/></StgValue>
</operation>

<operation id="4506" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="64" op_0_bw="12">
<![CDATA[
entry:4103 %zext_ln740_26 = zext i12 %add_ln740_26

]]></Node>
<StgValue><ssdm name="zext_ln740_26"/></StgValue>
</operation>

<operation id="4507" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4104 %sk_addr_344 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_26

]]></Node>
<StgValue><ssdm name="sk_addr_344"/></StgValue>
</operation>

<operation id="4508" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="12">
<![CDATA[
entry:4105 %sk_load_344 = load i12 %sk_addr_344

]]></Node>
<StgValue><ssdm name="sk_load_344"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="4509" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:627 %or_ln739_25 = or i10 %tmp_s, i10 208

]]></Node>
<StgValue><ssdm name="or_ln739_25"/></StgValue>
</operation>

<operation id="4510" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="10">
<![CDATA[
entry:628 %zext_ln739_57 = zext i10 %or_ln739_25

]]></Node>
<StgValue><ssdm name="zext_ln739_57"/></StgValue>
</operation>

<operation id="4511" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:629 %r_addr_208 = getelementptr i32 %r, i64 0, i64 %zext_ln739_57

]]></Node>
<StgValue><ssdm name="r_addr_208"/></StgValue>
</operation>

<operation id="4512" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="8" op_0_bw="12">
<![CDATA[
entry:4101 %sk_load_26 = load i12 %sk_addr_26

]]></Node>
<StgValue><ssdm name="sk_load_26"/></StgValue>
</operation>

<operation id="4513" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="12">
<![CDATA[
entry:4105 %sk_load_344 = load i12 %sk_addr_344

]]></Node>
<StgValue><ssdm name="sk_load_344"/></StgValue>
</operation>

<operation id="4514" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="5" op_0_bw="8">
<![CDATA[
entry:4106 %trunc_ln741_26 = trunc i8 %sk_load_344

]]></Node>
<StgValue><ssdm name="trunc_ln741_26"/></StgValue>
</operation>

<operation id="4515" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4107 %tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_26, i8 %sk_load_26

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="4516" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="14" op_0_bw="13">
<![CDATA[
entry:4108 %zext_ln743_26 = zext i13 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln743_26"/></StgValue>
</operation>

<operation id="4517" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4111 %add_ln744_26 = add i12 %a_read, i12 340

]]></Node>
<StgValue><ssdm name="add_ln744_26"/></StgValue>
</operation>

<operation id="4518" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="64" op_0_bw="12">
<![CDATA[
entry:4112 %zext_ln744_26 = zext i12 %add_ln744_26

]]></Node>
<StgValue><ssdm name="zext_ln744_26"/></StgValue>
</operation>

<operation id="4519" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4113 %sk_addr_345 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_26

]]></Node>
<StgValue><ssdm name="sk_addr_345"/></StgValue>
</operation>

<operation id="4520" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="8" op_0_bw="12">
<![CDATA[
entry:4114 %sk_load_345 = load i12 %sk_addr_345

]]></Node>
<StgValue><ssdm name="sk_load_345"/></StgValue>
</operation>

<operation id="4521" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4116 %add_ln745_26 = add i12 %a_read, i12 341

]]></Node>
<StgValue><ssdm name="add_ln745_26"/></StgValue>
</operation>

<operation id="4522" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="64" op_0_bw="12">
<![CDATA[
entry:4117 %zext_ln745_26 = zext i12 %add_ln745_26

]]></Node>
<StgValue><ssdm name="zext_ln745_26"/></StgValue>
</operation>

<operation id="4523" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4118 %sk_addr_346 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_26

]]></Node>
<StgValue><ssdm name="sk_addr_346"/></StgValue>
</operation>

<operation id="4524" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="12">
<![CDATA[
entry:4119 %sk_load_346 = load i12 %sk_addr_346

]]></Node>
<StgValue><ssdm name="sk_load_346"/></StgValue>
</operation>

<operation id="4525" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4202 %sub_ln775_26 = sub i14 4096, i14 %zext_ln743_26

]]></Node>
<StgValue><ssdm name="sub_ln775_26"/></StgValue>
</operation>

<operation id="4526" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="32" op_0_bw="14">
<![CDATA[
entry:4203 %sext_ln775_26 = sext i14 %sub_ln775_26

]]></Node>
<StgValue><ssdm name="sext_ln775_26"/></StgValue>
</operation>

<operation id="4527" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4204 %store_ln775 = store i32 %sext_ln775_26, i10 %r_addr_208

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="4528" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:630 %or_ln743_26 = or i10 %tmp_s, i10 209

]]></Node>
<StgValue><ssdm name="or_ln743_26"/></StgValue>
</operation>

<operation id="4529" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
entry:631 %zext_ln743_90 = zext i10 %or_ln743_26

]]></Node>
<StgValue><ssdm name="zext_ln743_90"/></StgValue>
</operation>

<operation id="4530" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:632 %r_addr_209 = getelementptr i32 %r, i64 0, i64 %zext_ln743_90

]]></Node>
<StgValue><ssdm name="r_addr_209"/></StgValue>
</operation>

<operation id="4531" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4109 %lshr_ln743_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_344, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_25"/></StgValue>
</operation>

<operation id="4532" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="8" op_0_bw="3">
<![CDATA[
entry:4110 %zext_ln743_58 = zext i3 %lshr_ln743_25

]]></Node>
<StgValue><ssdm name="zext_ln743_58"/></StgValue>
</operation>

<operation id="4533" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="8" op_0_bw="12">
<![CDATA[
entry:4114 %sk_load_345 = load i12 %sk_addr_345

]]></Node>
<StgValue><ssdm name="sk_load_345"/></StgValue>
</operation>

<operation id="4534" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="6" op_0_bw="8">
<![CDATA[
entry:4115 %trunc_ln744_26 = trunc i8 %sk_load_345

]]></Node>
<StgValue><ssdm name="trunc_ln744_26"/></StgValue>
</operation>

<operation id="4535" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="12">
<![CDATA[
entry:4119 %sk_load_346 = load i12 %sk_addr_346

]]></Node>
<StgValue><ssdm name="sk_load_346"/></StgValue>
</operation>

<operation id="4536" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="2" op_0_bw="8">
<![CDATA[
entry:4120 %trunc_ln746_26 = trunc i8 %sk_load_346

]]></Node>
<StgValue><ssdm name="trunc_ln746_26"/></StgValue>
</operation>

<operation id="4537" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4121 %tmp_323 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_58

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="4538" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4122 %tmp_324 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_26, i3 0

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="4539" st_id="172" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4123 %or_ln746_56 = or i9 %tmp_324, i9 %tmp_323

]]></Node>
<StgValue><ssdm name="or_ln746_56"/></StgValue>
</operation>

<operation id="4540" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4124 %tmp_325 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_345, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4541" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4125 %or_ln746_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_26, i2 %tmp_325, i9 %or_ln746_56

]]></Node>
<StgValue><ssdm name="or_ln746_25"/></StgValue>
</operation>

<operation id="4542" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="14" op_0_bw="13">
<![CDATA[
entry:4126 %zext_ln748_26 = zext i13 %or_ln746_25

]]></Node>
<StgValue><ssdm name="zext_ln748_26"/></StgValue>
</operation>

<operation id="4543" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4127 %lshr_ln748_25 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_346, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_25"/></StgValue>
</operation>

<operation id="4544" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4128 %add_ln749_26 = add i12 %a_read, i12 342

]]></Node>
<StgValue><ssdm name="add_ln749_26"/></StgValue>
</operation>

<operation id="4545" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="64" op_0_bw="12">
<![CDATA[
entry:4129 %zext_ln749_26 = zext i12 %add_ln749_26

]]></Node>
<StgValue><ssdm name="zext_ln749_26"/></StgValue>
</operation>

<operation id="4546" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4130 %sk_addr_347 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_26

]]></Node>
<StgValue><ssdm name="sk_addr_347"/></StgValue>
</operation>

<operation id="4547" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="8" op_0_bw="12">
<![CDATA[
entry:4131 %sk_load_347 = load i12 %sk_addr_347

]]></Node>
<StgValue><ssdm name="sk_load_347"/></StgValue>
</operation>

<operation id="4548" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4137 %add_ln753_26 = add i12 %a_read, i12 343

]]></Node>
<StgValue><ssdm name="add_ln753_26"/></StgValue>
</operation>

<operation id="4549" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="64" op_0_bw="12">
<![CDATA[
entry:4138 %zext_ln753_26 = zext i12 %add_ln753_26

]]></Node>
<StgValue><ssdm name="zext_ln753_26"/></StgValue>
</operation>

<operation id="4550" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4139 %sk_addr_348 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_26

]]></Node>
<StgValue><ssdm name="sk_addr_348"/></StgValue>
</operation>

<operation id="4551" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="8" op_0_bw="12">
<![CDATA[
entry:4140 %sk_load_348 = load i12 %sk_addr_348

]]></Node>
<StgValue><ssdm name="sk_load_348"/></StgValue>
</operation>

<operation id="4552" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4205 %sub_ln776_26 = sub i14 4096, i14 %zext_ln748_26

]]></Node>
<StgValue><ssdm name="sub_ln776_26"/></StgValue>
</operation>

<operation id="4553" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="14">
<![CDATA[
entry:4206 %sext_ln776_26 = sext i14 %sub_ln776_26

]]></Node>
<StgValue><ssdm name="sext_ln776_26"/></StgValue>
</operation>

<operation id="4554" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4207 %store_ln776 = store i32 %sext_ln776_26, i10 %r_addr_209

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="4555" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:633 %or_ln748_26 = or i10 %tmp_s, i10 210

]]></Node>
<StgValue><ssdm name="or_ln748_26"/></StgValue>
</operation>

<operation id="4556" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="10">
<![CDATA[
entry:634 %zext_ln748_58 = zext i10 %or_ln748_26

]]></Node>
<StgValue><ssdm name="zext_ln748_58"/></StgValue>
</operation>

<operation id="4557" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:635 %r_addr_210 = getelementptr i32 %r, i64 0, i64 %zext_ln748_58

]]></Node>
<StgValue><ssdm name="r_addr_210"/></StgValue>
</operation>

<operation id="4558" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="8" op_0_bw="12">
<![CDATA[
entry:4131 %sk_load_347 = load i12 %sk_addr_347

]]></Node>
<StgValue><ssdm name="sk_load_347"/></StgValue>
</operation>

<operation id="4559" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="7" op_0_bw="8">
<![CDATA[
entry:4132 %trunc_ln750_26 = trunc i8 %sk_load_347

]]></Node>
<StgValue><ssdm name="trunc_ln750_26"/></StgValue>
</operation>

<operation id="4560" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4133 %or_ln750_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_26, i6 %lshr_ln748_25

]]></Node>
<StgValue><ssdm name="or_ln750_25"/></StgValue>
</operation>

<operation id="4561" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="14" op_0_bw="13">
<![CDATA[
entry:4134 %zext_ln752_26 = zext i13 %or_ln750_25

]]></Node>
<StgValue><ssdm name="zext_ln752_26"/></StgValue>
</operation>

<operation id="4562" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="8" op_0_bw="12">
<![CDATA[
entry:4140 %sk_load_348 = load i12 %sk_addr_348

]]></Node>
<StgValue><ssdm name="sk_load_348"/></StgValue>
</operation>

<operation id="4563" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4142 %add_ln754_26 = add i12 %a_read, i12 344

]]></Node>
<StgValue><ssdm name="add_ln754_26"/></StgValue>
</operation>

<operation id="4564" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="64" op_0_bw="12">
<![CDATA[
entry:4143 %zext_ln754_26 = zext i12 %add_ln754_26

]]></Node>
<StgValue><ssdm name="zext_ln754_26"/></StgValue>
</operation>

<operation id="4565" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4144 %sk_addr_349 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_26

]]></Node>
<StgValue><ssdm name="sk_addr_349"/></StgValue>
</operation>

<operation id="4566" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="8" op_0_bw="12">
<![CDATA[
entry:4145 %sk_load_349 = load i12 %sk_addr_349

]]></Node>
<StgValue><ssdm name="sk_load_349"/></StgValue>
</operation>

<operation id="4567" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4153 %add_ln758_26 = add i12 %a_read, i12 345

]]></Node>
<StgValue><ssdm name="add_ln758_26"/></StgValue>
</operation>

<operation id="4568" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="64" op_0_bw="12">
<![CDATA[
entry:4154 %zext_ln758_26 = zext i12 %add_ln758_26

]]></Node>
<StgValue><ssdm name="zext_ln758_26"/></StgValue>
</operation>

<operation id="4569" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4155 %sk_addr_350 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_26

]]></Node>
<StgValue><ssdm name="sk_addr_350"/></StgValue>
</operation>

<operation id="4570" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="8" op_0_bw="12">
<![CDATA[
entry:4156 %sk_load_350 = load i12 %sk_addr_350

]]></Node>
<StgValue><ssdm name="sk_load_350"/></StgValue>
</operation>

<operation id="4571" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4208 %sub_ln777_26 = sub i14 4096, i14 %zext_ln752_26

]]></Node>
<StgValue><ssdm name="sub_ln777_26"/></StgValue>
</operation>

<operation id="4572" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="32" op_0_bw="14">
<![CDATA[
entry:4209 %sext_ln777_26 = sext i14 %sub_ln777_26

]]></Node>
<StgValue><ssdm name="sext_ln777_26"/></StgValue>
</operation>

<operation id="4573" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4210 %store_ln777 = store i32 %sext_ln777_26, i10 %r_addr_210

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="4574" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:636 %or_ln752_26 = or i10 %tmp_s, i10 211

]]></Node>
<StgValue><ssdm name="or_ln752_26"/></StgValue>
</operation>

<operation id="4575" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="10">
<![CDATA[
entry:637 %zext_ln752_90 = zext i10 %or_ln752_26

]]></Node>
<StgValue><ssdm name="zext_ln752_90"/></StgValue>
</operation>

<operation id="4576" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:638 %r_addr_211 = getelementptr i32 %r, i64 0, i64 %zext_ln752_90

]]></Node>
<StgValue><ssdm name="r_addr_211"/></StgValue>
</operation>

<operation id="4577" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4135 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_347, i32 7

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4578" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="8" op_0_bw="1">
<![CDATA[
entry:4136 %zext_ln752_58 = zext i1 %tmp_326

]]></Node>
<StgValue><ssdm name="zext_ln752_58"/></StgValue>
</operation>

<operation id="4579" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4141 %shl_ln753_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_348, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_25"/></StgValue>
</operation>

<operation id="4580" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="8" op_0_bw="12">
<![CDATA[
entry:4145 %sk_load_349 = load i12 %sk_addr_349

]]></Node>
<StgValue><ssdm name="sk_load_349"/></StgValue>
</operation>

<operation id="4581" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="4" op_0_bw="8">
<![CDATA[
entry:4146 %trunc_ln755_26 = trunc i8 %sk_load_349

]]></Node>
<StgValue><ssdm name="trunc_ln755_26"/></StgValue>
</operation>

<operation id="4582" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4147 %tmp_327 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_58

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="4583" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4148 %or_ln755_56 = or i9 %tmp_327, i9 %shl_ln753_25

]]></Node>
<StgValue><ssdm name="or_ln755_56"/></StgValue>
</operation>

<operation id="4584" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4149 %or_ln755_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_26, i9 %or_ln755_56

]]></Node>
<StgValue><ssdm name="or_ln755_25"/></StgValue>
</operation>

<operation id="4585" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="14" op_0_bw="13">
<![CDATA[
entry:4150 %zext_ln757_26 = zext i13 %or_ln755_25

]]></Node>
<StgValue><ssdm name="zext_ln757_26"/></StgValue>
</operation>

<operation id="4586" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="8" op_0_bw="12">
<![CDATA[
entry:4156 %sk_load_350 = load i12 %sk_addr_350

]]></Node>
<StgValue><ssdm name="sk_load_350"/></StgValue>
</operation>

<operation id="4587" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4158 %add_ln759_26 = add i12 %a_read, i12 346

]]></Node>
<StgValue><ssdm name="add_ln759_26"/></StgValue>
</operation>

<operation id="4588" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="64" op_0_bw="12">
<![CDATA[
entry:4159 %zext_ln759_26 = zext i12 %add_ln759_26

]]></Node>
<StgValue><ssdm name="zext_ln759_26"/></StgValue>
</operation>

<operation id="4589" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4160 %sk_addr_351 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_26

]]></Node>
<StgValue><ssdm name="sk_addr_351"/></StgValue>
</operation>

<operation id="4590" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="8" op_0_bw="12">
<![CDATA[
entry:4161 %sk_load_351 = load i12 %sk_addr_351

]]></Node>
<StgValue><ssdm name="sk_load_351"/></StgValue>
</operation>

<operation id="4591" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4170 %add_ln763_26 = add i12 %a_read, i12 347

]]></Node>
<StgValue><ssdm name="add_ln763_26"/></StgValue>
</operation>

<operation id="4592" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="64" op_0_bw="12">
<![CDATA[
entry:4171 %zext_ln763_26 = zext i12 %add_ln763_26

]]></Node>
<StgValue><ssdm name="zext_ln763_26"/></StgValue>
</operation>

<operation id="4593" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4172 %sk_addr_352 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_26

]]></Node>
<StgValue><ssdm name="sk_addr_352"/></StgValue>
</operation>

<operation id="4594" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="8" op_0_bw="12">
<![CDATA[
entry:4173 %sk_load_352 = load i12 %sk_addr_352

]]></Node>
<StgValue><ssdm name="sk_load_352"/></StgValue>
</operation>

<operation id="4595" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4211 %sub_ln778_26 = sub i14 4096, i14 %zext_ln757_26

]]></Node>
<StgValue><ssdm name="sub_ln778_26"/></StgValue>
</operation>

<operation id="4596" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="32" op_0_bw="14">
<![CDATA[
entry:4212 %sext_ln778_26 = sext i14 %sub_ln778_26

]]></Node>
<StgValue><ssdm name="sext_ln778_26"/></StgValue>
</operation>

<operation id="4597" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4213 %store_ln778 = store i32 %sext_ln778_26, i10 %r_addr_211

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="4598" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:639 %or_ln757_26 = or i10 %tmp_s, i10 212

]]></Node>
<StgValue><ssdm name="or_ln757_26"/></StgValue>
</operation>

<operation id="4599" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="10">
<![CDATA[
entry:640 %zext_ln757_90 = zext i10 %or_ln757_26

]]></Node>
<StgValue><ssdm name="zext_ln757_90"/></StgValue>
</operation>

<operation id="4600" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:641 %r_addr_212 = getelementptr i32 %r, i64 0, i64 %zext_ln757_90

]]></Node>
<StgValue><ssdm name="r_addr_212"/></StgValue>
</operation>

<operation id="4601" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:642 %or_ln762_26 = or i10 %tmp_s, i10 213

]]></Node>
<StgValue><ssdm name="or_ln762_26"/></StgValue>
</operation>

<operation id="4602" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
entry:643 %zext_ln762_58 = zext i10 %or_ln762_26

]]></Node>
<StgValue><ssdm name="zext_ln762_58"/></StgValue>
</operation>

<operation id="4603" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:644 %r_addr_213 = getelementptr i32 %r, i64 0, i64 %zext_ln762_58

]]></Node>
<StgValue><ssdm name="r_addr_213"/></StgValue>
</operation>

<operation id="4604" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4151 %lshr_ln757_25 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_349, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_25"/></StgValue>
</operation>

<operation id="4605" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="4">
<![CDATA[
entry:4152 %zext_ln757_58 = zext i4 %lshr_ln757_25

]]></Node>
<StgValue><ssdm name="zext_ln757_58"/></StgValue>
</operation>

<operation id="4606" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="5" op_0_bw="8">
<![CDATA[
entry:4157 %trunc_ln758_26 = trunc i8 %sk_load_350

]]></Node>
<StgValue><ssdm name="trunc_ln758_26"/></StgValue>
</operation>

<operation id="4607" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="8" op_0_bw="12">
<![CDATA[
entry:4161 %sk_load_351 = load i12 %sk_addr_351

]]></Node>
<StgValue><ssdm name="sk_load_351"/></StgValue>
</operation>

<operation id="4608" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="8">
<![CDATA[
entry:4162 %trunc_ln760_26 = trunc i8 %sk_load_351

]]></Node>
<StgValue><ssdm name="trunc_ln760_26"/></StgValue>
</operation>

<operation id="4609" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4163 %tmp_328 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_58

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="4610" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4164 %tmp_329 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_26, i4 0

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="4611" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4165 %or_ln760_56 = or i9 %tmp_329, i9 %tmp_328

]]></Node>
<StgValue><ssdm name="or_ln760_56"/></StgValue>
</operation>

<operation id="4612" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4166 %tmp_330 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_350, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="4613" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4167 %or_ln760_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_26, i3 %tmp_330, i9 %or_ln760_56

]]></Node>
<StgValue><ssdm name="or_ln760_25"/></StgValue>
</operation>

<operation id="4614" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="14" op_0_bw="13">
<![CDATA[
entry:4168 %zext_ln762_26 = zext i13 %or_ln760_25

]]></Node>
<StgValue><ssdm name="zext_ln762_26"/></StgValue>
</operation>

<operation id="4615" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4169 %lshr_ln762_25 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_351, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_25"/></StgValue>
</operation>

<operation id="4616" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="8" op_0_bw="12">
<![CDATA[
entry:4173 %sk_load_352 = load i12 %sk_addr_352

]]></Node>
<StgValue><ssdm name="sk_load_352"/></StgValue>
</operation>

<operation id="4617" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="6" op_0_bw="8">
<![CDATA[
entry:4174 %trunc_ln764_26 = trunc i8 %sk_load_352

]]></Node>
<StgValue><ssdm name="trunc_ln764_26"/></StgValue>
</operation>

<operation id="4618" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4175 %or_ln764_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_26, i7 %lshr_ln762_25

]]></Node>
<StgValue><ssdm name="or_ln764_25"/></StgValue>
</operation>

<operation id="4619" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="14" op_0_bw="13">
<![CDATA[
entry:4176 %zext_ln766_26 = zext i13 %or_ln764_25

]]></Node>
<StgValue><ssdm name="zext_ln766_26"/></StgValue>
</operation>

<operation id="4620" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4179 %add_ln767_26 = add i12 %a_read, i12 348

]]></Node>
<StgValue><ssdm name="add_ln767_26"/></StgValue>
</operation>

<operation id="4621" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="64" op_0_bw="12">
<![CDATA[
entry:4180 %zext_ln767_26 = zext i12 %add_ln767_26

]]></Node>
<StgValue><ssdm name="zext_ln767_26"/></StgValue>
</operation>

<operation id="4622" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4181 %sk_addr_353 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_26

]]></Node>
<StgValue><ssdm name="sk_addr_353"/></StgValue>
</operation>

<operation id="4623" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="12">
<![CDATA[
entry:4182 %sk_load_353 = load i12 %sk_addr_353

]]></Node>
<StgValue><ssdm name="sk_load_353"/></StgValue>
</operation>

<operation id="4624" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4184 %add_ln768_26 = add i12 %a_read, i12 349

]]></Node>
<StgValue><ssdm name="add_ln768_26"/></StgValue>
</operation>

<operation id="4625" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="64" op_0_bw="12">
<![CDATA[
entry:4185 %zext_ln768_26 = zext i12 %add_ln768_26

]]></Node>
<StgValue><ssdm name="zext_ln768_26"/></StgValue>
</operation>

<operation id="4626" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4186 %sk_addr_354 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_26

]]></Node>
<StgValue><ssdm name="sk_addr_354"/></StgValue>
</operation>

<operation id="4627" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="8" op_0_bw="12">
<![CDATA[
entry:4187 %sk_load_354 = load i12 %sk_addr_354

]]></Node>
<StgValue><ssdm name="sk_load_354"/></StgValue>
</operation>

<operation id="4628" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4214 %sub_ln779_26 = sub i14 4096, i14 %zext_ln762_26

]]></Node>
<StgValue><ssdm name="sub_ln779_26"/></StgValue>
</operation>

<operation id="4629" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="32" op_0_bw="14">
<![CDATA[
entry:4215 %sext_ln779_26 = sext i14 %sub_ln779_26

]]></Node>
<StgValue><ssdm name="sext_ln779_26"/></StgValue>
</operation>

<operation id="4630" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4216 %store_ln779 = store i32 %sext_ln779_26, i10 %r_addr_212

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="4631" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4217 %sub_ln780_26 = sub i14 4096, i14 %zext_ln766_26

]]></Node>
<StgValue><ssdm name="sub_ln780_26"/></StgValue>
</operation>

<operation id="4632" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="14">
<![CDATA[
entry:4218 %sext_ln780_26 = sext i14 %sub_ln780_26

]]></Node>
<StgValue><ssdm name="sext_ln780_26"/></StgValue>
</operation>

<operation id="4633" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4219 %store_ln780 = store i32 %sext_ln780_26, i10 %r_addr_213

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="4634" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:645 %or_ln766_26 = or i10 %tmp_s, i10 214

]]></Node>
<StgValue><ssdm name="or_ln766_26"/></StgValue>
</operation>

<operation id="4635" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="10">
<![CDATA[
entry:646 %zext_ln766_90 = zext i10 %or_ln766_26

]]></Node>
<StgValue><ssdm name="zext_ln766_90"/></StgValue>
</operation>

<operation id="4636" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:647 %r_addr_214 = getelementptr i32 %r, i64 0, i64 %zext_ln766_90

]]></Node>
<StgValue><ssdm name="r_addr_214"/></StgValue>
</operation>

<operation id="4637" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4177 %lshr_ln766_25 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_352, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_25"/></StgValue>
</operation>

<operation id="4638" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="8" op_0_bw="2">
<![CDATA[
entry:4178 %zext_ln766_58 = zext i2 %lshr_ln766_25

]]></Node>
<StgValue><ssdm name="zext_ln766_58"/></StgValue>
</operation>

<operation id="4639" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="12">
<![CDATA[
entry:4182 %sk_load_353 = load i12 %sk_addr_353

]]></Node>
<StgValue><ssdm name="sk_load_353"/></StgValue>
</operation>

<operation id="4640" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="7" op_0_bw="8">
<![CDATA[
entry:4183 %trunc_ln767_26 = trunc i8 %sk_load_353

]]></Node>
<StgValue><ssdm name="trunc_ln767_26"/></StgValue>
</operation>

<operation id="4641" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="8" op_0_bw="12">
<![CDATA[
entry:4187 %sk_load_354 = load i12 %sk_addr_354

]]></Node>
<StgValue><ssdm name="sk_load_354"/></StgValue>
</operation>

<operation id="4642" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="3" op_0_bw="8">
<![CDATA[
entry:4188 %trunc_ln769_26 = trunc i8 %sk_load_354

]]></Node>
<StgValue><ssdm name="trunc_ln769_26"/></StgValue>
</operation>

<operation id="4643" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4189 %tmp_331 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_58

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="4644" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4190 %tmp_332 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_26, i2 0

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="4645" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4191 %or_ln769_56 = or i9 %tmp_332, i9 %tmp_331

]]></Node>
<StgValue><ssdm name="or_ln769_56"/></StgValue>
</operation>

<operation id="4646" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4192 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_353, i32 7

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="4647" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4193 %or_ln769_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_26, i1 %tmp_333, i9 %or_ln769_56

]]></Node>
<StgValue><ssdm name="or_ln769_25"/></StgValue>
</operation>

<operation id="4648" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="14" op_0_bw="13">
<![CDATA[
entry:4194 %zext_ln771_26 = zext i13 %or_ln769_25

]]></Node>
<StgValue><ssdm name="zext_ln771_26"/></StgValue>
</operation>

<operation id="4649" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4195 %lshr_ln771_25 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_354, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_25"/></StgValue>
</operation>

<operation id="4650" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4196 %add_ln772_26 = add i12 %a_read, i12 350

]]></Node>
<StgValue><ssdm name="add_ln772_26"/></StgValue>
</operation>

<operation id="4651" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="64" op_0_bw="12">
<![CDATA[
entry:4197 %zext_ln772_26 = zext i12 %add_ln772_26

]]></Node>
<StgValue><ssdm name="zext_ln772_26"/></StgValue>
</operation>

<operation id="4652" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4198 %sk_addr_355 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_26

]]></Node>
<StgValue><ssdm name="sk_addr_355"/></StgValue>
</operation>

<operation id="4653" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="8" op_0_bw="12">
<![CDATA[
entry:4199 %sk_load_355 = load i12 %sk_addr_355

]]></Node>
<StgValue><ssdm name="sk_load_355"/></StgValue>
</operation>

<operation id="4654" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4220 %sub_ln781_26 = sub i14 4096, i14 %zext_ln771_26

]]></Node>
<StgValue><ssdm name="sub_ln781_26"/></StgValue>
</operation>

<operation id="4655" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="32" op_0_bw="14">
<![CDATA[
entry:4221 %sext_ln781_26 = sext i14 %sub_ln781_26

]]></Node>
<StgValue><ssdm name="sext_ln781_26"/></StgValue>
</operation>

<operation id="4656" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4222 %store_ln781 = store i32 %sext_ln781_26, i10 %r_addr_214

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4657" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4226 %add_ln739_26 = add i12 %a_read, i12 351

]]></Node>
<StgValue><ssdm name="add_ln739_26"/></StgValue>
</operation>

<operation id="4658" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="64" op_0_bw="12">
<![CDATA[
entry:4227 %zext_ln739_26 = zext i12 %add_ln739_26

]]></Node>
<StgValue><ssdm name="zext_ln739_26"/></StgValue>
</operation>

<operation id="4659" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4228 %sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_26

]]></Node>
<StgValue><ssdm name="sk_addr_27"/></StgValue>
</operation>

<operation id="4660" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="8" op_0_bw="12">
<![CDATA[
entry:4229 %sk_load_27 = load i12 %sk_addr_27

]]></Node>
<StgValue><ssdm name="sk_load_27"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="4661" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:648 %or_ln771_26 = or i10 %tmp_s, i10 215

]]></Node>
<StgValue><ssdm name="or_ln771_26"/></StgValue>
</operation>

<operation id="4662" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
entry:649 %zext_ln771_58 = zext i10 %or_ln771_26

]]></Node>
<StgValue><ssdm name="zext_ln771_58"/></StgValue>
</operation>

<operation id="4663" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:650 %r_addr_215 = getelementptr i32 %r, i64 0, i64 %zext_ln771_58

]]></Node>
<StgValue><ssdm name="r_addr_215"/></StgValue>
</operation>

<operation id="4664" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="8" op_0_bw="12">
<![CDATA[
entry:4199 %sk_load_355 = load i12 %sk_addr_355

]]></Node>
<StgValue><ssdm name="sk_load_355"/></StgValue>
</operation>

<operation id="4665" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4200 %or_ln772_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_355, i5 %lshr_ln771_25

]]></Node>
<StgValue><ssdm name="or_ln772_25"/></StgValue>
</operation>

<operation id="4666" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="14" op_0_bw="13">
<![CDATA[
entry:4201 %zext_ln775_26 = zext i13 %or_ln772_25

]]></Node>
<StgValue><ssdm name="zext_ln775_26"/></StgValue>
</operation>

<operation id="4667" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4223 %sub_ln782_26 = sub i14 4096, i14 %zext_ln775_26

]]></Node>
<StgValue><ssdm name="sub_ln782_26"/></StgValue>
</operation>

<operation id="4668" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="32" op_0_bw="14">
<![CDATA[
entry:4224 %sext_ln782_26 = sext i14 %sub_ln782_26

]]></Node>
<StgValue><ssdm name="sext_ln782_26"/></StgValue>
</operation>

<operation id="4669" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4225 %store_ln782 = store i32 %sext_ln782_26, i10 %r_addr_215

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4670" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="8" op_0_bw="12">
<![CDATA[
entry:4229 %sk_load_27 = load i12 %sk_addr_27

]]></Node>
<StgValue><ssdm name="sk_load_27"/></StgValue>
</operation>

<operation id="4671" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4230 %add_ln740_27 = add i12 %a_read, i12 352

]]></Node>
<StgValue><ssdm name="add_ln740_27"/></StgValue>
</operation>

<operation id="4672" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="64" op_0_bw="12">
<![CDATA[
entry:4231 %zext_ln740_27 = zext i12 %add_ln740_27

]]></Node>
<StgValue><ssdm name="zext_ln740_27"/></StgValue>
</operation>

<operation id="4673" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4232 %sk_addr_356 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_27

]]></Node>
<StgValue><ssdm name="sk_addr_356"/></StgValue>
</operation>

<operation id="4674" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="8" op_0_bw="12">
<![CDATA[
entry:4233 %sk_load_356 = load i12 %sk_addr_356

]]></Node>
<StgValue><ssdm name="sk_load_356"/></StgValue>
</operation>

<operation id="4675" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4239 %add_ln744_27 = add i12 %a_read, i12 353

]]></Node>
<StgValue><ssdm name="add_ln744_27"/></StgValue>
</operation>

<operation id="4676" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="64" op_0_bw="12">
<![CDATA[
entry:4240 %zext_ln744_27 = zext i12 %add_ln744_27

]]></Node>
<StgValue><ssdm name="zext_ln744_27"/></StgValue>
</operation>

<operation id="4677" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4241 %sk_addr_357 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_27

]]></Node>
<StgValue><ssdm name="sk_addr_357"/></StgValue>
</operation>

<operation id="4678" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="8" op_0_bw="12">
<![CDATA[
entry:4242 %sk_load_357 = load i12 %sk_addr_357

]]></Node>
<StgValue><ssdm name="sk_load_357"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="4679" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:651 %or_ln739_26 = or i10 %tmp_s, i10 216

]]></Node>
<StgValue><ssdm name="or_ln739_26"/></StgValue>
</operation>

<operation id="4680" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="10">
<![CDATA[
entry:652 %zext_ln739_58 = zext i10 %or_ln739_26

]]></Node>
<StgValue><ssdm name="zext_ln739_58"/></StgValue>
</operation>

<operation id="4681" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:653 %r_addr_216 = getelementptr i32 %r, i64 0, i64 %zext_ln739_58

]]></Node>
<StgValue><ssdm name="r_addr_216"/></StgValue>
</operation>

<operation id="4682" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="8" op_0_bw="12">
<![CDATA[
entry:4233 %sk_load_356 = load i12 %sk_addr_356

]]></Node>
<StgValue><ssdm name="sk_load_356"/></StgValue>
</operation>

<operation id="4683" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="5" op_0_bw="8">
<![CDATA[
entry:4234 %trunc_ln741_27 = trunc i8 %sk_load_356

]]></Node>
<StgValue><ssdm name="trunc_ln741_27"/></StgValue>
</operation>

<operation id="4684" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4235 %tmp_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_27, i8 %sk_load_27

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="4685" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="14" op_0_bw="13">
<![CDATA[
entry:4236 %zext_ln743_27 = zext i13 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln743_27"/></StgValue>
</operation>

<operation id="4686" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="8" op_0_bw="12">
<![CDATA[
entry:4242 %sk_load_357 = load i12 %sk_addr_357

]]></Node>
<StgValue><ssdm name="sk_load_357"/></StgValue>
</operation>

<operation id="4687" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4244 %add_ln745_27 = add i12 %a_read, i12 354

]]></Node>
<StgValue><ssdm name="add_ln745_27"/></StgValue>
</operation>

<operation id="4688" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="64" op_0_bw="12">
<![CDATA[
entry:4245 %zext_ln745_27 = zext i12 %add_ln745_27

]]></Node>
<StgValue><ssdm name="zext_ln745_27"/></StgValue>
</operation>

<operation id="4689" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4246 %sk_addr_358 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_27

]]></Node>
<StgValue><ssdm name="sk_addr_358"/></StgValue>
</operation>

<operation id="4690" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="8" op_0_bw="12">
<![CDATA[
entry:4247 %sk_load_358 = load i12 %sk_addr_358

]]></Node>
<StgValue><ssdm name="sk_load_358"/></StgValue>
</operation>

<operation id="4691" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4256 %add_ln749_27 = add i12 %a_read, i12 355

]]></Node>
<StgValue><ssdm name="add_ln749_27"/></StgValue>
</operation>

<operation id="4692" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="64" op_0_bw="12">
<![CDATA[
entry:4257 %zext_ln749_27 = zext i12 %add_ln749_27

]]></Node>
<StgValue><ssdm name="zext_ln749_27"/></StgValue>
</operation>

<operation id="4693" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4258 %sk_addr_359 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_27

]]></Node>
<StgValue><ssdm name="sk_addr_359"/></StgValue>
</operation>

<operation id="4694" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="8" op_0_bw="12">
<![CDATA[
entry:4259 %sk_load_359 = load i12 %sk_addr_359

]]></Node>
<StgValue><ssdm name="sk_load_359"/></StgValue>
</operation>

<operation id="4695" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4330 %sub_ln775_27 = sub i14 4096, i14 %zext_ln743_27

]]></Node>
<StgValue><ssdm name="sub_ln775_27"/></StgValue>
</operation>

<operation id="4696" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="32" op_0_bw="14">
<![CDATA[
entry:4331 %sext_ln775_27 = sext i14 %sub_ln775_27

]]></Node>
<StgValue><ssdm name="sext_ln775_27"/></StgValue>
</operation>

<operation id="4697" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4332 %store_ln775 = store i32 %sext_ln775_27, i10 %r_addr_216

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="4698" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:654 %or_ln743_27 = or i10 %tmp_s, i10 217

]]></Node>
<StgValue><ssdm name="or_ln743_27"/></StgValue>
</operation>

<operation id="4699" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="10">
<![CDATA[
entry:655 %zext_ln743_91 = zext i10 %or_ln743_27

]]></Node>
<StgValue><ssdm name="zext_ln743_91"/></StgValue>
</operation>

<operation id="4700" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:656 %r_addr_217 = getelementptr i32 %r, i64 0, i64 %zext_ln743_91

]]></Node>
<StgValue><ssdm name="r_addr_217"/></StgValue>
</operation>

<operation id="4701" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:657 %or_ln748_27 = or i10 %tmp_s, i10 218

]]></Node>
<StgValue><ssdm name="or_ln748_27"/></StgValue>
</operation>

<operation id="4702" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="10">
<![CDATA[
entry:658 %zext_ln748_59 = zext i10 %or_ln748_27

]]></Node>
<StgValue><ssdm name="zext_ln748_59"/></StgValue>
</operation>

<operation id="4703" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:659 %r_addr_218 = getelementptr i32 %r, i64 0, i64 %zext_ln748_59

]]></Node>
<StgValue><ssdm name="r_addr_218"/></StgValue>
</operation>

<operation id="4704" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4237 %lshr_ln743_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_356, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_26"/></StgValue>
</operation>

<operation id="4705" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="8" op_0_bw="3">
<![CDATA[
entry:4238 %zext_ln743_59 = zext i3 %lshr_ln743_26

]]></Node>
<StgValue><ssdm name="zext_ln743_59"/></StgValue>
</operation>

<operation id="4706" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="6" op_0_bw="8">
<![CDATA[
entry:4243 %trunc_ln744_27 = trunc i8 %sk_load_357

]]></Node>
<StgValue><ssdm name="trunc_ln744_27"/></StgValue>
</operation>

<operation id="4707" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="8" op_0_bw="12">
<![CDATA[
entry:4247 %sk_load_358 = load i12 %sk_addr_358

]]></Node>
<StgValue><ssdm name="sk_load_358"/></StgValue>
</operation>

<operation id="4708" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="2" op_0_bw="8">
<![CDATA[
entry:4248 %trunc_ln746_27 = trunc i8 %sk_load_358

]]></Node>
<StgValue><ssdm name="trunc_ln746_27"/></StgValue>
</operation>

<operation id="4709" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4249 %tmp_334 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_59

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="4710" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4250 %tmp_335 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_27, i3 0

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="4711" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4251 %or_ln746_57 = or i9 %tmp_335, i9 %tmp_334

]]></Node>
<StgValue><ssdm name="or_ln746_57"/></StgValue>
</operation>

<operation id="4712" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4252 %tmp_336 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_357, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="4713" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4253 %or_ln746_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_27, i2 %tmp_336, i9 %or_ln746_57

]]></Node>
<StgValue><ssdm name="or_ln746_26"/></StgValue>
</operation>

<operation id="4714" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="13">
<![CDATA[
entry:4254 %zext_ln748_27 = zext i13 %or_ln746_26

]]></Node>
<StgValue><ssdm name="zext_ln748_27"/></StgValue>
</operation>

<operation id="4715" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4255 %lshr_ln748_26 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_358, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_26"/></StgValue>
</operation>

<operation id="4716" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="8" op_0_bw="12">
<![CDATA[
entry:4259 %sk_load_359 = load i12 %sk_addr_359

]]></Node>
<StgValue><ssdm name="sk_load_359"/></StgValue>
</operation>

<operation id="4717" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="7" op_0_bw="8">
<![CDATA[
entry:4260 %trunc_ln750_27 = trunc i8 %sk_load_359

]]></Node>
<StgValue><ssdm name="trunc_ln750_27"/></StgValue>
</operation>

<operation id="4718" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4261 %or_ln750_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_27, i6 %lshr_ln748_26

]]></Node>
<StgValue><ssdm name="or_ln750_26"/></StgValue>
</operation>

<operation id="4719" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="14" op_0_bw="13">
<![CDATA[
entry:4262 %zext_ln752_27 = zext i13 %or_ln750_26

]]></Node>
<StgValue><ssdm name="zext_ln752_27"/></StgValue>
</operation>

<operation id="4720" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4265 %add_ln753_27 = add i12 %a_read, i12 356

]]></Node>
<StgValue><ssdm name="add_ln753_27"/></StgValue>
</operation>

<operation id="4721" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="64" op_0_bw="12">
<![CDATA[
entry:4266 %zext_ln753_27 = zext i12 %add_ln753_27

]]></Node>
<StgValue><ssdm name="zext_ln753_27"/></StgValue>
</operation>

<operation id="4722" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4267 %sk_addr_360 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_27

]]></Node>
<StgValue><ssdm name="sk_addr_360"/></StgValue>
</operation>

<operation id="4723" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="8" op_0_bw="12">
<![CDATA[
entry:4268 %sk_load_360 = load i12 %sk_addr_360

]]></Node>
<StgValue><ssdm name="sk_load_360"/></StgValue>
</operation>

<operation id="4724" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4270 %add_ln754_27 = add i12 %a_read, i12 357

]]></Node>
<StgValue><ssdm name="add_ln754_27"/></StgValue>
</operation>

<operation id="4725" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="64" op_0_bw="12">
<![CDATA[
entry:4271 %zext_ln754_27 = zext i12 %add_ln754_27

]]></Node>
<StgValue><ssdm name="zext_ln754_27"/></StgValue>
</operation>

<operation id="4726" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4272 %sk_addr_361 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_27

]]></Node>
<StgValue><ssdm name="sk_addr_361"/></StgValue>
</operation>

<operation id="4727" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="8" op_0_bw="12">
<![CDATA[
entry:4273 %sk_load_361 = load i12 %sk_addr_361

]]></Node>
<StgValue><ssdm name="sk_load_361"/></StgValue>
</operation>

<operation id="4728" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4333 %sub_ln776_27 = sub i14 4096, i14 %zext_ln748_27

]]></Node>
<StgValue><ssdm name="sub_ln776_27"/></StgValue>
</operation>

<operation id="4729" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="14">
<![CDATA[
entry:4334 %sext_ln776_27 = sext i14 %sub_ln776_27

]]></Node>
<StgValue><ssdm name="sext_ln776_27"/></StgValue>
</operation>

<operation id="4730" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4335 %store_ln776 = store i32 %sext_ln776_27, i10 %r_addr_217

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="4731" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4336 %sub_ln777_27 = sub i14 4096, i14 %zext_ln752_27

]]></Node>
<StgValue><ssdm name="sub_ln777_27"/></StgValue>
</operation>

<operation id="4732" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="32" op_0_bw="14">
<![CDATA[
entry:4337 %sext_ln777_27 = sext i14 %sub_ln777_27

]]></Node>
<StgValue><ssdm name="sext_ln777_27"/></StgValue>
</operation>

<operation id="4733" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4338 %store_ln777 = store i32 %sext_ln777_27, i10 %r_addr_218

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="4734" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:660 %or_ln752_27 = or i10 %tmp_s, i10 219

]]></Node>
<StgValue><ssdm name="or_ln752_27"/></StgValue>
</operation>

<operation id="4735" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10">
<![CDATA[
entry:661 %zext_ln752_91 = zext i10 %or_ln752_27

]]></Node>
<StgValue><ssdm name="zext_ln752_91"/></StgValue>
</operation>

<operation id="4736" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:662 %r_addr_219 = getelementptr i32 %r, i64 0, i64 %zext_ln752_91

]]></Node>
<StgValue><ssdm name="r_addr_219"/></StgValue>
</operation>

<operation id="4737" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4263 %tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_359, i32 7

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="4738" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="8" op_0_bw="1">
<![CDATA[
entry:4264 %zext_ln752_59 = zext i1 %tmp_337

]]></Node>
<StgValue><ssdm name="zext_ln752_59"/></StgValue>
</operation>

<operation id="4739" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="8" op_0_bw="12">
<![CDATA[
entry:4268 %sk_load_360 = load i12 %sk_addr_360

]]></Node>
<StgValue><ssdm name="sk_load_360"/></StgValue>
</operation>

<operation id="4740" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4269 %shl_ln753_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_360, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_26"/></StgValue>
</operation>

<operation id="4741" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="8" op_0_bw="12">
<![CDATA[
entry:4273 %sk_load_361 = load i12 %sk_addr_361

]]></Node>
<StgValue><ssdm name="sk_load_361"/></StgValue>
</operation>

<operation id="4742" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="4" op_0_bw="8">
<![CDATA[
entry:4274 %trunc_ln755_27 = trunc i8 %sk_load_361

]]></Node>
<StgValue><ssdm name="trunc_ln755_27"/></StgValue>
</operation>

<operation id="4743" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4275 %tmp_338 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_59

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="4744" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4276 %or_ln755_57 = or i9 %tmp_338, i9 %shl_ln753_26

]]></Node>
<StgValue><ssdm name="or_ln755_57"/></StgValue>
</operation>

<operation id="4745" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4277 %or_ln755_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_27, i9 %or_ln755_57

]]></Node>
<StgValue><ssdm name="or_ln755_26"/></StgValue>
</operation>

<operation id="4746" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="14" op_0_bw="13">
<![CDATA[
entry:4278 %zext_ln757_27 = zext i13 %or_ln755_26

]]></Node>
<StgValue><ssdm name="zext_ln757_27"/></StgValue>
</operation>

<operation id="4747" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4281 %add_ln758_27 = add i12 %a_read, i12 358

]]></Node>
<StgValue><ssdm name="add_ln758_27"/></StgValue>
</operation>

<operation id="4748" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="64" op_0_bw="12">
<![CDATA[
entry:4282 %zext_ln758_27 = zext i12 %add_ln758_27

]]></Node>
<StgValue><ssdm name="zext_ln758_27"/></StgValue>
</operation>

<operation id="4749" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4283 %sk_addr_362 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_27

]]></Node>
<StgValue><ssdm name="sk_addr_362"/></StgValue>
</operation>

<operation id="4750" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="8" op_0_bw="12">
<![CDATA[
entry:4284 %sk_load_362 = load i12 %sk_addr_362

]]></Node>
<StgValue><ssdm name="sk_load_362"/></StgValue>
</operation>

<operation id="4751" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4286 %add_ln759_27 = add i12 %a_read, i12 359

]]></Node>
<StgValue><ssdm name="add_ln759_27"/></StgValue>
</operation>

<operation id="4752" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="64" op_0_bw="12">
<![CDATA[
entry:4287 %zext_ln759_27 = zext i12 %add_ln759_27

]]></Node>
<StgValue><ssdm name="zext_ln759_27"/></StgValue>
</operation>

<operation id="4753" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4288 %sk_addr_363 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_27

]]></Node>
<StgValue><ssdm name="sk_addr_363"/></StgValue>
</operation>

<operation id="4754" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="8" op_0_bw="12">
<![CDATA[
entry:4289 %sk_load_363 = load i12 %sk_addr_363

]]></Node>
<StgValue><ssdm name="sk_load_363"/></StgValue>
</operation>

<operation id="4755" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4339 %sub_ln778_27 = sub i14 4096, i14 %zext_ln757_27

]]></Node>
<StgValue><ssdm name="sub_ln778_27"/></StgValue>
</operation>

<operation id="4756" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="32" op_0_bw="14">
<![CDATA[
entry:4340 %sext_ln778_27 = sext i14 %sub_ln778_27

]]></Node>
<StgValue><ssdm name="sext_ln778_27"/></StgValue>
</operation>

<operation id="4757" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4341 %store_ln778 = store i32 %sext_ln778_27, i10 %r_addr_219

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="4758" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:663 %or_ln757_27 = or i10 %tmp_s, i10 220

]]></Node>
<StgValue><ssdm name="or_ln757_27"/></StgValue>
</operation>

<operation id="4759" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10">
<![CDATA[
entry:664 %zext_ln757_91 = zext i10 %or_ln757_27

]]></Node>
<StgValue><ssdm name="zext_ln757_91"/></StgValue>
</operation>

<operation id="4760" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:665 %r_addr_220 = getelementptr i32 %r, i64 0, i64 %zext_ln757_91

]]></Node>
<StgValue><ssdm name="r_addr_220"/></StgValue>
</operation>

<operation id="4761" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4279 %lshr_ln757_26 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_361, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_26"/></StgValue>
</operation>

<operation id="4762" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="8" op_0_bw="4">
<![CDATA[
entry:4280 %zext_ln757_59 = zext i4 %lshr_ln757_26

]]></Node>
<StgValue><ssdm name="zext_ln757_59"/></StgValue>
</operation>

<operation id="4763" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="8" op_0_bw="12">
<![CDATA[
entry:4284 %sk_load_362 = load i12 %sk_addr_362

]]></Node>
<StgValue><ssdm name="sk_load_362"/></StgValue>
</operation>

<operation id="4764" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="5" op_0_bw="8">
<![CDATA[
entry:4285 %trunc_ln758_27 = trunc i8 %sk_load_362

]]></Node>
<StgValue><ssdm name="trunc_ln758_27"/></StgValue>
</operation>

<operation id="4765" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="8" op_0_bw="12">
<![CDATA[
entry:4289 %sk_load_363 = load i12 %sk_addr_363

]]></Node>
<StgValue><ssdm name="sk_load_363"/></StgValue>
</operation>

<operation id="4766" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="8">
<![CDATA[
entry:4290 %trunc_ln760_27 = trunc i8 %sk_load_363

]]></Node>
<StgValue><ssdm name="trunc_ln760_27"/></StgValue>
</operation>

<operation id="4767" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4291 %tmp_339 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_59

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="4768" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4292 %tmp_340 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_27, i4 0

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="4769" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4293 %or_ln760_57 = or i9 %tmp_340, i9 %tmp_339

]]></Node>
<StgValue><ssdm name="or_ln760_57"/></StgValue>
</operation>

<operation id="4770" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4294 %tmp_341 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_362, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="4771" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4295 %or_ln760_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_27, i3 %tmp_341, i9 %or_ln760_57

]]></Node>
<StgValue><ssdm name="or_ln760_26"/></StgValue>
</operation>

<operation id="4772" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="14" op_0_bw="13">
<![CDATA[
entry:4296 %zext_ln762_27 = zext i13 %or_ln760_26

]]></Node>
<StgValue><ssdm name="zext_ln762_27"/></StgValue>
</operation>

<operation id="4773" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4297 %lshr_ln762_26 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_363, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_26"/></StgValue>
</operation>

<operation id="4774" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4298 %add_ln763_27 = add i12 %a_read, i12 360

]]></Node>
<StgValue><ssdm name="add_ln763_27"/></StgValue>
</operation>

<operation id="4775" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="64" op_0_bw="12">
<![CDATA[
entry:4299 %zext_ln763_27 = zext i12 %add_ln763_27

]]></Node>
<StgValue><ssdm name="zext_ln763_27"/></StgValue>
</operation>

<operation id="4776" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4300 %sk_addr_364 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_27

]]></Node>
<StgValue><ssdm name="sk_addr_364"/></StgValue>
</operation>

<operation id="4777" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="8" op_0_bw="12">
<![CDATA[
entry:4301 %sk_load_364 = load i12 %sk_addr_364

]]></Node>
<StgValue><ssdm name="sk_load_364"/></StgValue>
</operation>

<operation id="4778" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4307 %add_ln767_27 = add i12 %a_read, i12 361

]]></Node>
<StgValue><ssdm name="add_ln767_27"/></StgValue>
</operation>

<operation id="4779" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="64" op_0_bw="12">
<![CDATA[
entry:4308 %zext_ln767_27 = zext i12 %add_ln767_27

]]></Node>
<StgValue><ssdm name="zext_ln767_27"/></StgValue>
</operation>

<operation id="4780" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4309 %sk_addr_365 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_27

]]></Node>
<StgValue><ssdm name="sk_addr_365"/></StgValue>
</operation>

<operation id="4781" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="8" op_0_bw="12">
<![CDATA[
entry:4310 %sk_load_365 = load i12 %sk_addr_365

]]></Node>
<StgValue><ssdm name="sk_load_365"/></StgValue>
</operation>

<operation id="4782" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4342 %sub_ln779_27 = sub i14 4096, i14 %zext_ln762_27

]]></Node>
<StgValue><ssdm name="sub_ln779_27"/></StgValue>
</operation>

<operation id="4783" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="32" op_0_bw="14">
<![CDATA[
entry:4343 %sext_ln779_27 = sext i14 %sub_ln779_27

]]></Node>
<StgValue><ssdm name="sext_ln779_27"/></StgValue>
</operation>

<operation id="4784" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4344 %store_ln779 = store i32 %sext_ln779_27, i10 %r_addr_220

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="4785" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:666 %or_ln762_27 = or i10 %tmp_s, i10 221

]]></Node>
<StgValue><ssdm name="or_ln762_27"/></StgValue>
</operation>

<operation id="4786" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10">
<![CDATA[
entry:667 %zext_ln762_59 = zext i10 %or_ln762_27

]]></Node>
<StgValue><ssdm name="zext_ln762_59"/></StgValue>
</operation>

<operation id="4787" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:668 %r_addr_221 = getelementptr i32 %r, i64 0, i64 %zext_ln762_59

]]></Node>
<StgValue><ssdm name="r_addr_221"/></StgValue>
</operation>

<operation id="4788" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="8" op_0_bw="12">
<![CDATA[
entry:4301 %sk_load_364 = load i12 %sk_addr_364

]]></Node>
<StgValue><ssdm name="sk_load_364"/></StgValue>
</operation>

<operation id="4789" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="6" op_0_bw="8">
<![CDATA[
entry:4302 %trunc_ln764_27 = trunc i8 %sk_load_364

]]></Node>
<StgValue><ssdm name="trunc_ln764_27"/></StgValue>
</operation>

<operation id="4790" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4303 %or_ln764_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_27, i7 %lshr_ln762_26

]]></Node>
<StgValue><ssdm name="or_ln764_26"/></StgValue>
</operation>

<operation id="4791" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="14" op_0_bw="13">
<![CDATA[
entry:4304 %zext_ln766_27 = zext i13 %or_ln764_26

]]></Node>
<StgValue><ssdm name="zext_ln766_27"/></StgValue>
</operation>

<operation id="4792" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="8" op_0_bw="12">
<![CDATA[
entry:4310 %sk_load_365 = load i12 %sk_addr_365

]]></Node>
<StgValue><ssdm name="sk_load_365"/></StgValue>
</operation>

<operation id="4793" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4312 %add_ln768_27 = add i12 %a_read, i12 362

]]></Node>
<StgValue><ssdm name="add_ln768_27"/></StgValue>
</operation>

<operation id="4794" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="64" op_0_bw="12">
<![CDATA[
entry:4313 %zext_ln768_27 = zext i12 %add_ln768_27

]]></Node>
<StgValue><ssdm name="zext_ln768_27"/></StgValue>
</operation>

<operation id="4795" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4314 %sk_addr_366 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_27

]]></Node>
<StgValue><ssdm name="sk_addr_366"/></StgValue>
</operation>

<operation id="4796" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="12">
<![CDATA[
entry:4315 %sk_load_366 = load i12 %sk_addr_366

]]></Node>
<StgValue><ssdm name="sk_load_366"/></StgValue>
</operation>

<operation id="4797" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4324 %add_ln772_27 = add i12 %a_read, i12 363

]]></Node>
<StgValue><ssdm name="add_ln772_27"/></StgValue>
</operation>

<operation id="4798" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="64" op_0_bw="12">
<![CDATA[
entry:4325 %zext_ln772_27 = zext i12 %add_ln772_27

]]></Node>
<StgValue><ssdm name="zext_ln772_27"/></StgValue>
</operation>

<operation id="4799" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4326 %sk_addr_367 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_27

]]></Node>
<StgValue><ssdm name="sk_addr_367"/></StgValue>
</operation>

<operation id="4800" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="8" op_0_bw="12">
<![CDATA[
entry:4327 %sk_load_367 = load i12 %sk_addr_367

]]></Node>
<StgValue><ssdm name="sk_load_367"/></StgValue>
</operation>

<operation id="4801" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4345 %sub_ln780_27 = sub i14 4096, i14 %zext_ln766_27

]]></Node>
<StgValue><ssdm name="sub_ln780_27"/></StgValue>
</operation>

<operation id="4802" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="14">
<![CDATA[
entry:4346 %sext_ln780_27 = sext i14 %sub_ln780_27

]]></Node>
<StgValue><ssdm name="sext_ln780_27"/></StgValue>
</operation>

<operation id="4803" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4347 %store_ln780 = store i32 %sext_ln780_27, i10 %r_addr_221

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="4804" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:669 %or_ln766_27 = or i10 %tmp_s, i10 222

]]></Node>
<StgValue><ssdm name="or_ln766_27"/></StgValue>
</operation>

<operation id="4805" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="10">
<![CDATA[
entry:670 %zext_ln766_91 = zext i10 %or_ln766_27

]]></Node>
<StgValue><ssdm name="zext_ln766_91"/></StgValue>
</operation>

<operation id="4806" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:671 %r_addr_222 = getelementptr i32 %r, i64 0, i64 %zext_ln766_91

]]></Node>
<StgValue><ssdm name="r_addr_222"/></StgValue>
</operation>

<operation id="4807" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:672 %or_ln771_27 = or i10 %tmp_s, i10 223

]]></Node>
<StgValue><ssdm name="or_ln771_27"/></StgValue>
</operation>

<operation id="4808" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="10">
<![CDATA[
entry:673 %zext_ln771_59 = zext i10 %or_ln771_27

]]></Node>
<StgValue><ssdm name="zext_ln771_59"/></StgValue>
</operation>

<operation id="4809" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:674 %r_addr_223 = getelementptr i32 %r, i64 0, i64 %zext_ln771_59

]]></Node>
<StgValue><ssdm name="r_addr_223"/></StgValue>
</operation>

<operation id="4810" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4305 %lshr_ln766_26 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_364, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_26"/></StgValue>
</operation>

<operation id="4811" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="8" op_0_bw="2">
<![CDATA[
entry:4306 %zext_ln766_59 = zext i2 %lshr_ln766_26

]]></Node>
<StgValue><ssdm name="zext_ln766_59"/></StgValue>
</operation>

<operation id="4812" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="7" op_0_bw="8">
<![CDATA[
entry:4311 %trunc_ln767_27 = trunc i8 %sk_load_365

]]></Node>
<StgValue><ssdm name="trunc_ln767_27"/></StgValue>
</operation>

<operation id="4813" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="12">
<![CDATA[
entry:4315 %sk_load_366 = load i12 %sk_addr_366

]]></Node>
<StgValue><ssdm name="sk_load_366"/></StgValue>
</operation>

<operation id="4814" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="3" op_0_bw="8">
<![CDATA[
entry:4316 %trunc_ln769_27 = trunc i8 %sk_load_366

]]></Node>
<StgValue><ssdm name="trunc_ln769_27"/></StgValue>
</operation>

<operation id="4815" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4317 %tmp_342 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_59

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="4816" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4318 %tmp_343 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_27, i2 0

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="4817" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4319 %or_ln769_57 = or i9 %tmp_343, i9 %tmp_342

]]></Node>
<StgValue><ssdm name="or_ln769_57"/></StgValue>
</operation>

<operation id="4818" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4320 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_365, i32 7

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="4819" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4321 %or_ln769_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_27, i1 %tmp_344, i9 %or_ln769_57

]]></Node>
<StgValue><ssdm name="or_ln769_26"/></StgValue>
</operation>

<operation id="4820" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="14" op_0_bw="13">
<![CDATA[
entry:4322 %zext_ln771_27 = zext i13 %or_ln769_26

]]></Node>
<StgValue><ssdm name="zext_ln771_27"/></StgValue>
</operation>

<operation id="4821" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4323 %lshr_ln771_26 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_366, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_26"/></StgValue>
</operation>

<operation id="4822" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="8" op_0_bw="12">
<![CDATA[
entry:4327 %sk_load_367 = load i12 %sk_addr_367

]]></Node>
<StgValue><ssdm name="sk_load_367"/></StgValue>
</operation>

<operation id="4823" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4328 %or_ln772_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_367, i5 %lshr_ln771_26

]]></Node>
<StgValue><ssdm name="or_ln772_26"/></StgValue>
</operation>

<operation id="4824" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="14" op_0_bw="13">
<![CDATA[
entry:4329 %zext_ln775_27 = zext i13 %or_ln772_26

]]></Node>
<StgValue><ssdm name="zext_ln775_27"/></StgValue>
</operation>

<operation id="4825" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4348 %sub_ln781_27 = sub i14 4096, i14 %zext_ln771_27

]]></Node>
<StgValue><ssdm name="sub_ln781_27"/></StgValue>
</operation>

<operation id="4826" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="14">
<![CDATA[
entry:4349 %sext_ln781_27 = sext i14 %sub_ln781_27

]]></Node>
<StgValue><ssdm name="sext_ln781_27"/></StgValue>
</operation>

<operation id="4827" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4350 %store_ln781 = store i32 %sext_ln781_27, i10 %r_addr_222

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4828" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4351 %sub_ln782_27 = sub i14 4096, i14 %zext_ln775_27

]]></Node>
<StgValue><ssdm name="sub_ln782_27"/></StgValue>
</operation>

<operation id="4829" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="14">
<![CDATA[
entry:4352 %sext_ln782_27 = sext i14 %sub_ln782_27

]]></Node>
<StgValue><ssdm name="sext_ln782_27"/></StgValue>
</operation>

<operation id="4830" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4353 %store_ln782 = store i32 %sext_ln782_27, i10 %r_addr_223

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="4831" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4354 %add_ln739_27 = add i12 %a_read, i12 364

]]></Node>
<StgValue><ssdm name="add_ln739_27"/></StgValue>
</operation>

<operation id="4832" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="64" op_0_bw="12">
<![CDATA[
entry:4355 %zext_ln739_27 = zext i12 %add_ln739_27

]]></Node>
<StgValue><ssdm name="zext_ln739_27"/></StgValue>
</operation>

<operation id="4833" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4356 %sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_27

]]></Node>
<StgValue><ssdm name="sk_addr_28"/></StgValue>
</operation>

<operation id="4834" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="8" op_0_bw="12">
<![CDATA[
entry:4357 %sk_load_28 = load i12 %sk_addr_28

]]></Node>
<StgValue><ssdm name="sk_load_28"/></StgValue>
</operation>

<operation id="4835" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4358 %add_ln740_28 = add i12 %a_read, i12 365

]]></Node>
<StgValue><ssdm name="add_ln740_28"/></StgValue>
</operation>

<operation id="4836" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="64" op_0_bw="12">
<![CDATA[
entry:4359 %zext_ln740_28 = zext i12 %add_ln740_28

]]></Node>
<StgValue><ssdm name="zext_ln740_28"/></StgValue>
</operation>

<operation id="4837" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4360 %sk_addr_368 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_28

]]></Node>
<StgValue><ssdm name="sk_addr_368"/></StgValue>
</operation>

<operation id="4838" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="8" op_0_bw="12">
<![CDATA[
entry:4361 %sk_load_368 = load i12 %sk_addr_368

]]></Node>
<StgValue><ssdm name="sk_load_368"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="4839" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:675 %or_ln739_27 = or i10 %tmp_s, i10 224

]]></Node>
<StgValue><ssdm name="or_ln739_27"/></StgValue>
</operation>

<operation id="4840" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="10">
<![CDATA[
entry:676 %zext_ln739_59 = zext i10 %or_ln739_27

]]></Node>
<StgValue><ssdm name="zext_ln739_59"/></StgValue>
</operation>

<operation id="4841" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:677 %r_addr_224 = getelementptr i32 %r, i64 0, i64 %zext_ln739_59

]]></Node>
<StgValue><ssdm name="r_addr_224"/></StgValue>
</operation>

<operation id="4842" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="8" op_0_bw="12">
<![CDATA[
entry:4357 %sk_load_28 = load i12 %sk_addr_28

]]></Node>
<StgValue><ssdm name="sk_load_28"/></StgValue>
</operation>

<operation id="4843" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="8" op_0_bw="12">
<![CDATA[
entry:4361 %sk_load_368 = load i12 %sk_addr_368

]]></Node>
<StgValue><ssdm name="sk_load_368"/></StgValue>
</operation>

<operation id="4844" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="5" op_0_bw="8">
<![CDATA[
entry:4362 %trunc_ln741_28 = trunc i8 %sk_load_368

]]></Node>
<StgValue><ssdm name="trunc_ln741_28"/></StgValue>
</operation>

<operation id="4845" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4363 %tmp_56 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_28, i8 %sk_load_28

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="4846" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="14" op_0_bw="13">
<![CDATA[
entry:4364 %zext_ln743_28 = zext i13 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln743_28"/></StgValue>
</operation>

<operation id="4847" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4367 %add_ln744_28 = add i12 %a_read, i12 366

]]></Node>
<StgValue><ssdm name="add_ln744_28"/></StgValue>
</operation>

<operation id="4848" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="64" op_0_bw="12">
<![CDATA[
entry:4368 %zext_ln744_28 = zext i12 %add_ln744_28

]]></Node>
<StgValue><ssdm name="zext_ln744_28"/></StgValue>
</operation>

<operation id="4849" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4369 %sk_addr_369 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_28

]]></Node>
<StgValue><ssdm name="sk_addr_369"/></StgValue>
</operation>

<operation id="4850" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="8" op_0_bw="12">
<![CDATA[
entry:4370 %sk_load_369 = load i12 %sk_addr_369

]]></Node>
<StgValue><ssdm name="sk_load_369"/></StgValue>
</operation>

<operation id="4851" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4372 %add_ln745_28 = add i12 %a_read, i12 367

]]></Node>
<StgValue><ssdm name="add_ln745_28"/></StgValue>
</operation>

<operation id="4852" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="64" op_0_bw="12">
<![CDATA[
entry:4373 %zext_ln745_28 = zext i12 %add_ln745_28

]]></Node>
<StgValue><ssdm name="zext_ln745_28"/></StgValue>
</operation>

<operation id="4853" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4374 %sk_addr_370 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_28

]]></Node>
<StgValue><ssdm name="sk_addr_370"/></StgValue>
</operation>

<operation id="4854" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="8" op_0_bw="12">
<![CDATA[
entry:4375 %sk_load_370 = load i12 %sk_addr_370

]]></Node>
<StgValue><ssdm name="sk_load_370"/></StgValue>
</operation>

<operation id="4855" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4458 %sub_ln775_28 = sub i14 4096, i14 %zext_ln743_28

]]></Node>
<StgValue><ssdm name="sub_ln775_28"/></StgValue>
</operation>

<operation id="4856" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="32" op_0_bw="14">
<![CDATA[
entry:4459 %sext_ln775_28 = sext i14 %sub_ln775_28

]]></Node>
<StgValue><ssdm name="sext_ln775_28"/></StgValue>
</operation>

<operation id="4857" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4460 %store_ln775 = store i32 %sext_ln775_28, i10 %r_addr_224

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="4858" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:678 %or_ln743_28 = or i10 %tmp_s, i10 225

]]></Node>
<StgValue><ssdm name="or_ln743_28"/></StgValue>
</operation>

<operation id="4859" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="10">
<![CDATA[
entry:679 %zext_ln743_92 = zext i10 %or_ln743_28

]]></Node>
<StgValue><ssdm name="zext_ln743_92"/></StgValue>
</operation>

<operation id="4860" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:680 %r_addr_225 = getelementptr i32 %r, i64 0, i64 %zext_ln743_92

]]></Node>
<StgValue><ssdm name="r_addr_225"/></StgValue>
</operation>

<operation id="4861" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4365 %lshr_ln743_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_368, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_27"/></StgValue>
</operation>

<operation id="4862" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="8" op_0_bw="3">
<![CDATA[
entry:4366 %zext_ln743_60 = zext i3 %lshr_ln743_27

]]></Node>
<StgValue><ssdm name="zext_ln743_60"/></StgValue>
</operation>

<operation id="4863" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="8" op_0_bw="12">
<![CDATA[
entry:4370 %sk_load_369 = load i12 %sk_addr_369

]]></Node>
<StgValue><ssdm name="sk_load_369"/></StgValue>
</operation>

<operation id="4864" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="6" op_0_bw="8">
<![CDATA[
entry:4371 %trunc_ln744_28 = trunc i8 %sk_load_369

]]></Node>
<StgValue><ssdm name="trunc_ln744_28"/></StgValue>
</operation>

<operation id="4865" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="8" op_0_bw="12">
<![CDATA[
entry:4375 %sk_load_370 = load i12 %sk_addr_370

]]></Node>
<StgValue><ssdm name="sk_load_370"/></StgValue>
</operation>

<operation id="4866" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="2" op_0_bw="8">
<![CDATA[
entry:4376 %trunc_ln746_28 = trunc i8 %sk_load_370

]]></Node>
<StgValue><ssdm name="trunc_ln746_28"/></StgValue>
</operation>

<operation id="4867" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4377 %tmp_345 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_60

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="4868" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4378 %tmp_346 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_28, i3 0

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="4869" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4379 %or_ln746_58 = or i9 %tmp_346, i9 %tmp_345

]]></Node>
<StgValue><ssdm name="or_ln746_58"/></StgValue>
</operation>

<operation id="4870" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4380 %tmp_347 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_369, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="4871" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4381 %or_ln746_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_28, i2 %tmp_347, i9 %or_ln746_58

]]></Node>
<StgValue><ssdm name="or_ln746_27"/></StgValue>
</operation>

<operation id="4872" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="14" op_0_bw="13">
<![CDATA[
entry:4382 %zext_ln748_28 = zext i13 %or_ln746_27

]]></Node>
<StgValue><ssdm name="zext_ln748_28"/></StgValue>
</operation>

<operation id="4873" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4383 %lshr_ln748_27 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_370, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_27"/></StgValue>
</operation>

<operation id="4874" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4384 %add_ln749_28 = add i12 %a_read, i12 368

]]></Node>
<StgValue><ssdm name="add_ln749_28"/></StgValue>
</operation>

<operation id="4875" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="64" op_0_bw="12">
<![CDATA[
entry:4385 %zext_ln749_28 = zext i12 %add_ln749_28

]]></Node>
<StgValue><ssdm name="zext_ln749_28"/></StgValue>
</operation>

<operation id="4876" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4386 %sk_addr_371 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_28

]]></Node>
<StgValue><ssdm name="sk_addr_371"/></StgValue>
</operation>

<operation id="4877" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="8" op_0_bw="12">
<![CDATA[
entry:4387 %sk_load_371 = load i12 %sk_addr_371

]]></Node>
<StgValue><ssdm name="sk_load_371"/></StgValue>
</operation>

<operation id="4878" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4393 %add_ln753_28 = add i12 %a_read, i12 369

]]></Node>
<StgValue><ssdm name="add_ln753_28"/></StgValue>
</operation>

<operation id="4879" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="64" op_0_bw="12">
<![CDATA[
entry:4394 %zext_ln753_28 = zext i12 %add_ln753_28

]]></Node>
<StgValue><ssdm name="zext_ln753_28"/></StgValue>
</operation>

<operation id="4880" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4395 %sk_addr_372 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_28

]]></Node>
<StgValue><ssdm name="sk_addr_372"/></StgValue>
</operation>

<operation id="4881" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="8" op_0_bw="12">
<![CDATA[
entry:4396 %sk_load_372 = load i12 %sk_addr_372

]]></Node>
<StgValue><ssdm name="sk_load_372"/></StgValue>
</operation>

<operation id="4882" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4461 %sub_ln776_28 = sub i14 4096, i14 %zext_ln748_28

]]></Node>
<StgValue><ssdm name="sub_ln776_28"/></StgValue>
</operation>

<operation id="4883" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="32" op_0_bw="14">
<![CDATA[
entry:4462 %sext_ln776_28 = sext i14 %sub_ln776_28

]]></Node>
<StgValue><ssdm name="sext_ln776_28"/></StgValue>
</operation>

<operation id="4884" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4463 %store_ln776 = store i32 %sext_ln776_28, i10 %r_addr_225

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="4885" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:681 %or_ln748_28 = or i10 %tmp_s, i10 226

]]></Node>
<StgValue><ssdm name="or_ln748_28"/></StgValue>
</operation>

<operation id="4886" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="10">
<![CDATA[
entry:682 %zext_ln748_60 = zext i10 %or_ln748_28

]]></Node>
<StgValue><ssdm name="zext_ln748_60"/></StgValue>
</operation>

<operation id="4887" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:683 %r_addr_226 = getelementptr i32 %r, i64 0, i64 %zext_ln748_60

]]></Node>
<StgValue><ssdm name="r_addr_226"/></StgValue>
</operation>

<operation id="4888" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="8" op_0_bw="12">
<![CDATA[
entry:4387 %sk_load_371 = load i12 %sk_addr_371

]]></Node>
<StgValue><ssdm name="sk_load_371"/></StgValue>
</operation>

<operation id="4889" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="7" op_0_bw="8">
<![CDATA[
entry:4388 %trunc_ln750_28 = trunc i8 %sk_load_371

]]></Node>
<StgValue><ssdm name="trunc_ln750_28"/></StgValue>
</operation>

<operation id="4890" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4389 %or_ln750_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_28, i6 %lshr_ln748_27

]]></Node>
<StgValue><ssdm name="or_ln750_27"/></StgValue>
</operation>

<operation id="4891" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="14" op_0_bw="13">
<![CDATA[
entry:4390 %zext_ln752_28 = zext i13 %or_ln750_27

]]></Node>
<StgValue><ssdm name="zext_ln752_28"/></StgValue>
</operation>

<operation id="4892" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="8" op_0_bw="12">
<![CDATA[
entry:4396 %sk_load_372 = load i12 %sk_addr_372

]]></Node>
<StgValue><ssdm name="sk_load_372"/></StgValue>
</operation>

<operation id="4893" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4398 %add_ln754_28 = add i12 %a_read, i12 370

]]></Node>
<StgValue><ssdm name="add_ln754_28"/></StgValue>
</operation>

<operation id="4894" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="64" op_0_bw="12">
<![CDATA[
entry:4399 %zext_ln754_28 = zext i12 %add_ln754_28

]]></Node>
<StgValue><ssdm name="zext_ln754_28"/></StgValue>
</operation>

<operation id="4895" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4400 %sk_addr_373 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_28

]]></Node>
<StgValue><ssdm name="sk_addr_373"/></StgValue>
</operation>

<operation id="4896" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="8" op_0_bw="12">
<![CDATA[
entry:4401 %sk_load_373 = load i12 %sk_addr_373

]]></Node>
<StgValue><ssdm name="sk_load_373"/></StgValue>
</operation>

<operation id="4897" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4409 %add_ln758_28 = add i12 %a_read, i12 371

]]></Node>
<StgValue><ssdm name="add_ln758_28"/></StgValue>
</operation>

<operation id="4898" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="64" op_0_bw="12">
<![CDATA[
entry:4410 %zext_ln758_28 = zext i12 %add_ln758_28

]]></Node>
<StgValue><ssdm name="zext_ln758_28"/></StgValue>
</operation>

<operation id="4899" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4411 %sk_addr_374 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_28

]]></Node>
<StgValue><ssdm name="sk_addr_374"/></StgValue>
</operation>

<operation id="4900" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="8" op_0_bw="12">
<![CDATA[
entry:4412 %sk_load_374 = load i12 %sk_addr_374

]]></Node>
<StgValue><ssdm name="sk_load_374"/></StgValue>
</operation>

<operation id="4901" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4464 %sub_ln777_28 = sub i14 4096, i14 %zext_ln752_28

]]></Node>
<StgValue><ssdm name="sub_ln777_28"/></StgValue>
</operation>

<operation id="4902" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="32" op_0_bw="14">
<![CDATA[
entry:4465 %sext_ln777_28 = sext i14 %sub_ln777_28

]]></Node>
<StgValue><ssdm name="sext_ln777_28"/></StgValue>
</operation>

<operation id="4903" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4466 %store_ln777 = store i32 %sext_ln777_28, i10 %r_addr_226

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="4904" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:684 %or_ln752_28 = or i10 %tmp_s, i10 227

]]></Node>
<StgValue><ssdm name="or_ln752_28"/></StgValue>
</operation>

<operation id="4905" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="10">
<![CDATA[
entry:685 %zext_ln752_92 = zext i10 %or_ln752_28

]]></Node>
<StgValue><ssdm name="zext_ln752_92"/></StgValue>
</operation>

<operation id="4906" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:686 %r_addr_227 = getelementptr i32 %r, i64 0, i64 %zext_ln752_92

]]></Node>
<StgValue><ssdm name="r_addr_227"/></StgValue>
</operation>

<operation id="4907" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4391 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_371, i32 7

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="4908" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="8" op_0_bw="1">
<![CDATA[
entry:4392 %zext_ln752_60 = zext i1 %tmp_348

]]></Node>
<StgValue><ssdm name="zext_ln752_60"/></StgValue>
</operation>

<operation id="4909" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4397 %shl_ln753_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_372, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_27"/></StgValue>
</operation>

<operation id="4910" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="8" op_0_bw="12">
<![CDATA[
entry:4401 %sk_load_373 = load i12 %sk_addr_373

]]></Node>
<StgValue><ssdm name="sk_load_373"/></StgValue>
</operation>

<operation id="4911" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="4" op_0_bw="8">
<![CDATA[
entry:4402 %trunc_ln755_28 = trunc i8 %sk_load_373

]]></Node>
<StgValue><ssdm name="trunc_ln755_28"/></StgValue>
</operation>

<operation id="4912" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4403 %tmp_349 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_60

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="4913" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4404 %or_ln755_58 = or i9 %tmp_349, i9 %shl_ln753_27

]]></Node>
<StgValue><ssdm name="or_ln755_58"/></StgValue>
</operation>

<operation id="4914" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4405 %or_ln755_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_28, i9 %or_ln755_58

]]></Node>
<StgValue><ssdm name="or_ln755_27"/></StgValue>
</operation>

<operation id="4915" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="14" op_0_bw="13">
<![CDATA[
entry:4406 %zext_ln757_28 = zext i13 %or_ln755_27

]]></Node>
<StgValue><ssdm name="zext_ln757_28"/></StgValue>
</operation>

<operation id="4916" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="8" op_0_bw="12">
<![CDATA[
entry:4412 %sk_load_374 = load i12 %sk_addr_374

]]></Node>
<StgValue><ssdm name="sk_load_374"/></StgValue>
</operation>

<operation id="4917" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4414 %add_ln759_28 = add i12 %a_read, i12 372

]]></Node>
<StgValue><ssdm name="add_ln759_28"/></StgValue>
</operation>

<operation id="4918" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="64" op_0_bw="12">
<![CDATA[
entry:4415 %zext_ln759_28 = zext i12 %add_ln759_28

]]></Node>
<StgValue><ssdm name="zext_ln759_28"/></StgValue>
</operation>

<operation id="4919" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4416 %sk_addr_375 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_28

]]></Node>
<StgValue><ssdm name="sk_addr_375"/></StgValue>
</operation>

<operation id="4920" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="8" op_0_bw="12">
<![CDATA[
entry:4417 %sk_load_375 = load i12 %sk_addr_375

]]></Node>
<StgValue><ssdm name="sk_load_375"/></StgValue>
</operation>

<operation id="4921" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4426 %add_ln763_28 = add i12 %a_read, i12 373

]]></Node>
<StgValue><ssdm name="add_ln763_28"/></StgValue>
</operation>

<operation id="4922" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="64" op_0_bw="12">
<![CDATA[
entry:4427 %zext_ln763_28 = zext i12 %add_ln763_28

]]></Node>
<StgValue><ssdm name="zext_ln763_28"/></StgValue>
</operation>

<operation id="4923" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4428 %sk_addr_376 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_28

]]></Node>
<StgValue><ssdm name="sk_addr_376"/></StgValue>
</operation>

<operation id="4924" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="12">
<![CDATA[
entry:4429 %sk_load_376 = load i12 %sk_addr_376

]]></Node>
<StgValue><ssdm name="sk_load_376"/></StgValue>
</operation>

<operation id="4925" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4467 %sub_ln778_28 = sub i14 4096, i14 %zext_ln757_28

]]></Node>
<StgValue><ssdm name="sub_ln778_28"/></StgValue>
</operation>

<operation id="4926" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="32" op_0_bw="14">
<![CDATA[
entry:4468 %sext_ln778_28 = sext i14 %sub_ln778_28

]]></Node>
<StgValue><ssdm name="sext_ln778_28"/></StgValue>
</operation>

<operation id="4927" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4469 %store_ln778 = store i32 %sext_ln778_28, i10 %r_addr_227

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="4928" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:687 %or_ln757_28 = or i10 %tmp_s, i10 228

]]></Node>
<StgValue><ssdm name="or_ln757_28"/></StgValue>
</operation>

<operation id="4929" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="10">
<![CDATA[
entry:688 %zext_ln757_92 = zext i10 %or_ln757_28

]]></Node>
<StgValue><ssdm name="zext_ln757_92"/></StgValue>
</operation>

<operation id="4930" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:689 %r_addr_228 = getelementptr i32 %r, i64 0, i64 %zext_ln757_92

]]></Node>
<StgValue><ssdm name="r_addr_228"/></StgValue>
</operation>

<operation id="4931" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:690 %or_ln762_28 = or i10 %tmp_s, i10 229

]]></Node>
<StgValue><ssdm name="or_ln762_28"/></StgValue>
</operation>

<operation id="4932" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
entry:691 %zext_ln762_60 = zext i10 %or_ln762_28

]]></Node>
<StgValue><ssdm name="zext_ln762_60"/></StgValue>
</operation>

<operation id="4933" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:692 %r_addr_229 = getelementptr i32 %r, i64 0, i64 %zext_ln762_60

]]></Node>
<StgValue><ssdm name="r_addr_229"/></StgValue>
</operation>

<operation id="4934" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4407 %lshr_ln757_27 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_373, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_27"/></StgValue>
</operation>

<operation id="4935" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="8" op_0_bw="4">
<![CDATA[
entry:4408 %zext_ln757_60 = zext i4 %lshr_ln757_27

]]></Node>
<StgValue><ssdm name="zext_ln757_60"/></StgValue>
</operation>

<operation id="4936" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="5" op_0_bw="8">
<![CDATA[
entry:4413 %trunc_ln758_28 = trunc i8 %sk_load_374

]]></Node>
<StgValue><ssdm name="trunc_ln758_28"/></StgValue>
</operation>

<operation id="4937" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="8" op_0_bw="12">
<![CDATA[
entry:4417 %sk_load_375 = load i12 %sk_addr_375

]]></Node>
<StgValue><ssdm name="sk_load_375"/></StgValue>
</operation>

<operation id="4938" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="8">
<![CDATA[
entry:4418 %trunc_ln760_28 = trunc i8 %sk_load_375

]]></Node>
<StgValue><ssdm name="trunc_ln760_28"/></StgValue>
</operation>

<operation id="4939" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4419 %tmp_350 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_60

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="4940" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4420 %tmp_351 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_28, i4 0

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="4941" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4421 %or_ln760_58 = or i9 %tmp_351, i9 %tmp_350

]]></Node>
<StgValue><ssdm name="or_ln760_58"/></StgValue>
</operation>

<operation id="4942" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4422 %tmp_352 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_374, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="4943" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4423 %or_ln760_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_28, i3 %tmp_352, i9 %or_ln760_58

]]></Node>
<StgValue><ssdm name="or_ln760_27"/></StgValue>
</operation>

<operation id="4944" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="14" op_0_bw="13">
<![CDATA[
entry:4424 %zext_ln762_28 = zext i13 %or_ln760_27

]]></Node>
<StgValue><ssdm name="zext_ln762_28"/></StgValue>
</operation>

<operation id="4945" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4425 %lshr_ln762_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_375, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_27"/></StgValue>
</operation>

<operation id="4946" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="12">
<![CDATA[
entry:4429 %sk_load_376 = load i12 %sk_addr_376

]]></Node>
<StgValue><ssdm name="sk_load_376"/></StgValue>
</operation>

<operation id="4947" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="6" op_0_bw="8">
<![CDATA[
entry:4430 %trunc_ln764_28 = trunc i8 %sk_load_376

]]></Node>
<StgValue><ssdm name="trunc_ln764_28"/></StgValue>
</operation>

<operation id="4948" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4431 %or_ln764_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_28, i7 %lshr_ln762_27

]]></Node>
<StgValue><ssdm name="or_ln764_27"/></StgValue>
</operation>

<operation id="4949" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="14" op_0_bw="13">
<![CDATA[
entry:4432 %zext_ln766_28 = zext i13 %or_ln764_27

]]></Node>
<StgValue><ssdm name="zext_ln766_28"/></StgValue>
</operation>

<operation id="4950" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4435 %add_ln767_28 = add i12 %a_read, i12 374

]]></Node>
<StgValue><ssdm name="add_ln767_28"/></StgValue>
</operation>

<operation id="4951" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="64" op_0_bw="12">
<![CDATA[
entry:4436 %zext_ln767_28 = zext i12 %add_ln767_28

]]></Node>
<StgValue><ssdm name="zext_ln767_28"/></StgValue>
</operation>

<operation id="4952" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4437 %sk_addr_377 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_28

]]></Node>
<StgValue><ssdm name="sk_addr_377"/></StgValue>
</operation>

<operation id="4953" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="8" op_0_bw="12">
<![CDATA[
entry:4438 %sk_load_377 = load i12 %sk_addr_377

]]></Node>
<StgValue><ssdm name="sk_load_377"/></StgValue>
</operation>

<operation id="4954" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4440 %add_ln768_28 = add i12 %a_read, i12 375

]]></Node>
<StgValue><ssdm name="add_ln768_28"/></StgValue>
</operation>

<operation id="4955" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="64" op_0_bw="12">
<![CDATA[
entry:4441 %zext_ln768_28 = zext i12 %add_ln768_28

]]></Node>
<StgValue><ssdm name="zext_ln768_28"/></StgValue>
</operation>

<operation id="4956" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4442 %sk_addr_378 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_28

]]></Node>
<StgValue><ssdm name="sk_addr_378"/></StgValue>
</operation>

<operation id="4957" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="12">
<![CDATA[
entry:4443 %sk_load_378 = load i12 %sk_addr_378

]]></Node>
<StgValue><ssdm name="sk_load_378"/></StgValue>
</operation>

<operation id="4958" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4470 %sub_ln779_28 = sub i14 4096, i14 %zext_ln762_28

]]></Node>
<StgValue><ssdm name="sub_ln779_28"/></StgValue>
</operation>

<operation id="4959" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="32" op_0_bw="14">
<![CDATA[
entry:4471 %sext_ln779_28 = sext i14 %sub_ln779_28

]]></Node>
<StgValue><ssdm name="sext_ln779_28"/></StgValue>
</operation>

<operation id="4960" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4472 %store_ln779 = store i32 %sext_ln779_28, i10 %r_addr_228

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="4961" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4473 %sub_ln780_28 = sub i14 4096, i14 %zext_ln766_28

]]></Node>
<StgValue><ssdm name="sub_ln780_28"/></StgValue>
</operation>

<operation id="4962" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="14">
<![CDATA[
entry:4474 %sext_ln780_28 = sext i14 %sub_ln780_28

]]></Node>
<StgValue><ssdm name="sext_ln780_28"/></StgValue>
</operation>

<operation id="4963" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4475 %store_ln780 = store i32 %sext_ln780_28, i10 %r_addr_229

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="4964" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:693 %or_ln766_28 = or i10 %tmp_s, i10 230

]]></Node>
<StgValue><ssdm name="or_ln766_28"/></StgValue>
</operation>

<operation id="4965" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="10">
<![CDATA[
entry:694 %zext_ln766_92 = zext i10 %or_ln766_28

]]></Node>
<StgValue><ssdm name="zext_ln766_92"/></StgValue>
</operation>

<operation id="4966" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:695 %r_addr_230 = getelementptr i32 %r, i64 0, i64 %zext_ln766_92

]]></Node>
<StgValue><ssdm name="r_addr_230"/></StgValue>
</operation>

<operation id="4967" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4433 %lshr_ln766_27 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_376, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_27"/></StgValue>
</operation>

<operation id="4968" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="8" op_0_bw="2">
<![CDATA[
entry:4434 %zext_ln766_60 = zext i2 %lshr_ln766_27

]]></Node>
<StgValue><ssdm name="zext_ln766_60"/></StgValue>
</operation>

<operation id="4969" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="8" op_0_bw="12">
<![CDATA[
entry:4438 %sk_load_377 = load i12 %sk_addr_377

]]></Node>
<StgValue><ssdm name="sk_load_377"/></StgValue>
</operation>

<operation id="4970" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="7" op_0_bw="8">
<![CDATA[
entry:4439 %trunc_ln767_28 = trunc i8 %sk_load_377

]]></Node>
<StgValue><ssdm name="trunc_ln767_28"/></StgValue>
</operation>

<operation id="4971" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="12">
<![CDATA[
entry:4443 %sk_load_378 = load i12 %sk_addr_378

]]></Node>
<StgValue><ssdm name="sk_load_378"/></StgValue>
</operation>

<operation id="4972" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="3" op_0_bw="8">
<![CDATA[
entry:4444 %trunc_ln769_28 = trunc i8 %sk_load_378

]]></Node>
<StgValue><ssdm name="trunc_ln769_28"/></StgValue>
</operation>

<operation id="4973" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4445 %tmp_353 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_60

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="4974" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4446 %tmp_354 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="4975" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4447 %or_ln769_58 = or i9 %tmp_354, i9 %tmp_353

]]></Node>
<StgValue><ssdm name="or_ln769_58"/></StgValue>
</operation>

<operation id="4976" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4448 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_377, i32 7

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="4977" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4449 %or_ln769_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_28, i1 %tmp_355, i9 %or_ln769_58

]]></Node>
<StgValue><ssdm name="or_ln769_27"/></StgValue>
</operation>

<operation id="4978" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="14" op_0_bw="13">
<![CDATA[
entry:4450 %zext_ln771_28 = zext i13 %or_ln769_27

]]></Node>
<StgValue><ssdm name="zext_ln771_28"/></StgValue>
</operation>

<operation id="4979" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4451 %lshr_ln771_27 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_378, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_27"/></StgValue>
</operation>

<operation id="4980" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4452 %add_ln772_28 = add i12 %a_read, i12 376

]]></Node>
<StgValue><ssdm name="add_ln772_28"/></StgValue>
</operation>

<operation id="4981" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="64" op_0_bw="12">
<![CDATA[
entry:4453 %zext_ln772_28 = zext i12 %add_ln772_28

]]></Node>
<StgValue><ssdm name="zext_ln772_28"/></StgValue>
</operation>

<operation id="4982" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4454 %sk_addr_379 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_28

]]></Node>
<StgValue><ssdm name="sk_addr_379"/></StgValue>
</operation>

<operation id="4983" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="8" op_0_bw="12">
<![CDATA[
entry:4455 %sk_load_379 = load i12 %sk_addr_379

]]></Node>
<StgValue><ssdm name="sk_load_379"/></StgValue>
</operation>

<operation id="4984" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4476 %sub_ln781_28 = sub i14 4096, i14 %zext_ln771_28

]]></Node>
<StgValue><ssdm name="sub_ln781_28"/></StgValue>
</operation>

<operation id="4985" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="14">
<![CDATA[
entry:4477 %sext_ln781_28 = sext i14 %sub_ln781_28

]]></Node>
<StgValue><ssdm name="sext_ln781_28"/></StgValue>
</operation>

<operation id="4986" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4478 %store_ln781 = store i32 %sext_ln781_28, i10 %r_addr_230

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="4987" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4482 %add_ln739_28 = add i12 %a_read, i12 377

]]></Node>
<StgValue><ssdm name="add_ln739_28"/></StgValue>
</operation>

<operation id="4988" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="64" op_0_bw="12">
<![CDATA[
entry:4483 %zext_ln739_28 = zext i12 %add_ln739_28

]]></Node>
<StgValue><ssdm name="zext_ln739_28"/></StgValue>
</operation>

<operation id="4989" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4484 %sk_addr_29 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_28

]]></Node>
<StgValue><ssdm name="sk_addr_29"/></StgValue>
</operation>

<operation id="4990" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="12">
<![CDATA[
entry:4485 %sk_load_29 = load i12 %sk_addr_29

]]></Node>
<StgValue><ssdm name="sk_load_29"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="4991" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:696 %or_ln771_28 = or i10 %tmp_s, i10 231

]]></Node>
<StgValue><ssdm name="or_ln771_28"/></StgValue>
</operation>

<operation id="4992" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="10">
<![CDATA[
entry:697 %zext_ln771_60 = zext i10 %or_ln771_28

]]></Node>
<StgValue><ssdm name="zext_ln771_60"/></StgValue>
</operation>

<operation id="4993" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:698 %r_addr_231 = getelementptr i32 %r, i64 0, i64 %zext_ln771_60

]]></Node>
<StgValue><ssdm name="r_addr_231"/></StgValue>
</operation>

<operation id="4994" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="8" op_0_bw="12">
<![CDATA[
entry:4455 %sk_load_379 = load i12 %sk_addr_379

]]></Node>
<StgValue><ssdm name="sk_load_379"/></StgValue>
</operation>

<operation id="4995" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4456 %or_ln772_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_379, i5 %lshr_ln771_27

]]></Node>
<StgValue><ssdm name="or_ln772_27"/></StgValue>
</operation>

<operation id="4996" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="14" op_0_bw="13">
<![CDATA[
entry:4457 %zext_ln775_28 = zext i13 %or_ln772_27

]]></Node>
<StgValue><ssdm name="zext_ln775_28"/></StgValue>
</operation>

<operation id="4997" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4479 %sub_ln782_28 = sub i14 4096, i14 %zext_ln775_28

]]></Node>
<StgValue><ssdm name="sub_ln782_28"/></StgValue>
</operation>

<operation id="4998" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="32" op_0_bw="14">
<![CDATA[
entry:4480 %sext_ln782_28 = sext i14 %sub_ln782_28

]]></Node>
<StgValue><ssdm name="sext_ln782_28"/></StgValue>
</operation>

<operation id="4999" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4481 %store_ln782 = store i32 %sext_ln782_28, i10 %r_addr_231

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="5000" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="12">
<![CDATA[
entry:4485 %sk_load_29 = load i12 %sk_addr_29

]]></Node>
<StgValue><ssdm name="sk_load_29"/></StgValue>
</operation>

<operation id="5001" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4486 %add_ln740_29 = add i12 %a_read, i12 378

]]></Node>
<StgValue><ssdm name="add_ln740_29"/></StgValue>
</operation>

<operation id="5002" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="64" op_0_bw="12">
<![CDATA[
entry:4487 %zext_ln740_29 = zext i12 %add_ln740_29

]]></Node>
<StgValue><ssdm name="zext_ln740_29"/></StgValue>
</operation>

<operation id="5003" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4488 %sk_addr_380 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_29

]]></Node>
<StgValue><ssdm name="sk_addr_380"/></StgValue>
</operation>

<operation id="5004" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="8" op_0_bw="12">
<![CDATA[
entry:4489 %sk_load_380 = load i12 %sk_addr_380

]]></Node>
<StgValue><ssdm name="sk_load_380"/></StgValue>
</operation>

<operation id="5005" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4495 %add_ln744_29 = add i12 %a_read, i12 379

]]></Node>
<StgValue><ssdm name="add_ln744_29"/></StgValue>
</operation>

<operation id="5006" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="64" op_0_bw="12">
<![CDATA[
entry:4496 %zext_ln744_29 = zext i12 %add_ln744_29

]]></Node>
<StgValue><ssdm name="zext_ln744_29"/></StgValue>
</operation>

<operation id="5007" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4497 %sk_addr_381 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_29

]]></Node>
<StgValue><ssdm name="sk_addr_381"/></StgValue>
</operation>

<operation id="5008" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="8" op_0_bw="12">
<![CDATA[
entry:4498 %sk_load_381 = load i12 %sk_addr_381

]]></Node>
<StgValue><ssdm name="sk_load_381"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="5009" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:699 %or_ln739_28 = or i10 %tmp_s, i10 232

]]></Node>
<StgValue><ssdm name="or_ln739_28"/></StgValue>
</operation>

<operation id="5010" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="10">
<![CDATA[
entry:700 %zext_ln739_60 = zext i10 %or_ln739_28

]]></Node>
<StgValue><ssdm name="zext_ln739_60"/></StgValue>
</operation>

<operation id="5011" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:701 %r_addr_232 = getelementptr i32 %r, i64 0, i64 %zext_ln739_60

]]></Node>
<StgValue><ssdm name="r_addr_232"/></StgValue>
</operation>

<operation id="5012" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="8" op_0_bw="12">
<![CDATA[
entry:4489 %sk_load_380 = load i12 %sk_addr_380

]]></Node>
<StgValue><ssdm name="sk_load_380"/></StgValue>
</operation>

<operation id="5013" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="5" op_0_bw="8">
<![CDATA[
entry:4490 %trunc_ln741_29 = trunc i8 %sk_load_380

]]></Node>
<StgValue><ssdm name="trunc_ln741_29"/></StgValue>
</operation>

<operation id="5014" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4491 %tmp_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_29, i8 %sk_load_29

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="5015" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="14" op_0_bw="13">
<![CDATA[
entry:4492 %zext_ln743_29 = zext i13 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln743_29"/></StgValue>
</operation>

<operation id="5016" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="8" op_0_bw="12">
<![CDATA[
entry:4498 %sk_load_381 = load i12 %sk_addr_381

]]></Node>
<StgValue><ssdm name="sk_load_381"/></StgValue>
</operation>

<operation id="5017" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4500 %add_ln745_29 = add i12 %a_read, i12 380

]]></Node>
<StgValue><ssdm name="add_ln745_29"/></StgValue>
</operation>

<operation id="5018" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="64" op_0_bw="12">
<![CDATA[
entry:4501 %zext_ln745_29 = zext i12 %add_ln745_29

]]></Node>
<StgValue><ssdm name="zext_ln745_29"/></StgValue>
</operation>

<operation id="5019" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4502 %sk_addr_382 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_29

]]></Node>
<StgValue><ssdm name="sk_addr_382"/></StgValue>
</operation>

<operation id="5020" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="8" op_0_bw="12">
<![CDATA[
entry:4503 %sk_load_382 = load i12 %sk_addr_382

]]></Node>
<StgValue><ssdm name="sk_load_382"/></StgValue>
</operation>

<operation id="5021" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4512 %add_ln749_29 = add i12 %a_read, i12 381

]]></Node>
<StgValue><ssdm name="add_ln749_29"/></StgValue>
</operation>

<operation id="5022" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="64" op_0_bw="12">
<![CDATA[
entry:4513 %zext_ln749_29 = zext i12 %add_ln749_29

]]></Node>
<StgValue><ssdm name="zext_ln749_29"/></StgValue>
</operation>

<operation id="5023" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4514 %sk_addr_383 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_29

]]></Node>
<StgValue><ssdm name="sk_addr_383"/></StgValue>
</operation>

<operation id="5024" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="12">
<![CDATA[
entry:4515 %sk_load_383 = load i12 %sk_addr_383

]]></Node>
<StgValue><ssdm name="sk_load_383"/></StgValue>
</operation>

<operation id="5025" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4586 %sub_ln775_29 = sub i14 4096, i14 %zext_ln743_29

]]></Node>
<StgValue><ssdm name="sub_ln775_29"/></StgValue>
</operation>

<operation id="5026" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="32" op_0_bw="14">
<![CDATA[
entry:4587 %sext_ln775_29 = sext i14 %sub_ln775_29

]]></Node>
<StgValue><ssdm name="sext_ln775_29"/></StgValue>
</operation>

<operation id="5027" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4588 %store_ln775 = store i32 %sext_ln775_29, i10 %r_addr_232

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="5028" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:702 %or_ln743_29 = or i10 %tmp_s, i10 233

]]></Node>
<StgValue><ssdm name="or_ln743_29"/></StgValue>
</operation>

<operation id="5029" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="10">
<![CDATA[
entry:703 %zext_ln743_93 = zext i10 %or_ln743_29

]]></Node>
<StgValue><ssdm name="zext_ln743_93"/></StgValue>
</operation>

<operation id="5030" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:704 %r_addr_233 = getelementptr i32 %r, i64 0, i64 %zext_ln743_93

]]></Node>
<StgValue><ssdm name="r_addr_233"/></StgValue>
</operation>

<operation id="5031" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:705 %or_ln748_29 = or i10 %tmp_s, i10 234

]]></Node>
<StgValue><ssdm name="or_ln748_29"/></StgValue>
</operation>

<operation id="5032" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="10">
<![CDATA[
entry:706 %zext_ln748_61 = zext i10 %or_ln748_29

]]></Node>
<StgValue><ssdm name="zext_ln748_61"/></StgValue>
</operation>

<operation id="5033" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:707 %r_addr_234 = getelementptr i32 %r, i64 0, i64 %zext_ln748_61

]]></Node>
<StgValue><ssdm name="r_addr_234"/></StgValue>
</operation>

<operation id="5034" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4493 %lshr_ln743_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_380, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_28"/></StgValue>
</operation>

<operation id="5035" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="8" op_0_bw="3">
<![CDATA[
entry:4494 %zext_ln743_61 = zext i3 %lshr_ln743_28

]]></Node>
<StgValue><ssdm name="zext_ln743_61"/></StgValue>
</operation>

<operation id="5036" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="6" op_0_bw="8">
<![CDATA[
entry:4499 %trunc_ln744_29 = trunc i8 %sk_load_381

]]></Node>
<StgValue><ssdm name="trunc_ln744_29"/></StgValue>
</operation>

<operation id="5037" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="8" op_0_bw="12">
<![CDATA[
entry:4503 %sk_load_382 = load i12 %sk_addr_382

]]></Node>
<StgValue><ssdm name="sk_load_382"/></StgValue>
</operation>

<operation id="5038" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="2" op_0_bw="8">
<![CDATA[
entry:4504 %trunc_ln746_29 = trunc i8 %sk_load_382

]]></Node>
<StgValue><ssdm name="trunc_ln746_29"/></StgValue>
</operation>

<operation id="5039" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4505 %tmp_356 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_61

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="5040" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4506 %tmp_357 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_29, i3 0

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="5041" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4507 %or_ln746_59 = or i9 %tmp_357, i9 %tmp_356

]]></Node>
<StgValue><ssdm name="or_ln746_59"/></StgValue>
</operation>

<operation id="5042" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4508 %tmp_358 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_381, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="5043" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4509 %or_ln746_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_29, i2 %tmp_358, i9 %or_ln746_59

]]></Node>
<StgValue><ssdm name="or_ln746_28"/></StgValue>
</operation>

<operation id="5044" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="14" op_0_bw="13">
<![CDATA[
entry:4510 %zext_ln748_29 = zext i13 %or_ln746_28

]]></Node>
<StgValue><ssdm name="zext_ln748_29"/></StgValue>
</operation>

<operation id="5045" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4511 %lshr_ln748_28 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_382, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_28"/></StgValue>
</operation>

<operation id="5046" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="12">
<![CDATA[
entry:4515 %sk_load_383 = load i12 %sk_addr_383

]]></Node>
<StgValue><ssdm name="sk_load_383"/></StgValue>
</operation>

<operation id="5047" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="7" op_0_bw="8">
<![CDATA[
entry:4516 %trunc_ln750_29 = trunc i8 %sk_load_383

]]></Node>
<StgValue><ssdm name="trunc_ln750_29"/></StgValue>
</operation>

<operation id="5048" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4517 %or_ln750_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_29, i6 %lshr_ln748_28

]]></Node>
<StgValue><ssdm name="or_ln750_28"/></StgValue>
</operation>

<operation id="5049" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="14" op_0_bw="13">
<![CDATA[
entry:4518 %zext_ln752_29 = zext i13 %or_ln750_28

]]></Node>
<StgValue><ssdm name="zext_ln752_29"/></StgValue>
</operation>

<operation id="5050" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4521 %add_ln753_29 = add i12 %a_read, i12 382

]]></Node>
<StgValue><ssdm name="add_ln753_29"/></StgValue>
</operation>

<operation id="5051" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="12">
<![CDATA[
entry:4522 %zext_ln753_29 = zext i12 %add_ln753_29

]]></Node>
<StgValue><ssdm name="zext_ln753_29"/></StgValue>
</operation>

<operation id="5052" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4523 %sk_addr_384 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_29

]]></Node>
<StgValue><ssdm name="sk_addr_384"/></StgValue>
</operation>

<operation id="5053" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="8" op_0_bw="12">
<![CDATA[
entry:4524 %sk_load_384 = load i12 %sk_addr_384

]]></Node>
<StgValue><ssdm name="sk_load_384"/></StgValue>
</operation>

<operation id="5054" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4526 %add_ln754_29 = add i12 %a_read, i12 383

]]></Node>
<StgValue><ssdm name="add_ln754_29"/></StgValue>
</operation>

<operation id="5055" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="64" op_0_bw="12">
<![CDATA[
entry:4527 %zext_ln754_29 = zext i12 %add_ln754_29

]]></Node>
<StgValue><ssdm name="zext_ln754_29"/></StgValue>
</operation>

<operation id="5056" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4528 %sk_addr_385 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_29

]]></Node>
<StgValue><ssdm name="sk_addr_385"/></StgValue>
</operation>

<operation id="5057" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="8" op_0_bw="12">
<![CDATA[
entry:4529 %sk_load_385 = load i12 %sk_addr_385

]]></Node>
<StgValue><ssdm name="sk_load_385"/></StgValue>
</operation>

<operation id="5058" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4589 %sub_ln776_29 = sub i14 4096, i14 %zext_ln748_29

]]></Node>
<StgValue><ssdm name="sub_ln776_29"/></StgValue>
</operation>

<operation id="5059" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="32" op_0_bw="14">
<![CDATA[
entry:4590 %sext_ln776_29 = sext i14 %sub_ln776_29

]]></Node>
<StgValue><ssdm name="sext_ln776_29"/></StgValue>
</operation>

<operation id="5060" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4591 %store_ln776 = store i32 %sext_ln776_29, i10 %r_addr_233

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="5061" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4592 %sub_ln777_29 = sub i14 4096, i14 %zext_ln752_29

]]></Node>
<StgValue><ssdm name="sub_ln777_29"/></StgValue>
</operation>

<operation id="5062" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="32" op_0_bw="14">
<![CDATA[
entry:4593 %sext_ln777_29 = sext i14 %sub_ln777_29

]]></Node>
<StgValue><ssdm name="sext_ln777_29"/></StgValue>
</operation>

<operation id="5063" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4594 %store_ln777 = store i32 %sext_ln777_29, i10 %r_addr_234

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="5064" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:708 %or_ln752_29 = or i10 %tmp_s, i10 235

]]></Node>
<StgValue><ssdm name="or_ln752_29"/></StgValue>
</operation>

<operation id="5065" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="10">
<![CDATA[
entry:709 %zext_ln752_93 = zext i10 %or_ln752_29

]]></Node>
<StgValue><ssdm name="zext_ln752_93"/></StgValue>
</operation>

<operation id="5066" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:710 %r_addr_235 = getelementptr i32 %r, i64 0, i64 %zext_ln752_93

]]></Node>
<StgValue><ssdm name="r_addr_235"/></StgValue>
</operation>

<operation id="5067" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4519 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_383, i32 7

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="5068" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="8" op_0_bw="1">
<![CDATA[
entry:4520 %zext_ln752_61 = zext i1 %tmp_359

]]></Node>
<StgValue><ssdm name="zext_ln752_61"/></StgValue>
</operation>

<operation id="5069" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="8" op_0_bw="12">
<![CDATA[
entry:4524 %sk_load_384 = load i12 %sk_addr_384

]]></Node>
<StgValue><ssdm name="sk_load_384"/></StgValue>
</operation>

<operation id="5070" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4525 %shl_ln753_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_384, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_28"/></StgValue>
</operation>

<operation id="5071" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="8" op_0_bw="12">
<![CDATA[
entry:4529 %sk_load_385 = load i12 %sk_addr_385

]]></Node>
<StgValue><ssdm name="sk_load_385"/></StgValue>
</operation>

<operation id="5072" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="4" op_0_bw="8">
<![CDATA[
entry:4530 %trunc_ln755_29 = trunc i8 %sk_load_385

]]></Node>
<StgValue><ssdm name="trunc_ln755_29"/></StgValue>
</operation>

<operation id="5073" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4531 %tmp_360 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_61

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="5074" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4532 %or_ln755_59 = or i9 %tmp_360, i9 %shl_ln753_28

]]></Node>
<StgValue><ssdm name="or_ln755_59"/></StgValue>
</operation>

<operation id="5075" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4533 %or_ln755_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_29, i9 %or_ln755_59

]]></Node>
<StgValue><ssdm name="or_ln755_28"/></StgValue>
</operation>

<operation id="5076" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="14" op_0_bw="13">
<![CDATA[
entry:4534 %zext_ln757_29 = zext i13 %or_ln755_28

]]></Node>
<StgValue><ssdm name="zext_ln757_29"/></StgValue>
</operation>

<operation id="5077" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4537 %add_ln758_29 = add i12 %a_read, i12 384

]]></Node>
<StgValue><ssdm name="add_ln758_29"/></StgValue>
</operation>

<operation id="5078" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="64" op_0_bw="12">
<![CDATA[
entry:4538 %zext_ln758_29 = zext i12 %add_ln758_29

]]></Node>
<StgValue><ssdm name="zext_ln758_29"/></StgValue>
</operation>

<operation id="5079" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4539 %sk_addr_386 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_29

]]></Node>
<StgValue><ssdm name="sk_addr_386"/></StgValue>
</operation>

<operation id="5080" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="8" op_0_bw="12">
<![CDATA[
entry:4540 %sk_load_386 = load i12 %sk_addr_386

]]></Node>
<StgValue><ssdm name="sk_load_386"/></StgValue>
</operation>

<operation id="5081" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4542 %add_ln759_29 = add i12 %a_read, i12 385

]]></Node>
<StgValue><ssdm name="add_ln759_29"/></StgValue>
</operation>

<operation id="5082" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="64" op_0_bw="12">
<![CDATA[
entry:4543 %zext_ln759_29 = zext i12 %add_ln759_29

]]></Node>
<StgValue><ssdm name="zext_ln759_29"/></StgValue>
</operation>

<operation id="5083" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4544 %sk_addr_387 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_29

]]></Node>
<StgValue><ssdm name="sk_addr_387"/></StgValue>
</operation>

<operation id="5084" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="8" op_0_bw="12">
<![CDATA[
entry:4545 %sk_load_387 = load i12 %sk_addr_387

]]></Node>
<StgValue><ssdm name="sk_load_387"/></StgValue>
</operation>

<operation id="5085" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4595 %sub_ln778_29 = sub i14 4096, i14 %zext_ln757_29

]]></Node>
<StgValue><ssdm name="sub_ln778_29"/></StgValue>
</operation>

<operation id="5086" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="32" op_0_bw="14">
<![CDATA[
entry:4596 %sext_ln778_29 = sext i14 %sub_ln778_29

]]></Node>
<StgValue><ssdm name="sext_ln778_29"/></StgValue>
</operation>

<operation id="5087" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4597 %store_ln778 = store i32 %sext_ln778_29, i10 %r_addr_235

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="5088" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:711 %or_ln757_29 = or i10 %tmp_s, i10 236

]]></Node>
<StgValue><ssdm name="or_ln757_29"/></StgValue>
</operation>

<operation id="5089" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="10">
<![CDATA[
entry:712 %zext_ln757_93 = zext i10 %or_ln757_29

]]></Node>
<StgValue><ssdm name="zext_ln757_93"/></StgValue>
</operation>

<operation id="5090" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:713 %r_addr_236 = getelementptr i32 %r, i64 0, i64 %zext_ln757_93

]]></Node>
<StgValue><ssdm name="r_addr_236"/></StgValue>
</operation>

<operation id="5091" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4535 %lshr_ln757_28 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_385, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_28"/></StgValue>
</operation>

<operation id="5092" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="8" op_0_bw="4">
<![CDATA[
entry:4536 %zext_ln757_61 = zext i4 %lshr_ln757_28

]]></Node>
<StgValue><ssdm name="zext_ln757_61"/></StgValue>
</operation>

<operation id="5093" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="8" op_0_bw="12">
<![CDATA[
entry:4540 %sk_load_386 = load i12 %sk_addr_386

]]></Node>
<StgValue><ssdm name="sk_load_386"/></StgValue>
</operation>

<operation id="5094" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="5" op_0_bw="8">
<![CDATA[
entry:4541 %trunc_ln758_29 = trunc i8 %sk_load_386

]]></Node>
<StgValue><ssdm name="trunc_ln758_29"/></StgValue>
</operation>

<operation id="5095" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="8" op_0_bw="12">
<![CDATA[
entry:4545 %sk_load_387 = load i12 %sk_addr_387

]]></Node>
<StgValue><ssdm name="sk_load_387"/></StgValue>
</operation>

<operation id="5096" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="8">
<![CDATA[
entry:4546 %trunc_ln760_29 = trunc i8 %sk_load_387

]]></Node>
<StgValue><ssdm name="trunc_ln760_29"/></StgValue>
</operation>

<operation id="5097" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4547 %tmp_361 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_61

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="5098" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4548 %tmp_362 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_29, i4 0

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="5099" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4549 %or_ln760_59 = or i9 %tmp_362, i9 %tmp_361

]]></Node>
<StgValue><ssdm name="or_ln760_59"/></StgValue>
</operation>

<operation id="5100" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4550 %tmp_363 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_386, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="5101" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4551 %or_ln760_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_29, i3 %tmp_363, i9 %or_ln760_59

]]></Node>
<StgValue><ssdm name="or_ln760_28"/></StgValue>
</operation>

<operation id="5102" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="14" op_0_bw="13">
<![CDATA[
entry:4552 %zext_ln762_29 = zext i13 %or_ln760_28

]]></Node>
<StgValue><ssdm name="zext_ln762_29"/></StgValue>
</operation>

<operation id="5103" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4553 %lshr_ln762_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_387, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_28"/></StgValue>
</operation>

<operation id="5104" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4554 %add_ln763_29 = add i12 %a_read, i12 386

]]></Node>
<StgValue><ssdm name="add_ln763_29"/></StgValue>
</operation>

<operation id="5105" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="64" op_0_bw="12">
<![CDATA[
entry:4555 %zext_ln763_29 = zext i12 %add_ln763_29

]]></Node>
<StgValue><ssdm name="zext_ln763_29"/></StgValue>
</operation>

<operation id="5106" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4556 %sk_addr_388 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_29

]]></Node>
<StgValue><ssdm name="sk_addr_388"/></StgValue>
</operation>

<operation id="5107" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="8" op_0_bw="12">
<![CDATA[
entry:4557 %sk_load_388 = load i12 %sk_addr_388

]]></Node>
<StgValue><ssdm name="sk_load_388"/></StgValue>
</operation>

<operation id="5108" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4563 %add_ln767_29 = add i12 %a_read, i12 387

]]></Node>
<StgValue><ssdm name="add_ln767_29"/></StgValue>
</operation>

<operation id="5109" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="64" op_0_bw="12">
<![CDATA[
entry:4564 %zext_ln767_29 = zext i12 %add_ln767_29

]]></Node>
<StgValue><ssdm name="zext_ln767_29"/></StgValue>
</operation>

<operation id="5110" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4565 %sk_addr_389 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_29

]]></Node>
<StgValue><ssdm name="sk_addr_389"/></StgValue>
</operation>

<operation id="5111" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="12">
<![CDATA[
entry:4566 %sk_load_389 = load i12 %sk_addr_389

]]></Node>
<StgValue><ssdm name="sk_load_389"/></StgValue>
</operation>

<operation id="5112" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4598 %sub_ln779_29 = sub i14 4096, i14 %zext_ln762_29

]]></Node>
<StgValue><ssdm name="sub_ln779_29"/></StgValue>
</operation>

<operation id="5113" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="32" op_0_bw="14">
<![CDATA[
entry:4599 %sext_ln779_29 = sext i14 %sub_ln779_29

]]></Node>
<StgValue><ssdm name="sext_ln779_29"/></StgValue>
</operation>

<operation id="5114" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4600 %store_ln779 = store i32 %sext_ln779_29, i10 %r_addr_236

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="5115" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:714 %or_ln762_29 = or i10 %tmp_s, i10 237

]]></Node>
<StgValue><ssdm name="or_ln762_29"/></StgValue>
</operation>

<operation id="5116" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="10">
<![CDATA[
entry:715 %zext_ln762_61 = zext i10 %or_ln762_29

]]></Node>
<StgValue><ssdm name="zext_ln762_61"/></StgValue>
</operation>

<operation id="5117" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:716 %r_addr_237 = getelementptr i32 %r, i64 0, i64 %zext_ln762_61

]]></Node>
<StgValue><ssdm name="r_addr_237"/></StgValue>
</operation>

<operation id="5118" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="8" op_0_bw="12">
<![CDATA[
entry:4557 %sk_load_388 = load i12 %sk_addr_388

]]></Node>
<StgValue><ssdm name="sk_load_388"/></StgValue>
</operation>

<operation id="5119" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="6" op_0_bw="8">
<![CDATA[
entry:4558 %trunc_ln764_29 = trunc i8 %sk_load_388

]]></Node>
<StgValue><ssdm name="trunc_ln764_29"/></StgValue>
</operation>

<operation id="5120" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4559 %or_ln764_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_29, i7 %lshr_ln762_28

]]></Node>
<StgValue><ssdm name="or_ln764_28"/></StgValue>
</operation>

<operation id="5121" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="14" op_0_bw="13">
<![CDATA[
entry:4560 %zext_ln766_29 = zext i13 %or_ln764_28

]]></Node>
<StgValue><ssdm name="zext_ln766_29"/></StgValue>
</operation>

<operation id="5122" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="12">
<![CDATA[
entry:4566 %sk_load_389 = load i12 %sk_addr_389

]]></Node>
<StgValue><ssdm name="sk_load_389"/></StgValue>
</operation>

<operation id="5123" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4568 %add_ln768_29 = add i12 %a_read, i12 388

]]></Node>
<StgValue><ssdm name="add_ln768_29"/></StgValue>
</operation>

<operation id="5124" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="64" op_0_bw="12">
<![CDATA[
entry:4569 %zext_ln768_29 = zext i12 %add_ln768_29

]]></Node>
<StgValue><ssdm name="zext_ln768_29"/></StgValue>
</operation>

<operation id="5125" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4570 %sk_addr_390 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_29

]]></Node>
<StgValue><ssdm name="sk_addr_390"/></StgValue>
</operation>

<operation id="5126" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="8" op_0_bw="12">
<![CDATA[
entry:4571 %sk_load_390 = load i12 %sk_addr_390

]]></Node>
<StgValue><ssdm name="sk_load_390"/></StgValue>
</operation>

<operation id="5127" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4580 %add_ln772_29 = add i12 %a_read, i12 389

]]></Node>
<StgValue><ssdm name="add_ln772_29"/></StgValue>
</operation>

<operation id="5128" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="64" op_0_bw="12">
<![CDATA[
entry:4581 %zext_ln772_29 = zext i12 %add_ln772_29

]]></Node>
<StgValue><ssdm name="zext_ln772_29"/></StgValue>
</operation>

<operation id="5129" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4582 %sk_addr_391 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_29

]]></Node>
<StgValue><ssdm name="sk_addr_391"/></StgValue>
</operation>

<operation id="5130" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="8" op_0_bw="12">
<![CDATA[
entry:4583 %sk_load_391 = load i12 %sk_addr_391

]]></Node>
<StgValue><ssdm name="sk_load_391"/></StgValue>
</operation>

<operation id="5131" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4601 %sub_ln780_29 = sub i14 4096, i14 %zext_ln766_29

]]></Node>
<StgValue><ssdm name="sub_ln780_29"/></StgValue>
</operation>

<operation id="5132" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="32" op_0_bw="14">
<![CDATA[
entry:4602 %sext_ln780_29 = sext i14 %sub_ln780_29

]]></Node>
<StgValue><ssdm name="sext_ln780_29"/></StgValue>
</operation>

<operation id="5133" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4603 %store_ln780 = store i32 %sext_ln780_29, i10 %r_addr_237

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="5134" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:717 %or_ln766_29 = or i10 %tmp_s, i10 238

]]></Node>
<StgValue><ssdm name="or_ln766_29"/></StgValue>
</operation>

<operation id="5135" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="10">
<![CDATA[
entry:718 %zext_ln766_93 = zext i10 %or_ln766_29

]]></Node>
<StgValue><ssdm name="zext_ln766_93"/></StgValue>
</operation>

<operation id="5136" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:719 %r_addr_238 = getelementptr i32 %r, i64 0, i64 %zext_ln766_93

]]></Node>
<StgValue><ssdm name="r_addr_238"/></StgValue>
</operation>

<operation id="5137" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:720 %or_ln771_29 = or i10 %tmp_s, i10 239

]]></Node>
<StgValue><ssdm name="or_ln771_29"/></StgValue>
</operation>

<operation id="5138" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="10">
<![CDATA[
entry:721 %zext_ln771_61 = zext i10 %or_ln771_29

]]></Node>
<StgValue><ssdm name="zext_ln771_61"/></StgValue>
</operation>

<operation id="5139" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:722 %r_addr_239 = getelementptr i32 %r, i64 0, i64 %zext_ln771_61

]]></Node>
<StgValue><ssdm name="r_addr_239"/></StgValue>
</operation>

<operation id="5140" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4561 %lshr_ln766_28 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_388, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_28"/></StgValue>
</operation>

<operation id="5141" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="8" op_0_bw="2">
<![CDATA[
entry:4562 %zext_ln766_61 = zext i2 %lshr_ln766_28

]]></Node>
<StgValue><ssdm name="zext_ln766_61"/></StgValue>
</operation>

<operation id="5142" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="7" op_0_bw="8">
<![CDATA[
entry:4567 %trunc_ln767_29 = trunc i8 %sk_load_389

]]></Node>
<StgValue><ssdm name="trunc_ln767_29"/></StgValue>
</operation>

<operation id="5143" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="8" op_0_bw="12">
<![CDATA[
entry:4571 %sk_load_390 = load i12 %sk_addr_390

]]></Node>
<StgValue><ssdm name="sk_load_390"/></StgValue>
</operation>

<operation id="5144" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="3" op_0_bw="8">
<![CDATA[
entry:4572 %trunc_ln769_29 = trunc i8 %sk_load_390

]]></Node>
<StgValue><ssdm name="trunc_ln769_29"/></StgValue>
</operation>

<operation id="5145" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4573 %tmp_364 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_61

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="5146" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4574 %tmp_365 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_29, i2 0

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="5147" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4575 %or_ln769_59 = or i9 %tmp_365, i9 %tmp_364

]]></Node>
<StgValue><ssdm name="or_ln769_59"/></StgValue>
</operation>

<operation id="5148" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4576 %tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_389, i32 7

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="5149" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4577 %or_ln769_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_29, i1 %tmp_366, i9 %or_ln769_59

]]></Node>
<StgValue><ssdm name="or_ln769_28"/></StgValue>
</operation>

<operation id="5150" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="14" op_0_bw="13">
<![CDATA[
entry:4578 %zext_ln771_29 = zext i13 %or_ln769_28

]]></Node>
<StgValue><ssdm name="zext_ln771_29"/></StgValue>
</operation>

<operation id="5151" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4579 %lshr_ln771_28 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_390, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_28"/></StgValue>
</operation>

<operation id="5152" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="8" op_0_bw="12">
<![CDATA[
entry:4583 %sk_load_391 = load i12 %sk_addr_391

]]></Node>
<StgValue><ssdm name="sk_load_391"/></StgValue>
</operation>

<operation id="5153" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4584 %or_ln772_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_391, i5 %lshr_ln771_28

]]></Node>
<StgValue><ssdm name="or_ln772_28"/></StgValue>
</operation>

<operation id="5154" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="14" op_0_bw="13">
<![CDATA[
entry:4585 %zext_ln775_29 = zext i13 %or_ln772_28

]]></Node>
<StgValue><ssdm name="zext_ln775_29"/></StgValue>
</operation>

<operation id="5155" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4604 %sub_ln781_29 = sub i14 4096, i14 %zext_ln771_29

]]></Node>
<StgValue><ssdm name="sub_ln781_29"/></StgValue>
</operation>

<operation id="5156" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="32" op_0_bw="14">
<![CDATA[
entry:4605 %sext_ln781_29 = sext i14 %sub_ln781_29

]]></Node>
<StgValue><ssdm name="sext_ln781_29"/></StgValue>
</operation>

<operation id="5157" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4606 %store_ln781 = store i32 %sext_ln781_29, i10 %r_addr_238

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="5158" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4607 %sub_ln782_29 = sub i14 4096, i14 %zext_ln775_29

]]></Node>
<StgValue><ssdm name="sub_ln782_29"/></StgValue>
</operation>

<operation id="5159" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="32" op_0_bw="14">
<![CDATA[
entry:4608 %sext_ln782_29 = sext i14 %sub_ln782_29

]]></Node>
<StgValue><ssdm name="sext_ln782_29"/></StgValue>
</operation>

<operation id="5160" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4609 %store_ln782 = store i32 %sext_ln782_29, i10 %r_addr_239

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="5161" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4610 %add_ln739_29 = add i12 %a_read, i12 390

]]></Node>
<StgValue><ssdm name="add_ln739_29"/></StgValue>
</operation>

<operation id="5162" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="12">
<![CDATA[
entry:4611 %zext_ln739_29 = zext i12 %add_ln739_29

]]></Node>
<StgValue><ssdm name="zext_ln739_29"/></StgValue>
</operation>

<operation id="5163" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4612 %sk_addr_30 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_29

]]></Node>
<StgValue><ssdm name="sk_addr_30"/></StgValue>
</operation>

<operation id="5164" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="8" op_0_bw="12">
<![CDATA[
entry:4613 %sk_load_30 = load i12 %sk_addr_30

]]></Node>
<StgValue><ssdm name="sk_load_30"/></StgValue>
</operation>

<operation id="5165" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4614 %add_ln740_30 = add i12 %a_read, i12 391

]]></Node>
<StgValue><ssdm name="add_ln740_30"/></StgValue>
</operation>

<operation id="5166" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="64" op_0_bw="12">
<![CDATA[
entry:4615 %zext_ln740_30 = zext i12 %add_ln740_30

]]></Node>
<StgValue><ssdm name="zext_ln740_30"/></StgValue>
</operation>

<operation id="5167" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4616 %sk_addr_392 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_30

]]></Node>
<StgValue><ssdm name="sk_addr_392"/></StgValue>
</operation>

<operation id="5168" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="8" op_0_bw="12">
<![CDATA[
entry:4617 %sk_load_392 = load i12 %sk_addr_392

]]></Node>
<StgValue><ssdm name="sk_load_392"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="5169" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:723 %or_ln739_29 = or i10 %tmp_s, i10 240

]]></Node>
<StgValue><ssdm name="or_ln739_29"/></StgValue>
</operation>

<operation id="5170" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="10">
<![CDATA[
entry:724 %zext_ln739_61 = zext i10 %or_ln739_29

]]></Node>
<StgValue><ssdm name="zext_ln739_61"/></StgValue>
</operation>

<operation id="5171" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:725 %r_addr_240 = getelementptr i32 %r, i64 0, i64 %zext_ln739_61

]]></Node>
<StgValue><ssdm name="r_addr_240"/></StgValue>
</operation>

<operation id="5172" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="8" op_0_bw="12">
<![CDATA[
entry:4613 %sk_load_30 = load i12 %sk_addr_30

]]></Node>
<StgValue><ssdm name="sk_load_30"/></StgValue>
</operation>

<operation id="5173" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="8" op_0_bw="12">
<![CDATA[
entry:4617 %sk_load_392 = load i12 %sk_addr_392

]]></Node>
<StgValue><ssdm name="sk_load_392"/></StgValue>
</operation>

<operation id="5174" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="5" op_0_bw="8">
<![CDATA[
entry:4618 %trunc_ln741_30 = trunc i8 %sk_load_392

]]></Node>
<StgValue><ssdm name="trunc_ln741_30"/></StgValue>
</operation>

<operation id="5175" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4619 %tmp_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_30, i8 %sk_load_30

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="5176" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="14" op_0_bw="13">
<![CDATA[
entry:4620 %zext_ln743_30 = zext i13 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln743_30"/></StgValue>
</operation>

<operation id="5177" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4623 %add_ln744_30 = add i12 %a_read, i12 392

]]></Node>
<StgValue><ssdm name="add_ln744_30"/></StgValue>
</operation>

<operation id="5178" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="64" op_0_bw="12">
<![CDATA[
entry:4624 %zext_ln744_30 = zext i12 %add_ln744_30

]]></Node>
<StgValue><ssdm name="zext_ln744_30"/></StgValue>
</operation>

<operation id="5179" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4625 %sk_addr_393 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_30

]]></Node>
<StgValue><ssdm name="sk_addr_393"/></StgValue>
</operation>

<operation id="5180" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="8" op_0_bw="12">
<![CDATA[
entry:4626 %sk_load_393 = load i12 %sk_addr_393

]]></Node>
<StgValue><ssdm name="sk_load_393"/></StgValue>
</operation>

<operation id="5181" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4628 %add_ln745_30 = add i12 %a_read, i12 393

]]></Node>
<StgValue><ssdm name="add_ln745_30"/></StgValue>
</operation>

<operation id="5182" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="64" op_0_bw="12">
<![CDATA[
entry:4629 %zext_ln745_30 = zext i12 %add_ln745_30

]]></Node>
<StgValue><ssdm name="zext_ln745_30"/></StgValue>
</operation>

<operation id="5183" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4630 %sk_addr_394 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_30

]]></Node>
<StgValue><ssdm name="sk_addr_394"/></StgValue>
</operation>

<operation id="5184" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="8" op_0_bw="12">
<![CDATA[
entry:4631 %sk_load_394 = load i12 %sk_addr_394

]]></Node>
<StgValue><ssdm name="sk_load_394"/></StgValue>
</operation>

<operation id="5185" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4714 %sub_ln775_30 = sub i14 4096, i14 %zext_ln743_30

]]></Node>
<StgValue><ssdm name="sub_ln775_30"/></StgValue>
</operation>

<operation id="5186" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="14">
<![CDATA[
entry:4715 %sext_ln775_30 = sext i14 %sub_ln775_30

]]></Node>
<StgValue><ssdm name="sext_ln775_30"/></StgValue>
</operation>

<operation id="5187" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4716 %store_ln775 = store i32 %sext_ln775_30, i10 %r_addr_240

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="5188" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:726 %or_ln743_30 = or i10 %tmp_s, i10 241

]]></Node>
<StgValue><ssdm name="or_ln743_30"/></StgValue>
</operation>

<operation id="5189" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="10">
<![CDATA[
entry:727 %zext_ln743_94 = zext i10 %or_ln743_30

]]></Node>
<StgValue><ssdm name="zext_ln743_94"/></StgValue>
</operation>

<operation id="5190" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:728 %r_addr_241 = getelementptr i32 %r, i64 0, i64 %zext_ln743_94

]]></Node>
<StgValue><ssdm name="r_addr_241"/></StgValue>
</operation>

<operation id="5191" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4621 %lshr_ln743_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_392, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_29"/></StgValue>
</operation>

<operation id="5192" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="8" op_0_bw="3">
<![CDATA[
entry:4622 %zext_ln743_62 = zext i3 %lshr_ln743_29

]]></Node>
<StgValue><ssdm name="zext_ln743_62"/></StgValue>
</operation>

<operation id="5193" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="8" op_0_bw="12">
<![CDATA[
entry:4626 %sk_load_393 = load i12 %sk_addr_393

]]></Node>
<StgValue><ssdm name="sk_load_393"/></StgValue>
</operation>

<operation id="5194" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="6" op_0_bw="8">
<![CDATA[
entry:4627 %trunc_ln744_30 = trunc i8 %sk_load_393

]]></Node>
<StgValue><ssdm name="trunc_ln744_30"/></StgValue>
</operation>

<operation id="5195" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="8" op_0_bw="12">
<![CDATA[
entry:4631 %sk_load_394 = load i12 %sk_addr_394

]]></Node>
<StgValue><ssdm name="sk_load_394"/></StgValue>
</operation>

<operation id="5196" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="2" op_0_bw="8">
<![CDATA[
entry:4632 %trunc_ln746_30 = trunc i8 %sk_load_394

]]></Node>
<StgValue><ssdm name="trunc_ln746_30"/></StgValue>
</operation>

<operation id="5197" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4633 %tmp_367 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_62

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="5198" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4634 %tmp_368 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_30, i3 0

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="5199" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4635 %or_ln746_60 = or i9 %tmp_368, i9 %tmp_367

]]></Node>
<StgValue><ssdm name="or_ln746_60"/></StgValue>
</operation>

<operation id="5200" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4636 %tmp_369 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_393, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="5201" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4637 %or_ln746_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_30, i2 %tmp_369, i9 %or_ln746_60

]]></Node>
<StgValue><ssdm name="or_ln746_29"/></StgValue>
</operation>

<operation id="5202" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="14" op_0_bw="13">
<![CDATA[
entry:4638 %zext_ln748_30 = zext i13 %or_ln746_29

]]></Node>
<StgValue><ssdm name="zext_ln748_30"/></StgValue>
</operation>

<operation id="5203" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4639 %lshr_ln748_29 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_394, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_29"/></StgValue>
</operation>

<operation id="5204" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4640 %add_ln749_30 = add i12 %a_read, i12 394

]]></Node>
<StgValue><ssdm name="add_ln749_30"/></StgValue>
</operation>

<operation id="5205" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="64" op_0_bw="12">
<![CDATA[
entry:4641 %zext_ln749_30 = zext i12 %add_ln749_30

]]></Node>
<StgValue><ssdm name="zext_ln749_30"/></StgValue>
</operation>

<operation id="5206" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4642 %sk_addr_395 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_30

]]></Node>
<StgValue><ssdm name="sk_addr_395"/></StgValue>
</operation>

<operation id="5207" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="8" op_0_bw="12">
<![CDATA[
entry:4643 %sk_load_395 = load i12 %sk_addr_395

]]></Node>
<StgValue><ssdm name="sk_load_395"/></StgValue>
</operation>

<operation id="5208" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4649 %add_ln753_30 = add i12 %a_read, i12 395

]]></Node>
<StgValue><ssdm name="add_ln753_30"/></StgValue>
</operation>

<operation id="5209" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="64" op_0_bw="12">
<![CDATA[
entry:4650 %zext_ln753_30 = zext i12 %add_ln753_30

]]></Node>
<StgValue><ssdm name="zext_ln753_30"/></StgValue>
</operation>

<operation id="5210" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4651 %sk_addr_396 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_30

]]></Node>
<StgValue><ssdm name="sk_addr_396"/></StgValue>
</operation>

<operation id="5211" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="8" op_0_bw="12">
<![CDATA[
entry:4652 %sk_load_396 = load i12 %sk_addr_396

]]></Node>
<StgValue><ssdm name="sk_load_396"/></StgValue>
</operation>

<operation id="5212" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4717 %sub_ln776_30 = sub i14 4096, i14 %zext_ln748_30

]]></Node>
<StgValue><ssdm name="sub_ln776_30"/></StgValue>
</operation>

<operation id="5213" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="32" op_0_bw="14">
<![CDATA[
entry:4718 %sext_ln776_30 = sext i14 %sub_ln776_30

]]></Node>
<StgValue><ssdm name="sext_ln776_30"/></StgValue>
</operation>

<operation id="5214" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4719 %store_ln776 = store i32 %sext_ln776_30, i10 %r_addr_241

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="5215" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:729 %or_ln748_30 = or i10 %tmp_s, i10 242

]]></Node>
<StgValue><ssdm name="or_ln748_30"/></StgValue>
</operation>

<operation id="5216" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="10">
<![CDATA[
entry:730 %zext_ln748_62 = zext i10 %or_ln748_30

]]></Node>
<StgValue><ssdm name="zext_ln748_62"/></StgValue>
</operation>

<operation id="5217" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:731 %r_addr_242 = getelementptr i32 %r, i64 0, i64 %zext_ln748_62

]]></Node>
<StgValue><ssdm name="r_addr_242"/></StgValue>
</operation>

<operation id="5218" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="8" op_0_bw="12">
<![CDATA[
entry:4643 %sk_load_395 = load i12 %sk_addr_395

]]></Node>
<StgValue><ssdm name="sk_load_395"/></StgValue>
</operation>

<operation id="5219" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="7" op_0_bw="8">
<![CDATA[
entry:4644 %trunc_ln750_30 = trunc i8 %sk_load_395

]]></Node>
<StgValue><ssdm name="trunc_ln750_30"/></StgValue>
</operation>

<operation id="5220" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4645 %or_ln750_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_30, i6 %lshr_ln748_29

]]></Node>
<StgValue><ssdm name="or_ln750_29"/></StgValue>
</operation>

<operation id="5221" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="14" op_0_bw="13">
<![CDATA[
entry:4646 %zext_ln752_30 = zext i13 %or_ln750_29

]]></Node>
<StgValue><ssdm name="zext_ln752_30"/></StgValue>
</operation>

<operation id="5222" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="8" op_0_bw="12">
<![CDATA[
entry:4652 %sk_load_396 = load i12 %sk_addr_396

]]></Node>
<StgValue><ssdm name="sk_load_396"/></StgValue>
</operation>

<operation id="5223" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4654 %add_ln754_30 = add i12 %a_read, i12 396

]]></Node>
<StgValue><ssdm name="add_ln754_30"/></StgValue>
</operation>

<operation id="5224" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="64" op_0_bw="12">
<![CDATA[
entry:4655 %zext_ln754_30 = zext i12 %add_ln754_30

]]></Node>
<StgValue><ssdm name="zext_ln754_30"/></StgValue>
</operation>

<operation id="5225" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4656 %sk_addr_397 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_30

]]></Node>
<StgValue><ssdm name="sk_addr_397"/></StgValue>
</operation>

<operation id="5226" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="8" op_0_bw="12">
<![CDATA[
entry:4657 %sk_load_397 = load i12 %sk_addr_397

]]></Node>
<StgValue><ssdm name="sk_load_397"/></StgValue>
</operation>

<operation id="5227" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4665 %add_ln758_30 = add i12 %a_read, i12 397

]]></Node>
<StgValue><ssdm name="add_ln758_30"/></StgValue>
</operation>

<operation id="5228" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="64" op_0_bw="12">
<![CDATA[
entry:4666 %zext_ln758_30 = zext i12 %add_ln758_30

]]></Node>
<StgValue><ssdm name="zext_ln758_30"/></StgValue>
</operation>

<operation id="5229" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4667 %sk_addr_398 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_30

]]></Node>
<StgValue><ssdm name="sk_addr_398"/></StgValue>
</operation>

<operation id="5230" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="12">
<![CDATA[
entry:4668 %sk_load_398 = load i12 %sk_addr_398

]]></Node>
<StgValue><ssdm name="sk_load_398"/></StgValue>
</operation>

<operation id="5231" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4720 %sub_ln777_30 = sub i14 4096, i14 %zext_ln752_30

]]></Node>
<StgValue><ssdm name="sub_ln777_30"/></StgValue>
</operation>

<operation id="5232" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="32" op_0_bw="14">
<![CDATA[
entry:4721 %sext_ln777_30 = sext i14 %sub_ln777_30

]]></Node>
<StgValue><ssdm name="sext_ln777_30"/></StgValue>
</operation>

<operation id="5233" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4722 %store_ln777 = store i32 %sext_ln777_30, i10 %r_addr_242

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="5234" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:732 %or_ln752_30 = or i10 %tmp_s, i10 243

]]></Node>
<StgValue><ssdm name="or_ln752_30"/></StgValue>
</operation>

<operation id="5235" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="10">
<![CDATA[
entry:733 %zext_ln752_94 = zext i10 %or_ln752_30

]]></Node>
<StgValue><ssdm name="zext_ln752_94"/></StgValue>
</operation>

<operation id="5236" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:734 %r_addr_243 = getelementptr i32 %r, i64 0, i64 %zext_ln752_94

]]></Node>
<StgValue><ssdm name="r_addr_243"/></StgValue>
</operation>

<operation id="5237" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4647 %tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_395, i32 7

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="5238" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="8" op_0_bw="1">
<![CDATA[
entry:4648 %zext_ln752_62 = zext i1 %tmp_370

]]></Node>
<StgValue><ssdm name="zext_ln752_62"/></StgValue>
</operation>

<operation id="5239" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4653 %shl_ln753_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_396, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_29"/></StgValue>
</operation>

<operation id="5240" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="8" op_0_bw="12">
<![CDATA[
entry:4657 %sk_load_397 = load i12 %sk_addr_397

]]></Node>
<StgValue><ssdm name="sk_load_397"/></StgValue>
</operation>

<operation id="5241" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="4" op_0_bw="8">
<![CDATA[
entry:4658 %trunc_ln755_30 = trunc i8 %sk_load_397

]]></Node>
<StgValue><ssdm name="trunc_ln755_30"/></StgValue>
</operation>

<operation id="5242" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4659 %tmp_371 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_62

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="5243" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4660 %or_ln755_60 = or i9 %tmp_371, i9 %shl_ln753_29

]]></Node>
<StgValue><ssdm name="or_ln755_60"/></StgValue>
</operation>

<operation id="5244" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4661 %or_ln755_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_30, i9 %or_ln755_60

]]></Node>
<StgValue><ssdm name="or_ln755_29"/></StgValue>
</operation>

<operation id="5245" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="14" op_0_bw="13">
<![CDATA[
entry:4662 %zext_ln757_30 = zext i13 %or_ln755_29

]]></Node>
<StgValue><ssdm name="zext_ln757_30"/></StgValue>
</operation>

<operation id="5246" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="12">
<![CDATA[
entry:4668 %sk_load_398 = load i12 %sk_addr_398

]]></Node>
<StgValue><ssdm name="sk_load_398"/></StgValue>
</operation>

<operation id="5247" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4670 %add_ln759_30 = add i12 %a_read, i12 398

]]></Node>
<StgValue><ssdm name="add_ln759_30"/></StgValue>
</operation>

<operation id="5248" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="64" op_0_bw="12">
<![CDATA[
entry:4671 %zext_ln759_30 = zext i12 %add_ln759_30

]]></Node>
<StgValue><ssdm name="zext_ln759_30"/></StgValue>
</operation>

<operation id="5249" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4672 %sk_addr_399 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_30

]]></Node>
<StgValue><ssdm name="sk_addr_399"/></StgValue>
</operation>

<operation id="5250" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="8" op_0_bw="12">
<![CDATA[
entry:4673 %sk_load_399 = load i12 %sk_addr_399

]]></Node>
<StgValue><ssdm name="sk_load_399"/></StgValue>
</operation>

<operation id="5251" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4682 %add_ln763_30 = add i12 %a_read, i12 399

]]></Node>
<StgValue><ssdm name="add_ln763_30"/></StgValue>
</operation>

<operation id="5252" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="64" op_0_bw="12">
<![CDATA[
entry:4683 %zext_ln763_30 = zext i12 %add_ln763_30

]]></Node>
<StgValue><ssdm name="zext_ln763_30"/></StgValue>
</operation>

<operation id="5253" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4684 %sk_addr_400 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_30

]]></Node>
<StgValue><ssdm name="sk_addr_400"/></StgValue>
</operation>

<operation id="5254" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="8" op_0_bw="12">
<![CDATA[
entry:4685 %sk_load_400 = load i12 %sk_addr_400

]]></Node>
<StgValue><ssdm name="sk_load_400"/></StgValue>
</operation>

<operation id="5255" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4723 %sub_ln778_30 = sub i14 4096, i14 %zext_ln757_30

]]></Node>
<StgValue><ssdm name="sub_ln778_30"/></StgValue>
</operation>

<operation id="5256" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="32" op_0_bw="14">
<![CDATA[
entry:4724 %sext_ln778_30 = sext i14 %sub_ln778_30

]]></Node>
<StgValue><ssdm name="sext_ln778_30"/></StgValue>
</operation>

<operation id="5257" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4725 %store_ln778 = store i32 %sext_ln778_30, i10 %r_addr_243

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="5258" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:735 %or_ln757_30 = or i10 %tmp_s, i10 244

]]></Node>
<StgValue><ssdm name="or_ln757_30"/></StgValue>
</operation>

<operation id="5259" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="10">
<![CDATA[
entry:736 %zext_ln757_94 = zext i10 %or_ln757_30

]]></Node>
<StgValue><ssdm name="zext_ln757_94"/></StgValue>
</operation>

<operation id="5260" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:737 %r_addr_244 = getelementptr i32 %r, i64 0, i64 %zext_ln757_94

]]></Node>
<StgValue><ssdm name="r_addr_244"/></StgValue>
</operation>

<operation id="5261" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:738 %or_ln762_30 = or i10 %tmp_s, i10 245

]]></Node>
<StgValue><ssdm name="or_ln762_30"/></StgValue>
</operation>

<operation id="5262" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
entry:739 %zext_ln762_62 = zext i10 %or_ln762_30

]]></Node>
<StgValue><ssdm name="zext_ln762_62"/></StgValue>
</operation>

<operation id="5263" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:740 %r_addr_245 = getelementptr i32 %r, i64 0, i64 %zext_ln762_62

]]></Node>
<StgValue><ssdm name="r_addr_245"/></StgValue>
</operation>

<operation id="5264" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4663 %lshr_ln757_29 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_397, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_29"/></StgValue>
</operation>

<operation id="5265" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="8" op_0_bw="4">
<![CDATA[
entry:4664 %zext_ln757_62 = zext i4 %lshr_ln757_29

]]></Node>
<StgValue><ssdm name="zext_ln757_62"/></StgValue>
</operation>

<operation id="5266" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="5" op_0_bw="8">
<![CDATA[
entry:4669 %trunc_ln758_30 = trunc i8 %sk_load_398

]]></Node>
<StgValue><ssdm name="trunc_ln758_30"/></StgValue>
</operation>

<operation id="5267" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="8" op_0_bw="12">
<![CDATA[
entry:4673 %sk_load_399 = load i12 %sk_addr_399

]]></Node>
<StgValue><ssdm name="sk_load_399"/></StgValue>
</operation>

<operation id="5268" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="8">
<![CDATA[
entry:4674 %trunc_ln760_30 = trunc i8 %sk_load_399

]]></Node>
<StgValue><ssdm name="trunc_ln760_30"/></StgValue>
</operation>

<operation id="5269" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4675 %tmp_372 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_62

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="5270" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4676 %tmp_373 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_30, i4 0

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="5271" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4677 %or_ln760_60 = or i9 %tmp_373, i9 %tmp_372

]]></Node>
<StgValue><ssdm name="or_ln760_60"/></StgValue>
</operation>

<operation id="5272" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4678 %tmp_374 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_398, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="5273" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4679 %or_ln760_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_30, i3 %tmp_374, i9 %or_ln760_60

]]></Node>
<StgValue><ssdm name="or_ln760_29"/></StgValue>
</operation>

<operation id="5274" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="14" op_0_bw="13">
<![CDATA[
entry:4680 %zext_ln762_30 = zext i13 %or_ln760_29

]]></Node>
<StgValue><ssdm name="zext_ln762_30"/></StgValue>
</operation>

<operation id="5275" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4681 %lshr_ln762_29 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_399, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_29"/></StgValue>
</operation>

<operation id="5276" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="8" op_0_bw="12">
<![CDATA[
entry:4685 %sk_load_400 = load i12 %sk_addr_400

]]></Node>
<StgValue><ssdm name="sk_load_400"/></StgValue>
</operation>

<operation id="5277" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="6" op_0_bw="8">
<![CDATA[
entry:4686 %trunc_ln764_30 = trunc i8 %sk_load_400

]]></Node>
<StgValue><ssdm name="trunc_ln764_30"/></StgValue>
</operation>

<operation id="5278" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4687 %or_ln764_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_30, i7 %lshr_ln762_29

]]></Node>
<StgValue><ssdm name="or_ln764_29"/></StgValue>
</operation>

<operation id="5279" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="13">
<![CDATA[
entry:4688 %zext_ln766_30 = zext i13 %or_ln764_29

]]></Node>
<StgValue><ssdm name="zext_ln766_30"/></StgValue>
</operation>

<operation id="5280" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4691 %add_ln767_30 = add i12 %a_read, i12 400

]]></Node>
<StgValue><ssdm name="add_ln767_30"/></StgValue>
</operation>

<operation id="5281" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="64" op_0_bw="12">
<![CDATA[
entry:4692 %zext_ln767_30 = zext i12 %add_ln767_30

]]></Node>
<StgValue><ssdm name="zext_ln767_30"/></StgValue>
</operation>

<operation id="5282" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4693 %sk_addr_401 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_30

]]></Node>
<StgValue><ssdm name="sk_addr_401"/></StgValue>
</operation>

<operation id="5283" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="8" op_0_bw="12">
<![CDATA[
entry:4694 %sk_load_401 = load i12 %sk_addr_401

]]></Node>
<StgValue><ssdm name="sk_load_401"/></StgValue>
</operation>

<operation id="5284" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4696 %add_ln768_30 = add i12 %a_read, i12 401

]]></Node>
<StgValue><ssdm name="add_ln768_30"/></StgValue>
</operation>

<operation id="5285" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="64" op_0_bw="12">
<![CDATA[
entry:4697 %zext_ln768_30 = zext i12 %add_ln768_30

]]></Node>
<StgValue><ssdm name="zext_ln768_30"/></StgValue>
</operation>

<operation id="5286" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4698 %sk_addr_402 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_30

]]></Node>
<StgValue><ssdm name="sk_addr_402"/></StgValue>
</operation>

<operation id="5287" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="8" op_0_bw="12">
<![CDATA[
entry:4699 %sk_load_402 = load i12 %sk_addr_402

]]></Node>
<StgValue><ssdm name="sk_load_402"/></StgValue>
</operation>

<operation id="5288" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4726 %sub_ln779_30 = sub i14 4096, i14 %zext_ln762_30

]]></Node>
<StgValue><ssdm name="sub_ln779_30"/></StgValue>
</operation>

<operation id="5289" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="14">
<![CDATA[
entry:4727 %sext_ln779_30 = sext i14 %sub_ln779_30

]]></Node>
<StgValue><ssdm name="sext_ln779_30"/></StgValue>
</operation>

<operation id="5290" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4728 %store_ln779 = store i32 %sext_ln779_30, i10 %r_addr_244

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="5291" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4729 %sub_ln780_30 = sub i14 4096, i14 %zext_ln766_30

]]></Node>
<StgValue><ssdm name="sub_ln780_30"/></StgValue>
</operation>

<operation id="5292" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="32" op_0_bw="14">
<![CDATA[
entry:4730 %sext_ln780_30 = sext i14 %sub_ln780_30

]]></Node>
<StgValue><ssdm name="sext_ln780_30"/></StgValue>
</operation>

<operation id="5293" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4731 %store_ln780 = store i32 %sext_ln780_30, i10 %r_addr_245

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="5294" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:741 %or_ln766_30 = or i10 %tmp_s, i10 246

]]></Node>
<StgValue><ssdm name="or_ln766_30"/></StgValue>
</operation>

<operation id="5295" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="10">
<![CDATA[
entry:742 %zext_ln766_94 = zext i10 %or_ln766_30

]]></Node>
<StgValue><ssdm name="zext_ln766_94"/></StgValue>
</operation>

<operation id="5296" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:743 %r_addr_246 = getelementptr i32 %r, i64 0, i64 %zext_ln766_94

]]></Node>
<StgValue><ssdm name="r_addr_246"/></StgValue>
</operation>

<operation id="5297" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4689 %lshr_ln766_29 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_400, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_29"/></StgValue>
</operation>

<operation id="5298" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="8" op_0_bw="2">
<![CDATA[
entry:4690 %zext_ln766_62 = zext i2 %lshr_ln766_29

]]></Node>
<StgValue><ssdm name="zext_ln766_62"/></StgValue>
</operation>

<operation id="5299" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="8" op_0_bw="12">
<![CDATA[
entry:4694 %sk_load_401 = load i12 %sk_addr_401

]]></Node>
<StgValue><ssdm name="sk_load_401"/></StgValue>
</operation>

<operation id="5300" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="7" op_0_bw="8">
<![CDATA[
entry:4695 %trunc_ln767_30 = trunc i8 %sk_load_401

]]></Node>
<StgValue><ssdm name="trunc_ln767_30"/></StgValue>
</operation>

<operation id="5301" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="8" op_0_bw="12">
<![CDATA[
entry:4699 %sk_load_402 = load i12 %sk_addr_402

]]></Node>
<StgValue><ssdm name="sk_load_402"/></StgValue>
</operation>

<operation id="5302" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="3" op_0_bw="8">
<![CDATA[
entry:4700 %trunc_ln769_30 = trunc i8 %sk_load_402

]]></Node>
<StgValue><ssdm name="trunc_ln769_30"/></StgValue>
</operation>

<operation id="5303" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4701 %tmp_375 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_62

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="5304" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4702 %tmp_376 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_30, i2 0

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="5305" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4703 %or_ln769_60 = or i9 %tmp_376, i9 %tmp_375

]]></Node>
<StgValue><ssdm name="or_ln769_60"/></StgValue>
</operation>

<operation id="5306" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4704 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_401, i32 7

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="5307" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4705 %or_ln769_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_30, i1 %tmp_377, i9 %or_ln769_60

]]></Node>
<StgValue><ssdm name="or_ln769_29"/></StgValue>
</operation>

<operation id="5308" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="13">
<![CDATA[
entry:4706 %zext_ln771_30 = zext i13 %or_ln769_29

]]></Node>
<StgValue><ssdm name="zext_ln771_30"/></StgValue>
</operation>

<operation id="5309" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4707 %lshr_ln771_29 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_402, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_29"/></StgValue>
</operation>

<operation id="5310" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4708 %add_ln772_30 = add i12 %a_read, i12 402

]]></Node>
<StgValue><ssdm name="add_ln772_30"/></StgValue>
</operation>

<operation id="5311" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="64" op_0_bw="12">
<![CDATA[
entry:4709 %zext_ln772_30 = zext i12 %add_ln772_30

]]></Node>
<StgValue><ssdm name="zext_ln772_30"/></StgValue>
</operation>

<operation id="5312" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4710 %sk_addr_403 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_30

]]></Node>
<StgValue><ssdm name="sk_addr_403"/></StgValue>
</operation>

<operation id="5313" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="8" op_0_bw="12">
<![CDATA[
entry:4711 %sk_load_403 = load i12 %sk_addr_403

]]></Node>
<StgValue><ssdm name="sk_load_403"/></StgValue>
</operation>

<operation id="5314" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4732 %sub_ln781_30 = sub i14 4096, i14 %zext_ln771_30

]]></Node>
<StgValue><ssdm name="sub_ln781_30"/></StgValue>
</operation>

<operation id="5315" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="32" op_0_bw="14">
<![CDATA[
entry:4733 %sext_ln781_30 = sext i14 %sub_ln781_30

]]></Node>
<StgValue><ssdm name="sext_ln781_30"/></StgValue>
</operation>

<operation id="5316" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4734 %store_ln781 = store i32 %sext_ln781_30, i10 %r_addr_246

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="5317" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4738 %add_ln739_30 = add i12 %a_read, i12 403

]]></Node>
<StgValue><ssdm name="add_ln739_30"/></StgValue>
</operation>

<operation id="5318" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="64" op_0_bw="12">
<![CDATA[
entry:4739 %zext_ln739_30 = zext i12 %add_ln739_30

]]></Node>
<StgValue><ssdm name="zext_ln739_30"/></StgValue>
</operation>

<operation id="5319" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4740 %sk_addr_31 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_30

]]></Node>
<StgValue><ssdm name="sk_addr_31"/></StgValue>
</operation>

<operation id="5320" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="8" op_0_bw="12">
<![CDATA[
entry:4741 %sk_load_31 = load i12 %sk_addr_31

]]></Node>
<StgValue><ssdm name="sk_load_31"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="5321" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:744 %or_ln771_30 = or i10 %tmp_s, i10 247

]]></Node>
<StgValue><ssdm name="or_ln771_30"/></StgValue>
</operation>

<operation id="5322" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="10">
<![CDATA[
entry:745 %zext_ln771_62 = zext i10 %or_ln771_30

]]></Node>
<StgValue><ssdm name="zext_ln771_62"/></StgValue>
</operation>

<operation id="5323" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:746 %r_addr_247 = getelementptr i32 %r, i64 0, i64 %zext_ln771_62

]]></Node>
<StgValue><ssdm name="r_addr_247"/></StgValue>
</operation>

<operation id="5324" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="8" op_0_bw="12">
<![CDATA[
entry:4711 %sk_load_403 = load i12 %sk_addr_403

]]></Node>
<StgValue><ssdm name="sk_load_403"/></StgValue>
</operation>

<operation id="5325" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4712 %or_ln772_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_403, i5 %lshr_ln771_29

]]></Node>
<StgValue><ssdm name="or_ln772_29"/></StgValue>
</operation>

<operation id="5326" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="14" op_0_bw="13">
<![CDATA[
entry:4713 %zext_ln775_30 = zext i13 %or_ln772_29

]]></Node>
<StgValue><ssdm name="zext_ln775_30"/></StgValue>
</operation>

<operation id="5327" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4735 %sub_ln782_30 = sub i14 4096, i14 %zext_ln775_30

]]></Node>
<StgValue><ssdm name="sub_ln782_30"/></StgValue>
</operation>

<operation id="5328" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="32" op_0_bw="14">
<![CDATA[
entry:4736 %sext_ln782_30 = sext i14 %sub_ln782_30

]]></Node>
<StgValue><ssdm name="sext_ln782_30"/></StgValue>
</operation>

<operation id="5329" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4737 %store_ln782 = store i32 %sext_ln782_30, i10 %r_addr_247

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="5330" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="8" op_0_bw="12">
<![CDATA[
entry:4741 %sk_load_31 = load i12 %sk_addr_31

]]></Node>
<StgValue><ssdm name="sk_load_31"/></StgValue>
</operation>

<operation id="5331" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4742 %add_ln740_31 = add i12 %a_read, i12 404

]]></Node>
<StgValue><ssdm name="add_ln740_31"/></StgValue>
</operation>

<operation id="5332" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="64" op_0_bw="12">
<![CDATA[
entry:4743 %zext_ln740_31 = zext i12 %add_ln740_31

]]></Node>
<StgValue><ssdm name="zext_ln740_31"/></StgValue>
</operation>

<operation id="5333" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4744 %sk_addr_404 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_31

]]></Node>
<StgValue><ssdm name="sk_addr_404"/></StgValue>
</operation>

<operation id="5334" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="8" op_0_bw="12">
<![CDATA[
entry:4745 %sk_load_404 = load i12 %sk_addr_404

]]></Node>
<StgValue><ssdm name="sk_load_404"/></StgValue>
</operation>

<operation id="5335" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4751 %add_ln744_31 = add i12 %a_read, i12 405

]]></Node>
<StgValue><ssdm name="add_ln744_31"/></StgValue>
</operation>

<operation id="5336" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="64" op_0_bw="12">
<![CDATA[
entry:4752 %zext_ln744_31 = zext i12 %add_ln744_31

]]></Node>
<StgValue><ssdm name="zext_ln744_31"/></StgValue>
</operation>

<operation id="5337" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4753 %sk_addr_405 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_31

]]></Node>
<StgValue><ssdm name="sk_addr_405"/></StgValue>
</operation>

<operation id="5338" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="8" op_0_bw="12">
<![CDATA[
entry:4754 %sk_load_405 = load i12 %sk_addr_405

]]></Node>
<StgValue><ssdm name="sk_load_405"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="5339" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:747 %or_ln739_30 = or i10 %tmp_s, i10 248

]]></Node>
<StgValue><ssdm name="or_ln739_30"/></StgValue>
</operation>

<operation id="5340" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="10">
<![CDATA[
entry:748 %zext_ln739_62 = zext i10 %or_ln739_30

]]></Node>
<StgValue><ssdm name="zext_ln739_62"/></StgValue>
</operation>

<operation id="5341" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:749 %r_addr_248 = getelementptr i32 %r, i64 0, i64 %zext_ln739_62

]]></Node>
<StgValue><ssdm name="r_addr_248"/></StgValue>
</operation>

<operation id="5342" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="8" op_0_bw="12">
<![CDATA[
entry:4745 %sk_load_404 = load i12 %sk_addr_404

]]></Node>
<StgValue><ssdm name="sk_load_404"/></StgValue>
</operation>

<operation id="5343" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="5" op_0_bw="8">
<![CDATA[
entry:4746 %trunc_ln741_31 = trunc i8 %sk_load_404

]]></Node>
<StgValue><ssdm name="trunc_ln741_31"/></StgValue>
</operation>

<operation id="5344" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:4747 %tmp_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_31, i8 %sk_load_31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="5345" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="14" op_0_bw="13">
<![CDATA[
entry:4748 %zext_ln743_31 = zext i13 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln743_31"/></StgValue>
</operation>

<operation id="5346" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="8" op_0_bw="12">
<![CDATA[
entry:4754 %sk_load_405 = load i12 %sk_addr_405

]]></Node>
<StgValue><ssdm name="sk_load_405"/></StgValue>
</operation>

<operation id="5347" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4756 %add_ln745_31 = add i12 %a_read, i12 406

]]></Node>
<StgValue><ssdm name="add_ln745_31"/></StgValue>
</operation>

<operation id="5348" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="64" op_0_bw="12">
<![CDATA[
entry:4757 %zext_ln745_31 = zext i12 %add_ln745_31

]]></Node>
<StgValue><ssdm name="zext_ln745_31"/></StgValue>
</operation>

<operation id="5349" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4758 %sk_addr_406 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_31

]]></Node>
<StgValue><ssdm name="sk_addr_406"/></StgValue>
</operation>

<operation id="5350" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="12">
<![CDATA[
entry:4759 %sk_load_406 = load i12 %sk_addr_406

]]></Node>
<StgValue><ssdm name="sk_load_406"/></StgValue>
</operation>

<operation id="5351" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4768 %add_ln749_31 = add i12 %a_read, i12 407

]]></Node>
<StgValue><ssdm name="add_ln749_31"/></StgValue>
</operation>

<operation id="5352" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="64" op_0_bw="12">
<![CDATA[
entry:4769 %zext_ln749_31 = zext i12 %add_ln749_31

]]></Node>
<StgValue><ssdm name="zext_ln749_31"/></StgValue>
</operation>

<operation id="5353" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4770 %sk_addr_407 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_31

]]></Node>
<StgValue><ssdm name="sk_addr_407"/></StgValue>
</operation>

<operation id="5354" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="8" op_0_bw="12">
<![CDATA[
entry:4771 %sk_load_407 = load i12 %sk_addr_407

]]></Node>
<StgValue><ssdm name="sk_load_407"/></StgValue>
</operation>

<operation id="5355" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4842 %sub_ln775_31 = sub i14 4096, i14 %zext_ln743_31

]]></Node>
<StgValue><ssdm name="sub_ln775_31"/></StgValue>
</operation>

<operation id="5356" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="32" op_0_bw="14">
<![CDATA[
entry:4843 %sext_ln775_31 = sext i14 %sub_ln775_31

]]></Node>
<StgValue><ssdm name="sext_ln775_31"/></StgValue>
</operation>

<operation id="5357" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4844 %store_ln775 = store i32 %sext_ln775_31, i10 %r_addr_248

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="5358" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:750 %or_ln743_31 = or i10 %tmp_s, i10 249

]]></Node>
<StgValue><ssdm name="or_ln743_31"/></StgValue>
</operation>

<operation id="5359" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="10">
<![CDATA[
entry:751 %zext_ln743_95 = zext i10 %or_ln743_31

]]></Node>
<StgValue><ssdm name="zext_ln743_95"/></StgValue>
</operation>

<operation id="5360" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:752 %r_addr_249 = getelementptr i32 %r, i64 0, i64 %zext_ln743_95

]]></Node>
<StgValue><ssdm name="r_addr_249"/></StgValue>
</operation>

<operation id="5361" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:753 %or_ln748_31 = or i10 %tmp_s, i10 250

]]></Node>
<StgValue><ssdm name="or_ln748_31"/></StgValue>
</operation>

<operation id="5362" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="10">
<![CDATA[
entry:754 %zext_ln748_63 = zext i10 %or_ln748_31

]]></Node>
<StgValue><ssdm name="zext_ln748_63"/></StgValue>
</operation>

<operation id="5363" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:755 %r_addr_250 = getelementptr i32 %r, i64 0, i64 %zext_ln748_63

]]></Node>
<StgValue><ssdm name="r_addr_250"/></StgValue>
</operation>

<operation id="5364" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4749 %lshr_ln743_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_404, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln743_30"/></StgValue>
</operation>

<operation id="5365" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="8" op_0_bw="3">
<![CDATA[
entry:4750 %zext_ln743_63 = zext i3 %lshr_ln743_30

]]></Node>
<StgValue><ssdm name="zext_ln743_63"/></StgValue>
</operation>

<operation id="5366" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="6" op_0_bw="8">
<![CDATA[
entry:4755 %trunc_ln744_31 = trunc i8 %sk_load_405

]]></Node>
<StgValue><ssdm name="trunc_ln744_31"/></StgValue>
</operation>

<operation id="5367" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="12">
<![CDATA[
entry:4759 %sk_load_406 = load i12 %sk_addr_406

]]></Node>
<StgValue><ssdm name="sk_load_406"/></StgValue>
</operation>

<operation id="5368" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="2" op_0_bw="8">
<![CDATA[
entry:4760 %trunc_ln746_31 = trunc i8 %sk_load_406

]]></Node>
<StgValue><ssdm name="trunc_ln746_31"/></StgValue>
</operation>

<operation id="5369" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4761 %tmp_378 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_63

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="5370" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:4762 %tmp_379 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_31, i3 0

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="5371" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4763 %or_ln746_61 = or i9 %tmp_379, i9 %tmp_378

]]></Node>
<StgValue><ssdm name="or_ln746_61"/></StgValue>
</operation>

<operation id="5372" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4764 %tmp_380 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_405, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="5373" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
entry:4765 %or_ln746_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_31, i2 %tmp_380, i9 %or_ln746_61

]]></Node>
<StgValue><ssdm name="or_ln746_30"/></StgValue>
</operation>

<operation id="5374" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="14" op_0_bw="13">
<![CDATA[
entry:4766 %zext_ln748_31 = zext i13 %or_ln746_30

]]></Node>
<StgValue><ssdm name="zext_ln748_31"/></StgValue>
</operation>

<operation id="5375" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4767 %lshr_ln748_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_406, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln748_30"/></StgValue>
</operation>

<operation id="5376" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="8" op_0_bw="12">
<![CDATA[
entry:4771 %sk_load_407 = load i12 %sk_addr_407

]]></Node>
<StgValue><ssdm name="sk_load_407"/></StgValue>
</operation>

<operation id="5377" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="7" op_0_bw="8">
<![CDATA[
entry:4772 %trunc_ln750_31 = trunc i8 %sk_load_407

]]></Node>
<StgValue><ssdm name="trunc_ln750_31"/></StgValue>
</operation>

<operation id="5378" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:4773 %or_ln750_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_31, i6 %lshr_ln748_30

]]></Node>
<StgValue><ssdm name="or_ln750_30"/></StgValue>
</operation>

<operation id="5379" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="14" op_0_bw="13">
<![CDATA[
entry:4774 %zext_ln752_31 = zext i13 %or_ln750_30

]]></Node>
<StgValue><ssdm name="zext_ln752_31"/></StgValue>
</operation>

<operation id="5380" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4777 %add_ln753_31 = add i12 %a_read, i12 408

]]></Node>
<StgValue><ssdm name="add_ln753_31"/></StgValue>
</operation>

<operation id="5381" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="64" op_0_bw="12">
<![CDATA[
entry:4778 %zext_ln753_31 = zext i12 %add_ln753_31

]]></Node>
<StgValue><ssdm name="zext_ln753_31"/></StgValue>
</operation>

<operation id="5382" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4779 %sk_addr_408 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_31

]]></Node>
<StgValue><ssdm name="sk_addr_408"/></StgValue>
</operation>

<operation id="5383" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="8" op_0_bw="12">
<![CDATA[
entry:4780 %sk_load_408 = load i12 %sk_addr_408

]]></Node>
<StgValue><ssdm name="sk_load_408"/></StgValue>
</operation>

<operation id="5384" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4782 %add_ln754_31 = add i12 %a_read, i12 409

]]></Node>
<StgValue><ssdm name="add_ln754_31"/></StgValue>
</operation>

<operation id="5385" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="64" op_0_bw="12">
<![CDATA[
entry:4783 %zext_ln754_31 = zext i12 %add_ln754_31

]]></Node>
<StgValue><ssdm name="zext_ln754_31"/></StgValue>
</operation>

<operation id="5386" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4784 %sk_addr_409 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_31

]]></Node>
<StgValue><ssdm name="sk_addr_409"/></StgValue>
</operation>

<operation id="5387" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="8" op_0_bw="12">
<![CDATA[
entry:4785 %sk_load_409 = load i12 %sk_addr_409

]]></Node>
<StgValue><ssdm name="sk_load_409"/></StgValue>
</operation>

<operation id="5388" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4845 %sub_ln776_31 = sub i14 4096, i14 %zext_ln748_31

]]></Node>
<StgValue><ssdm name="sub_ln776_31"/></StgValue>
</operation>

<operation id="5389" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="32" op_0_bw="14">
<![CDATA[
entry:4846 %sext_ln776_31 = sext i14 %sub_ln776_31

]]></Node>
<StgValue><ssdm name="sext_ln776_31"/></StgValue>
</operation>

<operation id="5390" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4847 %store_ln776 = store i32 %sext_ln776_31, i10 %r_addr_249

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>

<operation id="5391" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4848 %sub_ln777_31 = sub i14 4096, i14 %zext_ln752_31

]]></Node>
<StgValue><ssdm name="sub_ln777_31"/></StgValue>
</operation>

<operation id="5392" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="32" op_0_bw="14">
<![CDATA[
entry:4849 %sext_ln777_31 = sext i14 %sub_ln777_31

]]></Node>
<StgValue><ssdm name="sext_ln777_31"/></StgValue>
</operation>

<operation id="5393" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4850 %store_ln777 = store i32 %sext_ln777_31, i10 %r_addr_250

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="5394" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:756 %or_ln752_31 = or i10 %tmp_s, i10 251

]]></Node>
<StgValue><ssdm name="or_ln752_31"/></StgValue>
</operation>

<operation id="5395" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="10">
<![CDATA[
entry:757 %zext_ln752_95 = zext i10 %or_ln752_31

]]></Node>
<StgValue><ssdm name="zext_ln752_95"/></StgValue>
</operation>

<operation id="5396" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:758 %r_addr_251 = getelementptr i32 %r, i64 0, i64 %zext_ln752_95

]]></Node>
<StgValue><ssdm name="r_addr_251"/></StgValue>
</operation>

<operation id="5397" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4775 %tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_407, i32 7

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="5398" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="8" op_0_bw="1">
<![CDATA[
entry:4776 %zext_ln752_63 = zext i1 %tmp_381

]]></Node>
<StgValue><ssdm name="zext_ln752_63"/></StgValue>
</operation>

<operation id="5399" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="8" op_0_bw="12">
<![CDATA[
entry:4780 %sk_load_408 = load i12 %sk_addr_408

]]></Node>
<StgValue><ssdm name="sk_load_408"/></StgValue>
</operation>

<operation id="5400" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:4781 %shl_ln753_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_408, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln753_30"/></StgValue>
</operation>

<operation id="5401" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="8" op_0_bw="12">
<![CDATA[
entry:4785 %sk_load_409 = load i12 %sk_addr_409

]]></Node>
<StgValue><ssdm name="sk_load_409"/></StgValue>
</operation>

<operation id="5402" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="4" op_0_bw="8">
<![CDATA[
entry:4786 %trunc_ln755_31 = trunc i8 %sk_load_409

]]></Node>
<StgValue><ssdm name="trunc_ln755_31"/></StgValue>
</operation>

<operation id="5403" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4787 %tmp_382 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_63

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="5404" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4788 %or_ln755_61 = or i9 %tmp_382, i9 %shl_ln753_30

]]></Node>
<StgValue><ssdm name="or_ln755_61"/></StgValue>
</operation>

<operation id="5405" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:4789 %or_ln755_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_31, i9 %or_ln755_61

]]></Node>
<StgValue><ssdm name="or_ln755_30"/></StgValue>
</operation>

<operation id="5406" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="14" op_0_bw="13">
<![CDATA[
entry:4790 %zext_ln757_31 = zext i13 %or_ln755_30

]]></Node>
<StgValue><ssdm name="zext_ln757_31"/></StgValue>
</operation>

<operation id="5407" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4793 %add_ln758_31 = add i12 %a_read, i12 410

]]></Node>
<StgValue><ssdm name="add_ln758_31"/></StgValue>
</operation>

<operation id="5408" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="64" op_0_bw="12">
<![CDATA[
entry:4794 %zext_ln758_31 = zext i12 %add_ln758_31

]]></Node>
<StgValue><ssdm name="zext_ln758_31"/></StgValue>
</operation>

<operation id="5409" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4795 %sk_addr_410 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_31

]]></Node>
<StgValue><ssdm name="sk_addr_410"/></StgValue>
</operation>

<operation id="5410" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="8" op_0_bw="12">
<![CDATA[
entry:4796 %sk_load_410 = load i12 %sk_addr_410

]]></Node>
<StgValue><ssdm name="sk_load_410"/></StgValue>
</operation>

<operation id="5411" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4798 %add_ln759_31 = add i12 %a_read, i12 411

]]></Node>
<StgValue><ssdm name="add_ln759_31"/></StgValue>
</operation>

<operation id="5412" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="64" op_0_bw="12">
<![CDATA[
entry:4799 %zext_ln759_31 = zext i12 %add_ln759_31

]]></Node>
<StgValue><ssdm name="zext_ln759_31"/></StgValue>
</operation>

<operation id="5413" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4800 %sk_addr_411 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_31

]]></Node>
<StgValue><ssdm name="sk_addr_411"/></StgValue>
</operation>

<operation id="5414" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="8" op_0_bw="12">
<![CDATA[
entry:4801 %sk_load_411 = load i12 %sk_addr_411

]]></Node>
<StgValue><ssdm name="sk_load_411"/></StgValue>
</operation>

<operation id="5415" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4851 %sub_ln778_31 = sub i14 4096, i14 %zext_ln757_31

]]></Node>
<StgValue><ssdm name="sub_ln778_31"/></StgValue>
</operation>

<operation id="5416" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="14">
<![CDATA[
entry:4852 %sext_ln778_31 = sext i14 %sub_ln778_31

]]></Node>
<StgValue><ssdm name="sext_ln778_31"/></StgValue>
</operation>

<operation id="5417" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4853 %store_ln778 = store i32 %sext_ln778_31, i10 %r_addr_251

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="5418" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:759 %or_ln757_31 = or i10 %tmp_s, i10 252

]]></Node>
<StgValue><ssdm name="or_ln757_31"/></StgValue>
</operation>

<operation id="5419" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="10">
<![CDATA[
entry:760 %zext_ln757_95 = zext i10 %or_ln757_31

]]></Node>
<StgValue><ssdm name="zext_ln757_95"/></StgValue>
</operation>

<operation id="5420" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:761 %r_addr_252 = getelementptr i32 %r, i64 0, i64 %zext_ln757_95

]]></Node>
<StgValue><ssdm name="r_addr_252"/></StgValue>
</operation>

<operation id="5421" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4791 %lshr_ln757_30 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_409, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln757_30"/></StgValue>
</operation>

<operation id="5422" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="8" op_0_bw="4">
<![CDATA[
entry:4792 %zext_ln757_63 = zext i4 %lshr_ln757_30

]]></Node>
<StgValue><ssdm name="zext_ln757_63"/></StgValue>
</operation>

<operation id="5423" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="8" op_0_bw="12">
<![CDATA[
entry:4796 %sk_load_410 = load i12 %sk_addr_410

]]></Node>
<StgValue><ssdm name="sk_load_410"/></StgValue>
</operation>

<operation id="5424" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="5" op_0_bw="8">
<![CDATA[
entry:4797 %trunc_ln758_31 = trunc i8 %sk_load_410

]]></Node>
<StgValue><ssdm name="trunc_ln758_31"/></StgValue>
</operation>

<operation id="5425" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="8" op_0_bw="12">
<![CDATA[
entry:4801 %sk_load_411 = load i12 %sk_addr_411

]]></Node>
<StgValue><ssdm name="sk_load_411"/></StgValue>
</operation>

<operation id="5426" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="1" op_0_bw="8">
<![CDATA[
entry:4802 %trunc_ln760_31 = trunc i8 %sk_load_411

]]></Node>
<StgValue><ssdm name="trunc_ln760_31"/></StgValue>
</operation>

<operation id="5427" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4803 %tmp_383 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_63

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="5428" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:4804 %tmp_384 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_31, i4 0

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="5429" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4805 %or_ln760_61 = or i9 %tmp_384, i9 %tmp_383

]]></Node>
<StgValue><ssdm name="or_ln760_61"/></StgValue>
</operation>

<operation id="5430" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4806 %tmp_385 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_410, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="5431" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="3" op_3_bw="9">
<![CDATA[
entry:4807 %or_ln760_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_31, i3 %tmp_385, i9 %or_ln760_61

]]></Node>
<StgValue><ssdm name="or_ln760_30"/></StgValue>
</operation>

<operation id="5432" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="14" op_0_bw="13">
<![CDATA[
entry:4808 %zext_ln762_31 = zext i13 %or_ln760_30

]]></Node>
<StgValue><ssdm name="zext_ln762_31"/></StgValue>
</operation>

<operation id="5433" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4809 %lshr_ln762_30 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_411, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln762_30"/></StgValue>
</operation>

<operation id="5434" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4810 %add_ln763_31 = add i12 %a_read, i12 412

]]></Node>
<StgValue><ssdm name="add_ln763_31"/></StgValue>
</operation>

<operation id="5435" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="64" op_0_bw="12">
<![CDATA[
entry:4811 %zext_ln763_31 = zext i12 %add_ln763_31

]]></Node>
<StgValue><ssdm name="zext_ln763_31"/></StgValue>
</operation>

<operation id="5436" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4812 %sk_addr_412 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_31

]]></Node>
<StgValue><ssdm name="sk_addr_412"/></StgValue>
</operation>

<operation id="5437" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="8" op_0_bw="12">
<![CDATA[
entry:4813 %sk_load_412 = load i12 %sk_addr_412

]]></Node>
<StgValue><ssdm name="sk_load_412"/></StgValue>
</operation>

<operation id="5438" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4819 %add_ln767_31 = add i12 %a_read, i12 413

]]></Node>
<StgValue><ssdm name="add_ln767_31"/></StgValue>
</operation>

<operation id="5439" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="64" op_0_bw="12">
<![CDATA[
entry:4820 %zext_ln767_31 = zext i12 %add_ln767_31

]]></Node>
<StgValue><ssdm name="zext_ln767_31"/></StgValue>
</operation>

<operation id="5440" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4821 %sk_addr_413 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_31

]]></Node>
<StgValue><ssdm name="sk_addr_413"/></StgValue>
</operation>

<operation id="5441" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="12">
<![CDATA[
entry:4822 %sk_load_413 = load i12 %sk_addr_413

]]></Node>
<StgValue><ssdm name="sk_load_413"/></StgValue>
</operation>

<operation id="5442" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4854 %sub_ln779_31 = sub i14 4096, i14 %zext_ln762_31

]]></Node>
<StgValue><ssdm name="sub_ln779_31"/></StgValue>
</operation>

<operation id="5443" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="32" op_0_bw="14">
<![CDATA[
entry:4855 %sext_ln779_31 = sext i14 %sub_ln779_31

]]></Node>
<StgValue><ssdm name="sext_ln779_31"/></StgValue>
</operation>

<operation id="5444" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4856 %store_ln779 = store i32 %sext_ln779_31, i10 %r_addr_252

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="5445" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:762 %or_ln762_31 = or i10 %tmp_s, i10 253

]]></Node>
<StgValue><ssdm name="or_ln762_31"/></StgValue>
</operation>

<operation id="5446" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="10">
<![CDATA[
entry:763 %zext_ln762_63 = zext i10 %or_ln762_31

]]></Node>
<StgValue><ssdm name="zext_ln762_63"/></StgValue>
</operation>

<operation id="5447" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:764 %r_addr_253 = getelementptr i32 %r, i64 0, i64 %zext_ln762_63

]]></Node>
<StgValue><ssdm name="r_addr_253"/></StgValue>
</operation>

<operation id="5448" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="8" op_0_bw="12">
<![CDATA[
entry:4813 %sk_load_412 = load i12 %sk_addr_412

]]></Node>
<StgValue><ssdm name="sk_load_412"/></StgValue>
</operation>

<operation id="5449" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="6" op_0_bw="8">
<![CDATA[
entry:4814 %trunc_ln764_31 = trunc i8 %sk_load_412

]]></Node>
<StgValue><ssdm name="trunc_ln764_31"/></StgValue>
</operation>

<operation id="5450" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:4815 %or_ln764_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_31, i7 %lshr_ln762_30

]]></Node>
<StgValue><ssdm name="or_ln764_30"/></StgValue>
</operation>

<operation id="5451" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="14" op_0_bw="13">
<![CDATA[
entry:4816 %zext_ln766_31 = zext i13 %or_ln764_30

]]></Node>
<StgValue><ssdm name="zext_ln766_31"/></StgValue>
</operation>

<operation id="5452" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="12">
<![CDATA[
entry:4822 %sk_load_413 = load i12 %sk_addr_413

]]></Node>
<StgValue><ssdm name="sk_load_413"/></StgValue>
</operation>

<operation id="5453" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4824 %add_ln768_31 = add i12 %a_read, i12 414

]]></Node>
<StgValue><ssdm name="add_ln768_31"/></StgValue>
</operation>

<operation id="5454" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="64" op_0_bw="12">
<![CDATA[
entry:4825 %zext_ln768_31 = zext i12 %add_ln768_31

]]></Node>
<StgValue><ssdm name="zext_ln768_31"/></StgValue>
</operation>

<operation id="5455" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4826 %sk_addr_414 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_31

]]></Node>
<StgValue><ssdm name="sk_addr_414"/></StgValue>
</operation>

<operation id="5456" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="8" op_0_bw="12">
<![CDATA[
entry:4827 %sk_load_414 = load i12 %sk_addr_414

]]></Node>
<StgValue><ssdm name="sk_load_414"/></StgValue>
</operation>

<operation id="5457" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4836 %add_ln772_31 = add i12 %a_read, i12 415

]]></Node>
<StgValue><ssdm name="add_ln772_31"/></StgValue>
</operation>

<operation id="5458" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="64" op_0_bw="12">
<![CDATA[
entry:4837 %zext_ln772_31 = zext i12 %add_ln772_31

]]></Node>
<StgValue><ssdm name="zext_ln772_31"/></StgValue>
</operation>

<operation id="5459" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4838 %sk_addr_415 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_31

]]></Node>
<StgValue><ssdm name="sk_addr_415"/></StgValue>
</operation>

<operation id="5460" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="12">
<![CDATA[
entry:4839 %sk_load_415 = load i12 %sk_addr_415

]]></Node>
<StgValue><ssdm name="sk_load_415"/></StgValue>
</operation>

<operation id="5461" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4857 %sub_ln780_31 = sub i14 4096, i14 %zext_ln766_31

]]></Node>
<StgValue><ssdm name="sub_ln780_31"/></StgValue>
</operation>

<operation id="5462" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="32" op_0_bw="14">
<![CDATA[
entry:4858 %sext_ln780_31 = sext i14 %sub_ln780_31

]]></Node>
<StgValue><ssdm name="sext_ln780_31"/></StgValue>
</operation>

<operation id="5463" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4859 %store_ln780 = store i32 %sext_ln780_31, i10 %r_addr_253

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="5464" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:765 %or_ln766_31 = or i10 %tmp_s, i10 254

]]></Node>
<StgValue><ssdm name="or_ln766_31"/></StgValue>
</operation>

<operation id="5465" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="10">
<![CDATA[
entry:766 %zext_ln766_95 = zext i10 %or_ln766_31

]]></Node>
<StgValue><ssdm name="zext_ln766_95"/></StgValue>
</operation>

<operation id="5466" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:767 %r_addr_254 = getelementptr i32 %r, i64 0, i64 %zext_ln766_95

]]></Node>
<StgValue><ssdm name="r_addr_254"/></StgValue>
</operation>

<operation id="5467" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:768 %or_ln771_31 = or i10 %tmp_s, i10 255

]]></Node>
<StgValue><ssdm name="or_ln771_31"/></StgValue>
</operation>

<operation id="5468" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="10">
<![CDATA[
entry:769 %zext_ln771_63 = zext i10 %or_ln771_31

]]></Node>
<StgValue><ssdm name="zext_ln771_63"/></StgValue>
</operation>

<operation id="5469" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:770 %r_addr_255 = getelementptr i32 %r, i64 0, i64 %zext_ln771_63

]]></Node>
<StgValue><ssdm name="r_addr_255"/></StgValue>
</operation>

<operation id="5470" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:771 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5471" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4817 %lshr_ln766_30 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_412, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln766_30"/></StgValue>
</operation>

<operation id="5472" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="8" op_0_bw="2">
<![CDATA[
entry:4818 %zext_ln766_63 = zext i2 %lshr_ln766_30

]]></Node>
<StgValue><ssdm name="zext_ln766_63"/></StgValue>
</operation>

<operation id="5473" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="7" op_0_bw="8">
<![CDATA[
entry:4823 %trunc_ln767_31 = trunc i8 %sk_load_413

]]></Node>
<StgValue><ssdm name="trunc_ln767_31"/></StgValue>
</operation>

<operation id="5474" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="8" op_0_bw="12">
<![CDATA[
entry:4827 %sk_load_414 = load i12 %sk_addr_414

]]></Node>
<StgValue><ssdm name="sk_load_414"/></StgValue>
</operation>

<operation id="5475" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="3" op_0_bw="8">
<![CDATA[
entry:4828 %trunc_ln769_31 = trunc i8 %sk_load_414

]]></Node>
<StgValue><ssdm name="trunc_ln769_31"/></StgValue>
</operation>

<operation id="5476" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:4829 %tmp_386 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_63

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="5477" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:4830 %tmp_387 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_31, i2 0

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="5478" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4831 %or_ln769_61 = or i9 %tmp_387, i9 %tmp_386

]]></Node>
<StgValue><ssdm name="or_ln769_61"/></StgValue>
</operation>

<operation id="5479" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:4832 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_413, i32 7

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="5480" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
entry:4833 %or_ln769_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_31, i1 %tmp_388, i9 %or_ln769_61

]]></Node>
<StgValue><ssdm name="or_ln769_30"/></StgValue>
</operation>

<operation id="5481" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="14" op_0_bw="13">
<![CDATA[
entry:4834 %zext_ln771_31 = zext i13 %or_ln769_30

]]></Node>
<StgValue><ssdm name="zext_ln771_31"/></StgValue>
</operation>

<operation id="5482" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4835 %lshr_ln771_30 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_414, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln771_30"/></StgValue>
</operation>

<operation id="5483" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="12">
<![CDATA[
entry:4839 %sk_load_415 = load i12 %sk_addr_415

]]></Node>
<StgValue><ssdm name="sk_load_415"/></StgValue>
</operation>

<operation id="5484" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:4840 %or_ln772_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_415, i5 %lshr_ln771_30

]]></Node>
<StgValue><ssdm name="or_ln772_30"/></StgValue>
</operation>

<operation id="5485" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="14" op_0_bw="13">
<![CDATA[
entry:4841 %zext_ln775_31 = zext i13 %or_ln772_30

]]></Node>
<StgValue><ssdm name="zext_ln775_31"/></StgValue>
</operation>

<operation id="5486" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4860 %sub_ln781_31 = sub i14 4096, i14 %zext_ln771_31

]]></Node>
<StgValue><ssdm name="sub_ln781_31"/></StgValue>
</operation>

<operation id="5487" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="32" op_0_bw="14">
<![CDATA[
entry:4861 %sext_ln781_31 = sext i14 %sub_ln781_31

]]></Node>
<StgValue><ssdm name="sext_ln781_31"/></StgValue>
</operation>

<operation id="5488" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4862 %store_ln781 = store i32 %sext_ln781_31, i10 %r_addr_254

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>

<operation id="5489" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4863 %sub_ln782_31 = sub i14 4096, i14 %zext_ln775_31

]]></Node>
<StgValue><ssdm name="sub_ln782_31"/></StgValue>
</operation>

<operation id="5490" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="32" op_0_bw="14">
<![CDATA[
entry:4864 %sext_ln782_31 = sext i14 %sub_ln782_31

]]></Node>
<StgValue><ssdm name="sext_ln782_31"/></StgValue>
</operation>

<operation id="5491" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
entry:4865 %store_ln782 = store i32 %sext_ln782_31, i10 %r_addr_255

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="5492" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="0">
<![CDATA[
entry:4866 %ret_ln786 = ret

]]></Node>
<StgValue><ssdm name="ret_ln786"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
