# 1 "arch/arm64/boot/dts/freescale/imx8mn-evk-8mic-revE.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mn-evk-8mic-revE.dts"





# 1 "arch/arm64/boot/dts/freescale/imx8mn-evk.dts" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mn-evk.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/usb/pd.h" 1
# 18 "arch/arm64/boot/dts/freescale/imx8mn-evk.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mn-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 9 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mn-dispmix.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mn-pinfunc.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2

/ {
 compatible = "fsl,imx8mn";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  isi0 = &isi_0;
  csi0 = &mipi_csi_1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   cpu-idle-states = <&CPU_SLEEP>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&CPU_SLEEP>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&CPU_SLEEP>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&CPU_SLEEP>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0xb00>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1400000000 {
   opp-hz = /bits/ 64 <1400000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0x300>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1500000000 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x100>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };

 resmem: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x28000000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
   linux,cma-default;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency= <133000000>;
  clock-output-names = "clk_ext4";
 };

 busfreq {
  compatible = "fsl,imx_busfreq";
  clocks = <&clk 41>, <&clk 89>,
    <&clk 90>, <&clk 90>,
    <&clk 88>, <&clk 91>,
    <&clk 48>, <&clk 50>,
    <&clk 63>, <&clk 83>,
    <&clk 84>, <&clk 75>,
    <&clk 2>, <&clk 56>,
    <&clk 21>;
  clock-names = "dram_pll", "dram_alt_src", "dram_apb_src", "dram_apb_pre_div",
         "dram_core", "dram_alt_root", "sys_pll1_40m", "sys_pll1_100m",
         "sys_pll2_333m", "noc_div", "ahb_div", "main_axi_src", "osc_24m",
         "sys_pll1_800m", "dram_pll_div";
 };

 power-domains {
  compatible = "simple-bus";


  hsiomix_pd: hsiomix-pd {
   compatible = "fsl,imx8m-pm-domain";
   domain-index = <0>;
   #power-domain-cells = <0>;
   domain-name = "hsiomix";
   clocks = <&clk 173>;
  };

  usb_otg1_pd: usbotg1-pd{
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <2>;
   domain-name = "usb_otg1";
   parent-domains = <&hsiomix_pd>;
  };


  gpumix_pd: gpumix-pd {
   compatible = "fsl,imx8m-pm-domain";
   domain-index = <4>;
   #power-domain-cells = <0>;
   domain-name = "gpumix";
   clocks = <&clk 193>,
     <&clk 74>,
     <&clk 179>,
     <&clk 82>;
  };

  dispmix_pd: dispmix-pd {
   compatible = "fsl,imx8m-pm-domain";
   domain-index = <9>;
   #power-domain-cells = <0>;
   domain-name = "dispmix";
   clocks = <&clk 184>,
     <&clk 185>;
  };

  mipi_pd: mipi-pd {
   compatible = "fsl,imx8m-pm-domain";
   domain-index = <10>;
   #power-domain-cells = <0>;
   domain-name = "mipi";
   parent-domains = <&dispmix_pd>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7
        ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;

  caam_sm: caam-sm@00100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x100000 0x8000>;
  };

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba-bus@30000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30000000 0x100000>;
    ranges;

    easrc: easrc@300C0000 {
     compatible = "fsl,imx8mn-easrc";
     reg = <0x300C0000 0x10000>;
     interrupts = <0 122 4>;
     clocks = <&clk 180>;
     clock-names = "mem";
     dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
            <&sdma2 18 23 0> , <&sdma2 19 23 0>,
            <&sdma2 20 23 0> , <&sdma2 21 23 0>,
            <&sdma2 22 23 0> , <&sdma2 23 23 0>;
     dma-names = "ctx0_rx", "ctx0_tx",
          "ctx1_rx", "ctx1_tx",
          "ctx2_rx", "ctx2_tx",
          "ctx3_rx", "ctx3_tx";
     fsl,easrc-ram-script-name = "imx/easrc/easrc-imx8mn.bin";
     fsl,asrc-rate = <8000>;
     fsl,asrc-width = <16>;
     status = "disabled";
    };

    sai2: sai@30020000 {
     compatible = "fsl,imx8mq-sai",
           "fsl,imx6sx-sai";
     reg = <0x30020000 0x10000>;
     interrupts = <0 96 4>;
     clocks = <&clk 158>,
      <&clk 0>,
      <&clk 157>,
      <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai3: sai@30030000 {
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30030000 0x10000>;
     interrupts = <0 50 4>;
     clocks = <&clk 160>,
       <&clk 0>,
       <&clk 159>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai5: sai@30050000 {
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30050000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 162>,
       <&clk 0>,
       <&clk 161>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0xf 0xf>;
     status = "disabled";
    };

    sai6: sai@30060000 {
     compatible = "fsl,imx8mq-sai",
           "fsl,imx6sx-sai";
     reg = <0x30060000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 164>,
       <&clk 0>,
       <&clk 163>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai7: sai@300b0000 {
     compatible = "fsl,imx8mq-sai",
           "fsl,imx6sx-sai";
     reg = <0x300b0000 0x10000>;
     interrupts = <0 111 4>;
     clocks = <&clk 166>,
       <&clk 0>,
       <&clk 165>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    micfil: micfil@30080000 {
     compatible = "fsl,imx8mm-micfil";
     reg = <0x30080000 0x10000>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&clk 183>,
       <&clk 182>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     status = "disabled";
    };

    spdif1: spdif@30090000 {
     compatible = "fsl,imx8mm-spdif";
     reg = <0x30090000 0x10000>;
     interrupts = <0 6 4>;
     clocks = <&clk 85>,
       <&clk 2>,
       <&clk 97>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>,
       <&clk 85>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 140>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 10 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 141>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 40 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 142>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 61 26>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 143>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 21 108 11>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 144>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 119 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mm-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 190>;
    #thermal-sensor-cells = <0>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 176>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 177>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 178>;
    status = "disabled";
   };

   sdma3: dma-controller@302b0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
    reg = <0x302b0000 0x10000>;
    interrupts = <0 34 4>;
    clocks = <&clk 189>,
     <&clk 189>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   sdma2: dma-controller@302c0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
    reg = <0x302c0000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 168>,
      <&clk 168>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mn-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: iomuxc-gpr@30340000 {
    compatible = "fsl,imx8mn-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: ocotp-ctrl@30350000 {
    compatible = "fsl,imx8mn-ocotp", "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 150>;
    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };
   };

   anatop: anatop@30360000 {
    compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop",
          "syscon", "simple-bus";
    reg = <0x30360000 0x10000>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@30370000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x30370000 0x10000>;
    clocks = <&clk 196>;
    clock-names = "ipg";
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 196>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 196>;
     clock-names = "snvs";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mn-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mn-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 151>,
     <&clk 151>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 152>,
      <&clk 152>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 153>,
      <&clk 153>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 154>,
      <&clk 154>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ecspi1: spi@30820000 {
    compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30820000 0x10000>;
    interrupts = <0 31 4>;
    clocks = <&clk 136>,
      <&clk 136>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi2: spi@30830000 {
    compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30830000 0x10000>;
    interrupts = <0 32 4>;
    clocks = <&clk 137>,
      <&clk 137>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi3: spi@30840000 {
    compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30840000 0x10000>;
    interrupts = <0 33 4>;
    clocks = <&clk 138>,
      <&clk 138>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart1: serial@30860000 {
    compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
    reg = <0x30860000 0x10000>;
    interrupts = <0 26 4>;
    clocks = <&clk 169>,
      <&clk 169>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@30880000 {
    compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
    reg = <0x30880000 0x10000>;
    interrupts = <0 28 4>;
    clocks = <&clk 171>,
      <&clk 171>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart2: serial@30890000 {
    compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
    reg = <0x30890000 0x10000>;
    interrupts = <0 27 4>;
    clocks = <&clk 170>,
      <&clk 170>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <0x1>;
    #size-cells = <0x1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 84>,
      <&clk 86>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x1000 0x1000>;
      interrupts = <0 105 4>;
    };

    sec_jr1: jr@2000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x2000 0x1000>;
      interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x3000 0x1000>;
      interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 145>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 146>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 147>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 148>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 172>,
      <&clk 172>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mu@30aa0000 {
    compatible = "fsl,imx8mq-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 149>;
    clock-names = "mu";
    #mbox-cells = <2>;
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 174>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 103>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 175>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 188>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 188>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 155>,
      <&clk 155>;
    clock-names = "fspi", "fspi_en";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 102>;
    assigned-clock-parents = <&clk 55>;
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 167>,
      <&clk 84>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec1: ethernet@30be0000 {
    compatible = "fsl,imx8mn-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>;
    clocks = <&clk 139>,
      <&clk 139>,
      <&clk 99>,
      <&clk 98>,
      <&clk 100>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 76>,
        <&clk 99>,
        <&clk 98>,
        <&clk 99>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>;
    assigned-clock-rates = <0>, <0>, <125000000>, <100000000>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    stop-mode = <&gpr 0x10 3>;
    fsl,wakeup_irq = <2>;
    status = "disabled";
   };

  };

  aips4: bus@32c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   lcdif: lcd-controller@32e00000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mn-lcdif";
    reg = <0x32e00000 0x10000>;
    clocks = <&clk 186>,
      <&clk 184>,
      <&clk 185>;
    clock-names = "pix", "disp-axi", "disp-apb";
    assigned-clocks = <&clk 92>,
        <&clk 78>,
        <&clk 79>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rate = <594000000>,
            <500000000>,
            <200000000>;
    interrupts = <0 5 4>;
    resets = <&lcdif_resets>;
    power-domains = <&dispmix_pd>;
    status = "disabled";

    lcdif_disp0: port@0 {
     reg = <0>;

     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   mipi_dsi: dsi_controller@32e10000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mn-mipi-dsim";
    reg = <0x32e10000 0x400>;
    clocks = <&clk 125>,
      <&clk 126>;
    clock-names = "cfg", "pll-ref";
    assigned-clocks = <&clk 125>,
        <&clk 126>;
    assigned-clock-parents = <&clk 54>,
        <&clk 2>;
    assigned-clock-rates = <266000000>,
             <12000000>;
    interrupts = <0 18 4>;
    resets = <&mipi_dsi_resets>;
    power-domains = <&mipi_pd>;
    status = "disabled";

    port@0 {
     dsim_from_lcdif: endpoint {
      remote-endpoint = <&lcdif_to_dsim>;
     };
    };
   };

   display-subsystem {
    compatible = "fsl,imx-display-subsystem";
    ports = <&lcdif_disp0>;
   };

   usbotg1: usb@32e40000 {
    compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb";
    reg = <0x32e40000 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clk 173>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 80>;
    assigned-clock-parents = <&clk 64>;
    fsl,usbphy = <&usbphynop1>;
    fsl,usbmisc = <&usbmisc1 0>;
    power-domains = <&usb_otg1_pd>;
    status = "disabled";
   };

   usbmisc1: usbmisc@32e40200 {
    compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
    #index-cells = <1>;
    reg = <0x32e40200 0x200>;
   };
  };

  dma_apbh: dma-controller@33000000 {
   compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x33000000 0x2000>;
   interrupts = <0 12 4>,
         <0 12 4>,
         <0 12 4>,
         <0 12 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clk 192>;
  };

  gpmi: nand-controller@33002000 {
   compatible = "fsl,imx8mn-gpmi-nand", "fsl,imx7d-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 14 4>;
   interrupt-names = "bch";
   clocks = <&clk 156>,
     <&clk 192>;
   clock-names = "gpmi_io", "gpmi_bch_apb";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mn-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };
 };

 gpu: gpu@38000000 {
  compatible = "fsl,imx8mn-gpu", "fsl,imx6q-gpu";
  reg = <0x0 0x38000000 0x0 0x40000>, <0x0 0x40000000 0x0 0x80000000>, <0x0 0x0 0x0 0x8000000>;
  reg-names = "iobase_3d", "phys_baseaddr", "contiguous_mem";
  interrupts = <0 3 4>;
  interrupt-names = "irq_3d";
  clocks = <&clk 193>,
    <&clk 74>,
    <&clk 179>,
    <&clk 82>;
  clock-names = "gpu3d_clk", "gpu3d_shader_clk", "gpu3d_axi_clk", "gpu3d_ahb_clk";
  assigned-clocks = <&clk 67>,
    <&clk 68>,
    <&clk 81>,
    <&clk 82>,
    <&clk 22>,
    <&clk 73>,
    <&clk 74>;
  assigned-clock-parents = <&clk 42>,
    <&clk 42>,
    <&clk 56>,
    <&clk 56>;
  assigned-clock-rates = <0>, <0>, <800000000>, <400000000>, <1200000000>,
    <600000000>, <600000000>;
  power-domains = <&gpumix_pd>;
  status = "disabled";
 };

 rpmsg: rpmsg{
  compatible = "fsl,imx8mq-rpmsg";





  mbox-names = "tx", "rx", "rxdb";
  mboxes = <&mu 0 1
     &mu 1 1
     &mu 3 1>;
  status = "disabled";
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  clocks = <&clk 114>;
  assigned-clocks = <&clk 114>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
 };

 dispmix-reset {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dispmix_sft_rstn: dispmix-sft-rstn@32e28000 {
   compatible = "fsl,imx8mn-dispmix-sft-rstn";
   reg = <0x0 0x32e28000 0x0 0x4>;
   clocks = <&clk 185>;
   clock-names = "disp_apb_root_clk";
   active_low;
   power-domains = <&dispmix_pd>;
   #reset-cells = <1>;
  };

  dispmix_clk_en: dispmix-clk-en@32e28004 {
   compatible = "fsl,imx8mn-dispmix-clk-en";
   reg = <0x0 0x32e28004 0x0 0x4>;
   clocks = <&clk 185>;
   clock-names = "disp_apb_root_clk";
   power-domains = <&dispmix_pd>;
   #reset-cells = <1>;
  };

  dispmix_mipi_rst: dispmix-mipi-rst@32e28008 {
   compatible = "fsl,imx8mn-dispmix-mipi-rst";
   reg = <0x0 0x32e28008 0x0 0x4>;
   clocks = <&clk 185>;
   clock-names = "disp_apb_root_clk";
   active_low;
   power-domains = <&dispmix_pd>;
   #reset-cells = <1>;
  };
 };

 lcdif_resets: lcdif-resets {
  #address-cells = <1>;
  #size-cells = <0>;
  #reset-cells = <0>;

  lcdif-soft-resetn {
   compatible = "lcdif,soft-resetn";
   resets = <&dispmix_sft_rstn 5>,
     <&dispmix_sft_rstn 4>;
  };

  lcdif-clk-enable {
   compatible = "lcdif,clk-enable";
   resets = <&dispmix_clk_en 5>,
     <&dispmix_clk_en 4>;
  };
 };

 mipi_dsi_resets: mipi-dsi-resets {
  #address-cells = <1>;
  #size-cells = <0>;
  #reset-cells = <0>;

  dsi-soft-resetn {
   compatible = "dsi,soft-resetn";
   resets = <&dispmix_sft_rstn 1>,
     <&dispmix_sft_rstn 0>;
  };

  dsi-clk-enable {
   compatible = "dsi,clk-enable";
   resets = <&dispmix_clk_en 1>,
     <&dispmix_clk_en 0>;
  };

  dsi-mipi-reset {
   compatible = "dsi,mipi-reset";
   resets = <&dispmix_mipi_rst 1>;
  };
 };

 isi_resets: isi-resets {
  #address-cells = <1>;
  #size-cells = <0>;
  #reset-cells = <0>;

  isi-soft-resetn {
   compatible = "isi,soft-resetn";
   resets = <&dispmix_sft_rstn 6>,
     <&dispmix_sft_rstn 7>;
  };

  isi-clk-enable {
   compatible = "isi,clk-enable";
   resets = <&dispmix_clk_en 6>,
     <&dispmix_clk_en 7>;
  };

 };

 mipi_csi_resets: mipi-csi-resets {
  #address-cells = <1>;
  #size-cells = <0>;
  #reset-cells = <0>;

  csi-soft-resetn {
   compatible = "csi,soft-resetn";
   resets = <&dispmix_sft_rstn 2>,
     <&dispmix_sft_rstn 3>;
  };

  csi-clk-enable {
   compatible = "csi,clk-enable";
   resets = <&dispmix_clk_en 2>,
     <&dispmix_clk_en 3>;
  };

  csi-mipi-reset {
   compatible = "csi,mipi-reset";
   resets = <&dispmix_mipi_rst 0>;
  };
 };

 mipi2csi_gasket: gasket@32e28060 {
  compatible = "syscon";
  reg = <0x0 0x32e28060 0x0 0x28>;
 };

 cameradev: camera {
  compatible = "fsl,mxc-md", "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  isi_0: isi@0x32e20000 {
   compatible = "fsl,imx8mn-isi";
   reg = <0x0 0x32e20000 0x0 0x2000>;
   power-domains = <&dispmix_pd>;
   interrupts = <0 16 4>;
   interface = <2 0 2>;
   clocks = <&clk 78>,
     <&clk 79>,
     <&clk 184>,
     <&clk 185>;
   clock-names = "disp_axi", "disp_apb", "disp_axi_root", "disp_apb_root";
   assigned-clocks = <&clk 184>,
       <&clk 185>;
   assigned-clock-rates = <500000000>, <200000000>;
   resets = <&isi_resets>;
   status = "disabled";

   cap_device {
    compatible = "imx-isi-capture";
    status = "disabled";
   };
  };

  mipi_csi_1: csi@32e30000 {
   compatible = "fsl,imx8mn-mipi-csi";
   reg = <0x0 0x32e30000 0x0 0x10000>;
   interrupts = <0 17 4>;
   clock-frequency = <333000000>;
   clocks = <&clk 129>,
     <&clk 184>,
     <&clk 185>;
   clock-names = "mipi_clk", "disp_axi", "disp_apb";
   assigned-clocks = <&clk 129>;
   assigned-clock-parents = <&clk 65>;
   assigned-clock-rates = <333000000>;
   bus-width = <4>;
   csi-gpr = <&mipi2csi_gasket>;
   power-domains = <&mipi_pd>;
   resets = <&mipi_csi_resets>;
   status = "disabled";
  };
 };
};
# 19 "arch/arm64/boot/dts/freescale/imx8mn-evk.dts" 2

/ {
 model = "NXP i.MX8MNano EVK board";
 compatible = "fsl,imx8mn-evk", "fsl,imx8mn";

 chosen {
  bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
  stdout-path = &uart2;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_led>;

  status {
   label = "status";
   gpios = <&gpio3 16 0>;
   default-state = "on";
  };
 };

 modem_reset: modem-reset {
  compatible = "gpio-reset";
  reset-gpios = <&gpio2 6 1>;
  reset-delay-us = <2000>;
  reset-post-delay-ms = <40>;
  #reset-cells = <0>;
 };

 ir_recv: ir-receiver {
  compatible = "gpio-ir-receiver";
  gpios = <&gpio1 13 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ir_recv>;
 };

 usdhc1_pwrseq: usdhc1_pwrseq {
  compatible = "mmc-pwrseq-simple";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usdhc1_gpio>;
  reset-gpios = <&gpio2 10 1>;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_usdhc2_vmmc: regulator-usdhc2 {
   compatible = "regulator-fixed";
   regulator-name = "VSD_3V3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio2 19 0>;
   enable-active-high;
   startup-delay-us = <100>;
   off-on-delay-us = <12000>;
  };

  reg_audio_board: regulator-audio-board {
   compatible = "regulator-fixed";
   regulator-name = "EXT_PWREN";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   enable-active-high;
   startup-delay-us = <300000>;
   gpio = <&pca6416 1 0>;
   regulator-always-on;
  };
 };

 wm8524: wm8524 {
  compatible = "wlf,wm8524";
  clocks = <&clk 159>;
  clock-names = "mclk";
  wlf,mute-gpios = <&gpio5 21 1>;
 };

 bt_sco_codec: bt_sco_codec {
  #sound-dai-cells = <1>;
  compatible = "linux,bt-sco";
 };

 sound-bt-sco {
  compatible = "simple-audio-card";
  simple-audio-card,name = "bt-sco-audio";
  simple-audio-card,format = "dsp_a";
  simple-audio-card,bitclock-inversion;
  simple-audio-card,frame-master = <&btcpu>;
  simple-audio-card,bitclock-master = <&btcpu>;

  btcpu: simple-audio-card,cpu {
   sound-dai = <&sai2>;
   dai-tdm-slot-num = <2>;
   dai-tdm-slot-width = <16>;
  };

  simple-audio-card,codec {
   sound-dai = <&bt_sco_codec 1>;
  };
 };

 sound-wm8524 {
  compatible = "fsl,imx-audio-wm8524";
  model = "wm8524-audio";
  audio-cpu = <&sai3>;
  audio-codec = <&wm8524>;
  audio-routing =
   "Line Out Jack", "LINEVOUTL",
   "Line Out Jack", "LINEVOUTR";
  asrc-controller = <&easrc>;
 };

 sound-micfil {
  compatible = "fsl,imx-audio-micfil";
  model = "imx-audio-micfil";
  cpu-dai = <&micfil>;
 };

 sound-spdif {
  compatible = "fsl,imx-audio-spdif";
  model = "imx-spdif";
  spdif-controller = <&spdif1>;
  spdif-out;
  spdif-in;
 };

 sound-ak5558 {
  compatible = "fsl,imx-audio-ak5558";
  model = "ak5558-audio";
  audio-cpu = <&sai5>;
  audio-codec = <&ak5558>;
  status = "disabled";
 };
};

&A53_0 {
 cpu-supply = <&buck2_reg>;
};

&clk {
 assigned-clocks = <&clk 18>, <&clk 19>;
 assigned-clock-rates = <393216000>, <361267200>;
};

&easrc {
 fsl,asrc-rate = <48000>;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog_1>;

 imx8mn-evk {
  pinctrl_hog_1: hoggrp-1 {
   fsl,pins = <
    0x048 0x2B0 0x000 0x0 0x0 0x16
   >;
  };

  pinctrl_ir_recv: ir-recv {
   fsl,pins = <
    0x05C 0x2C4 0x000 0x0 0x0 0x4f
   >;
  };

  pinctrl_fec1: fec1grp {
   fsl,pins = <
    0x068 0x2D0 0x000 0x0 0x0 0x3
    0x06C 0x2D4 0x4C0 0x0 0x1 0x3
    0x070 0x2D8 0x000 0x0 0x0 0x1f
    0x074 0x2DC 0x000 0x0 0x0 0x1f
    0x078 0x2E0 0x000 0x0 0x0 0x1f
    0x07C 0x2E4 0x000 0x0 0x0 0x1f
    0x09C 0x304 0x000 0x0 0x0 0x91
    0x098 0x300 0x000 0x0 0x0 0x91
    0x094 0x2FC 0x554 0x0 0x0 0x91
    0x090 0x2F8 0x57C 0x0 0x0 0x91
    0x084 0x2EC 0x000 0x0 0x0 0x1f
    0x08C 0x2F4 0x000 0x0 0x0 0x91
    0x088 0x2F0 0x574 0x0 0x0 0x91
    0x080 0x2E8 0x000 0x0 0x0 0x1f
    0x1B4 0x41C 0x000 0x5 0x0 0x19
   >;
  };

  pinctrl_flexspi0: flexspi0grp {
   fsl,pins = <
    0x0F4 0x35C 0x000 0x1 0x0 0x1c4
    0x0F8 0x360 0x000 0x1 0x0 0x84

    0x10C 0x374 0x000 0x1 0x0 0x84
    0x110 0x378 0x000 0x1 0x0 0x84
    0x114 0x37C 0x000 0x1 0x0 0x84
    0x118 0x380 0x000 0x1 0x0 0x84
   >;
  };

  pinctrl_gpio_led: gpioledgrp {
   fsl,pins = <
    0x134 0x39C 0x000 0x5 0x0 0x19
   >;
  };

  pinctrl_ecspi2: ecspi2grp {
   fsl,pins = <
    0x204 0x46C 0x580 0x0 0x0 0x82
    0x208 0x470 0x590 0x0 0x0 0x82
    0x20C 0x474 0x578 0x0 0x0 0x82
   >;
  };

  pinctrl_ecspi2_cs: ecspi2cs {
   fsl,pins = <
    0x210 0x478 0x000 0x5 0x0 0x40000
   >;
  };

  pinctrl_i2c1: i2c1grp {
   fsl,pins = <
    0x214 0x47C 0x55C 0x0 0x0 0x400001c3
    0x218 0x480 0x56C 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c2: i2c2grp {
   fsl,pins = <
    0x21C 0x484 0x5D0 0x0 0x0 0x400001c3
    0x220 0x488 0x560 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c3: i2c3grp {
   fsl,pins = <
    0x224 0x48C 0x588 0x0 0x0 0x400001c3
    0x228 0x490 0x5BC 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c1_gpio: i2c1grp-gpio {
   fsl,pins = <
    0x214 0x47C 0x000 0x5 0x0 0x1c3
    0x218 0x480 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_i2c2_gpio: i2c2grp-gpio {
   fsl,pins = <
    0x21C 0x484 0x000 0x5 0x0 0x1c3
    0x220 0x488 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_i2c3_gpio: i2c3grp-gpio {
   fsl,pins = <
    0x224 0x48C 0x000 0x5 0x0 0x1c3
    0x228 0x490 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_pdm: pdmgrp {
   fsl,pins = <
    0x158 0x3C0 0x594 0x0 0x0 0xd6
    0x144 0x3AC 0x000 0x4 0x0 0xd6
    0x140 0x3A8 0x4E4 0x0 0x0 0xd6
    0x148 0x3B0 0x534 0x4 0x0 0xd6
    0x14C 0x3B4 0x538 0x4 0x0 0xd6
    0x150 0x3B8 0x53C 0x4 0x0 0xd6
    0x154 0x3BC 0x540 0x4 0x0 0xd6
   >;
  };

  pinctrl_pmic: pmicirq {
   fsl,pins = <
    0x034 0x29C 0x000 0x0 0x0 0x41
   >;
  };

  pinctrl_sai2: sai2grp {
   fsl,pins = <
    0x1C0 0x428 0x000 0x0 0x0 0xd6
    0x1BC 0x424 0x000 0x0 0x0 0xd6
    0x1C4 0x42C 0x000 0x0 0x0 0xd6
    0x1B8 0x420 0x000 0x0 0x0 0xd6
   >;
  };

  pinctrl_sai3: sai3grp {
   fsl,pins = <
    0x1D8 0x440 0x000 0x0 0x0 0xd6
    0x1DC 0x444 0x000 0x0 0x0 0xd6
    0x1E4 0x44C 0x5C0 0x0 0x0 0xd6
    0x1E0 0x448 0x000 0x0 0x0 0xd6
    0x230 0x498 0x000 0x5 0x0 0xd6
   >;
  };

  pinctrl_sai5: sai5grp {
   fsl,pins = <
    0x158 0x3C0 0x594 0x0 0x0 0xd6
    0x144 0x3AC 0x4D0 0x0 0x0 0xd6
    0x140 0x3A8 0x4E4 0x0 0x0 0xd6
    0x148 0x3B0 0x4D4 0x0 0x0 0xd6
    0x14C 0x3B4 0x4D8 0x0 0x0 0xd6
    0x150 0x3B8 0x4DC 0x0 0x0 0xd6
    0x154 0x3BC 0x4E0 0x0 0x0 0xd6
   >;
  };

  pinctrl_spdif1: spdif1grp {
   fsl,pins = <
    0x1E8 0x450 0x000 0x0 0x0 0xd6
    0x1EC 0x454 0x5CC 0x0 0x0 0xd6
   >;
  };

  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x234 0x49C 0x4F4 0x0 0x0 0x140
    0x238 0x4A0 0x000 0x0 0x0 0x140
    0x244 0x4AC 0x000 0x1 0x0 0x140
    0x248 0x4B0 0x4F0 0x1 0x1 0x140
    0x0B8 0x320 0x000 0x5 0x0 0x19
   >;
  };

  pinctrl_uart2: uart2grp {
   fsl,pins = <
    0x23C 0x4A4 0x4FC 0x0 0x0 0x140
    0x240 0x4A8 0x000 0x0 0x0 0x140
   >;
  };

  pinctrl_uart3: uart3grp {
   fsl,pins = <
    0x1F4 0x45C 0x504 0x1 0x0 0x140
    0x1F8 0x460 0x000 0x1 0x0 0x140
    0x200 0x468 0x500 0x1 0x1 0x140
    0x1FC 0x464 0x000 0x1 0x0 0x140
   >;
  };

  pinctrl_typec1: typec1grp {
   fsl,pins = <
    0x0CC 0x334 0x000 0x5 0x0 0x159
   >;
  };

  pinctrl_usdhc1_gpio: usdhc1grpgpio {
   fsl,pins = <
    0x0C8 0x330 0x000 0x5 0x0 0x41
   >;
  };

  pinctrl_usdhc1: usdhc1grp {
   fsl,pins = <
    0x0A0 0x308 0x000 0x0 0x0 0x190
    0x0A4 0x30C 0x000 0x0 0x0 0x1d0
    0x0A8 0x310 0x000 0x0 0x0 0x1d0
    0x0AC 0x314 0x000 0x0 0x0 0x1d0
    0x0B0 0x318 0x000 0x0 0x0 0x1d0
    0x0B4 0x31C 0x000 0x0 0x0 0x1d0
   >;
  };

  pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
   fsl,pins = <
    0x0A0 0x308 0x000 0x0 0x0 0x194
    0x0A4 0x30C 0x000 0x0 0x0 0x1d4
    0x0A8 0x310 0x000 0x0 0x0 0x1d4
    0x0AC 0x314 0x000 0x0 0x0 0x1d4
    0x0B0 0x318 0x000 0x0 0x0 0x1d4
    0x0B4 0x31C 0x000 0x0 0x0 0x1d4
   >;
  };

  pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
   fsl,pins = <
    0x0A0 0x308 0x000 0x0 0x0 0x196
    0x0A4 0x30C 0x000 0x0 0x0 0x1d6
    0x0A8 0x310 0x000 0x0 0x0 0x1d6
    0x0AC 0x314 0x000 0x0 0x0 0x1d6
    0x0B0 0x318 0x000 0x0 0x0 0x1d6
    0x0B4 0x31C 0x000 0x0 0x0 0x1d6
   >;
  };

  pinctrl_usdhc2_gpio: usdhc2grpgpio {
   fsl,pins = <
    0x064 0x2CC 0x000 0x0 0x0 0x1c4
    0x0EC 0x354 0x000 0x5 0x0 0x41
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x190
    0x0D8 0x340 0x000 0x0 0x0 0x1d0
    0x0DC 0x344 0x000 0x0 0x0 0x1d0
    0x0E0 0x348 0x000 0x0 0x0 0x1d0
    0x0E4 0x34C 0x000 0x0 0x0 0x1d0
    0x0E8 0x350 0x000 0x0 0x0 0x1d0
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x194
    0x0D8 0x340 0x000 0x0 0x0 0x1d4
    0x0DC 0x344 0x000 0x0 0x0 0x1d4
    0x0E0 0x348 0x000 0x0 0x0 0x1d4
    0x0E4 0x34C 0x000 0x0 0x0 0x1d4
    0x0E8 0x350 0x000 0x0 0x0 0x1d4
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x196
    0x0D8 0x340 0x000 0x0 0x0 0x1d6
    0x0DC 0x344 0x000 0x0 0x0 0x1d6
    0x0E0 0x348 0x000 0x0 0x0 0x1d6
    0x0E4 0x34C 0x000 0x0 0x0 0x1d6
    0x0E8 0x350 0x000 0x0 0x0 0x1d6
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x138 0x3A0 0x5A0 0x2 0x0 0x190
    0x13C 0x3A4 0x5DC 0x2 0x0 0x1d0
    0x11C 0x384 0x5B4 0x2 0x0 0x1d0
    0x120 0x388 0x5B0 0x2 0x0 0x1d0
    0x124 0x38C 0x5E4 0x2 0x0 0x1d0
    0x128 0x390 0x5E0 0x2 0x0 0x1d0
    0x130 0x398 0x558 0x2 0x0 0x1d0
    0x100 0x368 0x550 0x2 0x0 0x1d0
    0x104 0x36C 0x584 0x2 0x0 0x1d0
    0x108 0x370 0x54C 0x2 0x0 0x1d0
    0x0FC 0x364 0x59C 0x2 0x0 0x190
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
   fsl,pins = <
    0x138 0x3A0 0x5A0 0x2 0x0 0x194
    0x13C 0x3A4 0x5DC 0x2 0x0 0x1d4
    0x11C 0x384 0x5B4 0x2 0x0 0x1d4
    0x120 0x388 0x5B0 0x2 0x0 0x1d4
    0x124 0x38C 0x5E4 0x2 0x0 0x1d4
    0x128 0x390 0x5E0 0x2 0x0 0x1d4
    0x130 0x398 0x558 0x2 0x0 0x1d4
    0x100 0x368 0x550 0x2 0x0 0x1d4
    0x104 0x36C 0x584 0x2 0x0 0x1d4
    0x108 0x370 0x54C 0x2 0x0 0x1d4
    0x0FC 0x364 0x59C 0x2 0x0 0x194
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
   fsl,pins = <
    0x138 0x3A0 0x5A0 0x2 0x0 0x196
    0x13C 0x3A4 0x5DC 0x2 0x0 0x1d6
    0x11C 0x384 0x5B4 0x2 0x0 0x1d6
    0x120 0x388 0x5B0 0x2 0x0 0x1d6
    0x124 0x38C 0x5E4 0x2 0x0 0x1d6
    0x128 0x390 0x5E0 0x2 0x0 0x1d6
    0x130 0x398 0x558 0x2 0x0 0x1d6
    0x100 0x368 0x550 0x2 0x0 0x1d6
    0x104 0x36C 0x584 0x2 0x0 0x1d6
    0x108 0x370 0x54C 0x2 0x0 0x1d6
    0x0FC 0x364 0x59C 0x2 0x0 0x196
   >;
  };

  pinctrl_wdog: wdoggrp {
   fsl,pins = <
    0x030 0x298 0x000 0x1 0x0 0xc6
   >;
  };

  pinctrl_wlan: wlangrp {
   fsl,pins = <
    0x028 0x290 0x000 0x5 0x0 0x141
    0x0C4 0x32C 0x000 0x5 0x0 0x111
   >;
  };

  pinctrl_mipi_dsi_en: mipi_dsi_en {
   fsl,pins = <
    0x048 0x2B0 0x000 0x0 0x0 0x16
   >;
  };

  pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
   fsl,pins = <
    0x04C 0x2B4 0x000 0x0 0x0 0x19
   >;
  };

  pinctrl_csi_pwn: csi_pwn_grp {
   fsl,pins = <
    0x044 0x2AC 0x000 0x0 0x0 0x19
   >;
  };

  pinctrl_csi_rst: csi_rst_grp {
   fsl,pins = <
    0x040 0x2A8 0x000 0x0 0x0 0x19
    0x060 0x2C8 0x000 0x6 0x0 0x59
   >;
  };
 };
};

&flexspi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
 status = "okay";

 flash0: mt25qu256aba@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  spi-max-frequency = <80000000>;
  spi-tx-bus-width = <4>;
  spi-rx-bus-width = <4>;
 };
};

&ecspi2 {
 #address-cells = <1>;
 #size-cells = <0>;
 fsl,spi-num-chipselects = <1>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
 cs-gpios = <&gpio5 13 1>;
 status = "okay";

 spidev0: spi@0 {
  reg = <0>;
  compatible = "rohm,dh2228fv";
  spi-max-frequency = <500000>;
 };
};

&i2c1 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 0>;
 sda-gpios = <&gpio5 15 0>;
 status = "okay";

 pmic: pca9450@25 {
  reg = <0x25>;
  compatible = "nxp,pca9450";

  pinctrl-0 = <&pinctrl_pmic>;
  gpio_intr = <&gpio1 3 1>;

  regulators {
   #address-cells = <1>;
   #size-cells = <0>;

   pca9450,pmic-buck2-uses-i2c-dvs;

   pca9450,pmic-buck2-dvs-voltage = <950000>, <850000>;

   buck1_reg: regulator@0 {
    reg = <0>;
    regulator-compatible = "buck1";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck2_reg: regulator@1 {
    reg = <1>;
    regulator-compatible = "buck2";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck3_reg: regulator@2 {
    reg = <2>;
    regulator-compatible = "buck3";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck4_reg: regulator@3 {
    reg = <3>;
    regulator-compatible = "buck4";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck5_reg: regulator@4 {
    reg = <4>;
    regulator-compatible = "buck5";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck6_reg: regulator@5 {
    reg = <5>;
    regulator-compatible = "buck6";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo1_reg: regulator@6 {
    reg = <6>;
    regulator-compatible = "ldo1";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo2_reg: regulator@7 {
    reg = <7>;
    regulator-compatible = "ldo2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1150000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo3_reg: regulator@8 {
    reg = <8>;
    regulator-compatible = "ldo3";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo4_reg: regulator@9 {
    reg = <9>;
    regulator-compatible = "ldo4";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo5_reg: regulator@10 {
    reg = <10>;
    regulator-compatible = "ldo5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 0>;
 sda-gpios = <&gpio5 17 0>;
 status = "okay";

 adv_bridge: adv7535@3d {
  compatible = "adi,adv7533";
  reg = <0x3d>;
  adi,addr-cec = <0x3b>;
  adi,dsi-lanes = <4>;
  status = "okay";

  port {
   adv7535_from_dsim: endpoint {
    remote-endpoint = <&dsim_to_adv7535>;
   };
  };
 };

 ptn5110_1: tcpc@50 {
  compatible = "nxp,ptn5110";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_typec1>;
  reg = <0x50>;
  interrupt-parent = <&gpio2>;
  interrupts = <11 8>;
  status = "okay";

  port {
   typec1_dr_sw: endpoint {
    remote-endpoint = <&usb1_drd_sw>;
   };
  };

  typec1_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C";
   power-role = "dual";
   data-role = "dual";
   try-power-role = "sink";
   source-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))>;
   sink-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))
         (((2) << 30) | ((((5000) / 50) & 0x3ff) << 10) | ((((20000) / 50) & 0x3ff) << 20) | ((((3000) / 10) & 0x3ff) << 0))>;
   op-sink-microwatt = <15000000>;
   self-powered;
  };
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 0>;
 sda-gpios = <&gpio5 19 0>;
 status = "okay";

 pca6416: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 ak4458_1: ak4458@10 {
  compatible = "asahi-kasei,ak4458";
  reg = <0x10>;
  AVDD-supply = <&reg_audio_board>;
  DVDD-supply = <&reg_audio_board>;
  status = "disabled";
 };

 ak4458_2: ak4458@12 {
  compatible = "asahi-kasei,ak4458";
  reg = <0x12>;
  AVDD-supply = <&reg_audio_board>;
  DVDD-supply = <&reg_audio_board>;
  status = "disabled";
 };

 ak5558: ak5558@13 {
  compatible = "asahi-kasei,ak5558";
  reg = <0x13>;
  ak5558,pdn-gpio = <&pca6416 3 0>;
  AVDD-supply = <&reg_audio_board>;
  DVDD-supply = <&reg_audio_board>;
  status = "disabled";
 };

 ak4497: ak4497@11 {
  compatible = "asahi-kasei,ak4497";
  reg = <0x11>;
  ak4497,pdn-gpio = <&pca6416 5 0>;
  AVDD-supply = <&reg_audio_board>;
  DVDD-supply = <&reg_audio_board>;
  status = "disabled";
 };

 ov5640: ov5640_mipi@3c {
  compatible = "ovti,ov5640";
  reg = <0x3c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi_pwn>, <&pinctrl_csi_rst>;
  clocks = <&clk 123>;
  clock-names = "xclk";
  assigned-clocks = <&clk 123>;
  assigned-clock-parents = <&clk 2>;
  assigned-clock-rates = <24000000>;
  csi_id = <0>;
  powerdown-gpios = <&gpio1 7 0>;
  reset-gpios = <&gpio1 6 1>;
  mclk = <24000000>;
  mclk_source = <0>;
  mipi_csi;
  status = "okay";
  port {
   ov5640_ep: endpoint {
    remote-endpoint = <&mipi1_sensor_ep>;
    data-lanes = <1 2>;
    clocks-lanes = <0>;
   };
  };
 };
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   at803x,led-act-blind-workaround;
   at803x,eee-disabled;
   at803x,vddio-1p8v;
  };
 };
};

&lcdif {
 status = "okay";
};

&mipi_dsi {
 status = "okay";

 port@1 {
  dsim_to_adv7535: endpoint {
   remote-endpoint = <&adv7535_from_dsim>;
   attach-bridge;
  };
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 assigned-clocks = <&clk 109>;
 assigned-clock-parents = <&clk 49>;
 fsl,uart-has-rtscts;
 resets = <&modem_reset>;
 status = "okay";
};

&micfil {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pdm>;
 assigned-clocks = <&clk 134>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <196608000>;
 status = "okay";
};

&sai3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai3>;
 assigned-clocks = <&clk 94>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <24576000>;
 status = "okay";
};

&sai2 {
 #sound-dai-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai2>;
 assigned-clocks = <&clk 93>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <24576000>;
 status = "okay";
};

&sai5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai5>;
 assigned-clocks = <&clk 95>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <49152000>;
 clocks = <&clk 162>, <&clk 0>,
  <&clk 161>, <&clk 0>,
  <&clk 0>, <&clk 38>,
  <&clk 39>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 fsl,sai-asynchronous;
 status = "disabled";
};

&spdif1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_spdif1>;
 assigned-clocks = <&clk 97>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <24576000>;
 clocks = <&clk 85>, <&clk 2>,
  <&clk 97>, <&clk 0>,
  <&clk 0>, <&clk 0>,
  <&clk 85>, <&clk 0>,
  <&clk 0>, <&clk 0>,
  <&clk 38>, <&clk 39>;
 clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3",
  "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba", "pll8k", "pll11k";
 status = "okay";
};

&snvs_pwrkey {
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 assigned-clocks = <&clk 111>;
 assigned-clock-parents = <&clk 49>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&usdhc1 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_wlan>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_wlan>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_wlan>;
 bus-width = <4>;
 pm-ignore-notify;
 keep-power-in-suspend;
 non-removable;
 cap-power-off-card;
 /delete-property/ vmmc-supply;
 mmc-pwrseq = <&usdhc1_pwrseq>;
 status = "okay";

 brcmf: bcrmf@1 {
  reg = <1>;
  compatible = "brcm,bcm4329-fmac";
  interrupt-parent = <&gpio2>;
  interrupts = <9 4>;
  interrupt-names = "host-wake";
 };
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 cd-gpios = <&gpio1 15 1>;
 bus-width = <4>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&usbotg1 {
 picophy,pre-emp-curr-control = <3>;
 picophy,dc-vol-level-adjust = <7>;
 dr_mode = "otg";
 hnp-disable;
 srp-disable;
 adp-disable;
 usb-role-switch;
 status = "okay";

 port {
  usb1_drd_sw: endpoint {
   remote-endpoint = <&typec1_dr_sw>;
  };
 };
};

&gpu {
 status = "okay";
};

&mipi_csi_1 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";
 port@0 {
  reg = <0>;
  mipi1_sensor_ep: endpoint {
   remote-endpoint = <&ov5640_ep>;
   data-lanes = <2>;
   csis-hs-settle = <13>;
   csis-clk-settle = <2>;
   csis-wclk;
  };
 };
};

&isi_0 {
 status = "okay";
 cap_device {
  status = "okay";
 };
};

&cameradev {
 status = "okay";
};
# 7 "arch/arm64/boot/dts/freescale/imx8mn-evk-8mic-revE.dts" 2

/ {
 mic_leds {
  compatible = "gpio-leds";
  mic0 {
   label = "mic0";
   gpios = <&pca9555 5 1>;
   default-state = "off";
  };
  mic1 {
   label = "mic1";
   gpios = <&pca9555 7 1>;
   default-state = "off";
  };
  mic2 {
   label = "mic2";
   gpios = <&pca9555 6 1>;
   default-state = "off";
  };
  mic3 {
   label = "mic3";
   gpios = <&pca9555 2 1>;
   default-state = "off";
  };
  mic4 {
   label = "mic4";
   gpios = <&pca9555 1 1>;
   default-state = "off";
  };
  mic5 {
   label = "mic5";
   gpios = <&pca9555 0 1>;
   default-state = "off";
  };
  mic6 {
   label = "mic6";
   gpios = <&pca9555 4 1>;
   default-state = "off";
  };
  mic7 {
   label = "mic7";
   gpios = <&pca9555 3 1>;
   default-state = "off";
  };
 };

 sw_keys {
  compatible = "gpio-keys";

  sw4: volume_down {
   label = "Volume Down";
   gpios = <&pca9555 14 1>;
   linux,code = <114>;
  };

  sw3: volume_up {
   label = "Volume Up";
   gpios = <&pca9555 15 1>;
   linux,code = <115>;
  };

  sw2: volume_mute {
   label = "Volume Mute";
   gpios = <&pca9555 16 1>;
   linux,code = <113>;
  };

  sw1: key_act {
   label = "Key Act";
   gpios = <&pca9555 17 1>;
   linux,code = <67>;
  };
 };

 reg_vddext_3v3: regulator-vddext {
  compatible = "regulator-fixed";
  regulator-name = "VDDEXT_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&iomuxc {
 pinctrl_swpdm_mute_irq: swpdm_mute_grp {
  fsl,pins = <
   0x1FC 0x464 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_pushbutton_irq: pushbutton_grp {
  fsl,pins = <
   0x200 0x468 0x000 0x5 0x0 0x19
  >;
 };
};

&i2c3 {
 pca9555: gpio@21 {
  compatible = "nxp,pca9555";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pushbutton_irq>;
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gpio5>;
  interrupts = <9 8>;
  vcc-supply = <&reg_vddext_3v3>;
  status = "okay";
 };
};

&uart3 {
 status = "disabled";
};
