// Seed: 1763633623
module module_0 (
    input wor id_0,
    input wor id_1,
    output tri id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    output wand id_6,
    input wire id_7,
    output uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5
);
  assign id_5 = 1;
  module_0(
      id_2,
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_1,
      id_3,
      id_5,
      id_4,
      id_0
  );
endmodule
