Design files:
alu_core.v
control.v
cpu_core.v
cpu_top.v
data_mem_infer.v
decode.v
defines.v
ex1.v
ex2.v
ex3.v
ex4.v
execute.v
fetch.v
input_map.v
inst_mem_infer.v
offset_add.v
regfile.v
status_register.v

Xilinx primitive models:
primitive/
	DSP48E1.v  
	glbl.v  
	RAM32M.v  
	RAMB36E1.v

Testbench: 
test_tb.v

Modelsim script:
wave.do
run.do

Simulation output:
fib_tb_output
