                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Mon Nov 25 10:37:39 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[RSPAI] Run simv switch found in command line
  Directly run simulation switch '-R' found in commmand line, and all plus 
  arguments specified will be passed to run-time.
  So the switch 'plusarg_save' will be ignored.

Parsing design file './tsk/timescale.v'
Parsing design file './rtl/conv.v'
Parsing design file './rtl/window.v'
Parsing design file './testbench/conv_tb.v'
Top Level Modules:
       conv_tb
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module conv_tb
make[1]: Entering directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
make[1]: Leaving directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
make[1]: Entering directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/app/EDA/vcs_O-2018.09-SP2/linux64/lib -L/app/EDA/vcs_O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _847_archive_1.so _prev_archive_1.so        rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile -lreader_common /app/EDA/vcs_O-2018.09-SP2/linux64/lib/libBA.a -luclinative /app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Nov 25 10:37 2024
NOTE: automatic random seed used: 3488340245

 VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
dump_file = fsdb/RTL.fsdb
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'fsdb/RTL.fsdb'
*Verdi* : Begin traversing the scope (conv_tb), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
image read done
conv complete
          0 :          1           1           1           1           1           1           1           1          31          31           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1  
          1 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1  
          2 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1  
          3 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31  
          4 :          1          29          31           1           3           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29          31          31          31          31           1  
          5 :         31           3           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29          31           1           3           1           1           1           1           3  
          6 :          3           3           1          29          29           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           1          31          31          31          31          31  
          7 :         31          31          31          29          31           1           1           1           1           1           1           1           1           1           1           1           5           3          31           1          29          31           1           3           1          31  
          8 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           3           1          29          31           1           1          29          31           1  
          9 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3          31           1           1          29          27           1           1           3  
         10 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           5           3          27          31           1           1           1  
         11 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           3           1          25          27           1           3  
         12 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           3          31          29          31          31  
         13 :          1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           3           1          27          29  
         14 :          3           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           3           3          29  
         15 :         31           3           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           3           1          31  
         16 :         31           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29           3  
         17 :         29          31           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29           1           3           3  
         18 :         29          31           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          31           3           3           1          31  
         19 :         29          29           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29           1           5           1          31           1           3  
         20 :         29          31           1           1           1           1           1           1           1           1           1           1           1           1           1          31          29          31           1           3           3           1           1           3          31          29  
         21 :          1           1           1           1           1           1           1           1           1           1           1           1           1          31          29           1           3           1           3           1          31           1           1          29          29          31  
         22 :          1           1           1           1           1           1           1           1           1           1           1           1          31          31           3           3           1          31          31           1           3          31          27          31           1           1  
         23 :          1           1           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x  
         24 :          x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x  
         25 :          x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x           x  
         26 :$finish called from file "./testbench/conv_tb.v", line 134.
$finish at simulation time             16600000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 16600000 ps
CPU Time:      0.580 seconds;       Data structure size:   0.0Mb
Mon Nov 25 10:37:46 2024
CPU time: .625 seconds to compile + .631 seconds to elab + .203 seconds to link + .637 seconds in simulation
