#ifndef TIMER1_CFG_H
#define TIMER1_CFG_H

#define TMR1_MODE_NORMAL 0b0000
#define TMR_MODE_PWM_PHASECORRECT_8Bit 0b0001
#define TMR_MODE_PWM_PHASECORRECT_9Bit 0b0010
#define TMR_MODE_PWM_PHASECORRECT_10Bit 0b0011
#define TMR_MODE_CTC 0b0100
#define TMR_MODE_FPWM_8Bit 0b0101
#define TMR_MODE_FPWM_9Bit 0b0110
#define TMR_MODE_FPWM_10Bit 0b0111

#define TMR1_MODE
/*********************** SET PRESCALER**************/


#define TMR1_PRESCALER_DIV_1 0x01
#define TMR1_PRESCALER_DIV_8 0x02
#define TMR1_PRESCALER_DIV_64 0x03
#define TMR1_PRESCALER_DIV_256 0x04
#define TMR1_PRESCALER_DIV_1024 0x05
#define TMR1_EXT_CLK_FALLING 0x06
#define TMR1_EXT_CLK_RISING 0x07

#define TMR1_CLK_SOURCE  TMR1_PRESCALER_DIV_8

/*********************** SELECT INPUT CAPTURE EDGE**************/
#define ICU_EDGE_FALLING 0b00000000
#define ICU_EDGE_RISING 0b01000000
#define ICU_EDGE ICU_EDGE_RISING
/**************************ICU INTERRUPT **************/
#define TMR1_ICU_INTERRUPT_ENABLE 0b00100000
#define TMR1_ICU_INTERRUPT_DISABLE 0b00000000

/***********************COMPARE MATCH A INTERRUPT********/
#define TMR1_COMP_MATCHA_INTERRUPT_ENABLE 0b00010000
#define TMR1_COMP_MATCHA_INTERRUPT_DISABLE 0b00000000

/***********************COMPARE MATCH B INTERRUPT********/
#define TMR1_COMP_MATCHB_INTERRUPT_ENABLE 0b00001000
#define TMR1_COMP_MATCHB_INTERRUPT_DISABLE 0b00000000


/***********************OVERFLOW INTERRUPT********/

#define TMR1_OVF_INTERRUPT_ENABLE 0b00000100
#define TMR1_OVF_INTERRUPT_DISABLE 0b00000000


#endif