<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fa_4bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fa_1bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fa_1bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fa_1bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fa_1bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_1bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fa_1bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fa_1bit.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fa_1bit.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fa_1bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_1bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_1bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_1bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_1bit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fa_4bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fa_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fa_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fa_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fa_4bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fa_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fa_4bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fa_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fa_4bit.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fa_4bit.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fa_4bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fa_4bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fa_4bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fa_4bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fa_4bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_4bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_4bit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_4bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fa_4bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fa_4bit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_4bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1714203956" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1714203955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6751426940732835016" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7521089655063873822" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6312600900064907836" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6699568006657236515" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233773" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8766785181389851924" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233783" xil_pn:in_ck="2504958561821827503" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-2531596600781488514" xil_pn:start_ts="1714233773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fa_1bit.ngr"/>
      <outfile xil_pn:name="fa_4bit.lso"/>
      <outfile xil_pn:name="fa_4bit.ngc"/>
      <outfile xil_pn:name="fa_4bit.ngr"/>
      <outfile xil_pn:name="fa_4bit.prj"/>
      <outfile xil_pn:name="fa_4bit.stx"/>
      <outfile xil_pn:name="fa_4bit.syr"/>
      <outfile xil_pn:name="fa_4bit.xst"/>
      <outfile xil_pn:name="fa_4bit_vhdl.prj"/>
      <outfile xil_pn:name="fa_4bit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1714234081" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8249842827594500367" xil_pn:start_ts="1714234081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714234093" xil_pn:in_ck="3185552761796316059" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8993771858485426356" xil_pn:start_ts="1714234081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fa_4bit.bld"/>
      <outfile xil_pn:name="fa_4bit.ngd"/>
      <outfile xil_pn:name="fa_4bit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1714234110" xil_pn:in_ck="160858926274151392" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="241025486262680127" xil_pn:start_ts="1714234093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fa_4bit.pcf"/>
      <outfile xil_pn:name="fa_4bit_map.map"/>
      <outfile xil_pn:name="fa_4bit_map.mrp"/>
      <outfile xil_pn:name="fa_4bit_map.ncd"/>
      <outfile xil_pn:name="fa_4bit_map.ngm"/>
      <outfile xil_pn:name="fa_4bit_map.xrpt"/>
      <outfile xil_pn:name="fa_4bit_summary.xml"/>
      <outfile xil_pn:name="fa_4bit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1714234111" xil_pn:in_ck="8198241824213123833" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5562158075230022850" xil_pn:start_ts="1714234110">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
