#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 27 00:46:26 2022
# Process ID: 9184
# Current directory: F:/Xilinx_soft/practice/dma_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8236 F:\Xilinx_soft\practice\dma_ex\dma_ex.xpr
# Log file: F:/Xilinx_soft/practice/dma_ex/vivado.log
# Journal file: F:/Xilinx_soft/practice/dma_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_soft/practice/dma_ex/dma_ex.xpr

update_compile_order -fileset sources_1
open_bd_design {C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/design_1.bd}
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
endgroup
validate_bd_design
regenerate_bd_layout
open_bd_design {C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/design_1.bd}
save_bd_design
open_bd_design {C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/design_1.bd}
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/design_1.bd] -top
add_files -norecurse C:/Users/deepak/Desktop/New_folder/pynq_data/design_1/hdl/design_1_wrapper.v
open_bd_design {F:/Xilinx_soft/practice/dma_ex/dma_ex.srcs/sources_1/bd/dma_block/dma_block.bd}
update_compile_order -fileset sources_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
endgroup
regenerate_bd_layout
validate_bd_design
reset_run dma_block_xbar_0_synth_1
reset_run dma_block_rst_ps7_0_100M_0_synth_1
reset_run dma_block_processing_system7_0_0_synth_1
reset_run dma_block_axi_dma_0_0_synth_1
reset_run dma_block_axis_data_fifo_0_0_synth_1
reset_run dma_block_xbar_1_synth_1
reset_run dma_block_axi_intc_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Xilinx_soft/practice/dma_ex/dma_ex.srcs/sources_1/bd/dma_block/dma_block.bd]
refresh_design
report_utilization -name utilization_1
