Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\InputSelectInvert.vhd" into library work
Parsing entity <InputSelectInvert>.
Parsing architecture <Behavioral> of entity <inputselectinvert>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\AluFunctionBlock.vhd" into library work
Parsing entity <AluFunctionBlock>.
Parsing architecture <Behavioral> of entity <alufunctionblock>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" into library work
Parsing entity <Registers>.
Parsing architecture <Behavioral> of entity <registers>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Instruction_Decoder.vhd" into library work
Parsing entity <Instruction_Decoder>.
Parsing architecture <Behavioral> of entity <instruction_decoder>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <InputSelectInvert> (architecture <Behavioral>) from library <work>.

Elaborating entity <AluFunctionBlock> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registers> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" Line 58: out1enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" Line 64: out2enable should be on the sensitivity list of the process

Elaborating entity <Instruction_Decoder> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\CPU.vhd".
WARNING:Xst:2999 - Signal 'PROG', unconnected in block 'CPU', is tied to its initial value.
    Found 64x20-bit single-port Read Only RAM <Mram_PROG> for signal <PROG>.
    Found 1-bit register for signal <start>.
    Found 20-bit register for signal <cmd>.
    Found 6-bit register for signal <PC>.
    Found 6-bit adder for signal <PC[5]_GND_5_o_add_0_OUT> created at line 145.
    Found 1-bit tristate buffer for signal <A<3>> created at line 160
    Found 1-bit tristate buffer for signal <A<2>> created at line 160
    Found 1-bit tristate buffer for signal <A<1>> created at line 160
    Found 1-bit tristate buffer for signal <A<0>> created at line 160
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <CPU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\ALU.vhd".
WARNING:Xst:647 - Input <CarryIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <InputSelectInvert>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\InputSelectInvert.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <InputSelectInvert> synthesized.

Synthesizing Unit <AluFunctionBlock>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\AluFunctionBlock.vhd".
    Found 17-bit adder for signal <n0025> created at line 48.
    Found 17-bit adder for signal <tmp> created at line 48.
    Found 16-bit 4-to-1 multiplexer for signal <RESULT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <AluFunctionBlock> synthesized.

Synthesizing Unit <Registers>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd".
    Found 1-bit register for signal <REG_0<15>>.
    Found 1-bit register for signal <REG_0<14>>.
    Found 1-bit register for signal <REG_0<13>>.
    Found 1-bit register for signal <REG_0<12>>.
    Found 1-bit register for signal <REG_0<11>>.
    Found 1-bit register for signal <REG_0<10>>.
    Found 1-bit register for signal <REG_0<9>>.
    Found 1-bit register for signal <REG_0<8>>.
    Found 1-bit register for signal <REG_0<7>>.
    Found 1-bit register for signal <REG_0<6>>.
    Found 1-bit register for signal <REG_0<5>>.
    Found 1-bit register for signal <REG_0<4>>.
    Found 1-bit register for signal <REG_0<3>>.
    Found 1-bit register for signal <REG_0<2>>.
    Found 1-bit register for signal <REG_0<1>>.
    Found 1-bit register for signal <REG_0<0>>.
    Found 1-bit register for signal <REG_1<15>>.
    Found 1-bit register for signal <REG_1<14>>.
    Found 1-bit register for signal <REG_1<13>>.
    Found 1-bit register for signal <REG_1<12>>.
    Found 1-bit register for signal <REG_1<11>>.
    Found 1-bit register for signal <REG_1<10>>.
    Found 1-bit register for signal <REG_1<9>>.
    Found 1-bit register for signal <REG_1<8>>.
    Found 1-bit register for signal <REG_1<7>>.
    Found 1-bit register for signal <REG_1<6>>.
    Found 1-bit register for signal <REG_1<5>>.
    Found 1-bit register for signal <REG_1<4>>.
    Found 1-bit register for signal <REG_1<3>>.
    Found 1-bit register for signal <REG_1<2>>.
    Found 1-bit register for signal <REG_1<1>>.
    Found 1-bit register for signal <REG_1<0>>.
    Found 1-bit register for signal <REG_2<15>>.
    Found 1-bit register for signal <REG_2<14>>.
    Found 1-bit register for signal <REG_2<13>>.
    Found 1-bit register for signal <REG_2<12>>.
    Found 1-bit register for signal <REG_2<11>>.
    Found 1-bit register for signal <REG_2<10>>.
    Found 1-bit register for signal <REG_2<9>>.
    Found 1-bit register for signal <REG_2<8>>.
    Found 1-bit register for signal <REG_2<7>>.
    Found 1-bit register for signal <REG_2<6>>.
    Found 1-bit register for signal <REG_2<5>>.
    Found 1-bit register for signal <REG_2<4>>.
    Found 1-bit register for signal <REG_2<3>>.
    Found 1-bit register for signal <REG_2<2>>.
    Found 1-bit register for signal <REG_2<1>>.
    Found 1-bit register for signal <REG_2<0>>.
    Found 1-bit register for signal <REG_3<15>>.
    Found 1-bit register for signal <REG_3<14>>.
    Found 1-bit register for signal <REG_3<13>>.
    Found 1-bit register for signal <REG_3<12>>.
    Found 1-bit register for signal <REG_3<11>>.
    Found 1-bit register for signal <REG_3<10>>.
    Found 1-bit register for signal <REG_3<9>>.
    Found 1-bit register for signal <REG_3<8>>.
    Found 1-bit register for signal <REG_3<7>>.
    Found 1-bit register for signal <REG_3<6>>.
    Found 1-bit register for signal <REG_3<5>>.
    Found 1-bit register for signal <REG_3<4>>.
    Found 1-bit register for signal <REG_3<3>>.
    Found 1-bit register for signal <REG_3<2>>.
    Found 1-bit register for signal <REG_3<1>>.
    Found 1-bit register for signal <REG_3<0>>.
    Found 16-bit 4-to-1 multiplexer for signal <addr1[1]_REG[3][15]_wide_mux_9_OUT> created at line 59.
    Found 16-bit 4-to-1 multiplexer for signal <addr2[1]_REG[3][15]_wide_mux_17_OUT> created at line 65.
    Found 1-bit tristate buffer for signal <dataout1<15>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<14>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<13>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<12>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<11>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<10>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<9>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<8>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<7>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<6>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<5>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<4>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<3>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<2>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<1>> created at line 48
    Found 1-bit tristate buffer for signal <dataout1<0>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<15>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<14>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<13>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<12>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<11>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<10>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<9>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<8>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<7>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<6>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<5>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<4>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<3>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<2>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<1>> created at line 48
    Found 1-bit tristate buffer for signal <dataout2<0>> created at line 48
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Registers> synthesized.

Synthesizing Unit <Instruction_Decoder>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Instruction_Decoder.vhd".
WARNING:Xst:647 - Input <CMD<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMD<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x1-bit Read Only RAM for signal <PROGoutEn>
    Found 16x6-bit Read Only RAM for signal <_n0089>
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   8 Latch(s).
Unit <Instruction_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x6-bit single-port Read Only RAM                    : 1
 64x20-bit single-port Read Only RAM                   : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 6-bit adder                                           : 1
# Registers                                            : 67
 1-bit register                                        : 65
 20-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 15
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 36
 1-bit tristate buffer                                 : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ALUControl_4> (without init value) has a constant value of 0 in block <IntstructionDcoder1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUControl_3> (without init value) has a constant value of 1 in block <IntstructionDcoder1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmd_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_15> of sequential type is unconnected in block <CPU>.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
INFO:Xst:3231 - The small RAM <Mram_PROG> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Instruction_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_PROGoutEn> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CMD<19:17>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <PROGoutEn>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0089> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CMD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Instruction_Decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x6-bit single-port distributed Read Only RAM        : 1
 64x20-bit single-port distributed Read Only RAM       : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 17-bit adder carry in                                 : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 85
 Flip-Flops                                            : 85
# Multiplexers                                         : 14
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALUControl_4> (without init value) has a constant value of 0 in block <Instruction_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUControl_3> (without init value) has a constant value of 1 in block <Instruction_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_5> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_6> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_7> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_9> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_10> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_13> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_14> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_15> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    REG_3_0 in unit <Registers>
    REG_3_2 in unit <Registers>
    REG_3_3 in unit <Registers>
    REG_3_1 in unit <Registers>
    REG_3_4 in unit <Registers>
    REG_3_5 in unit <Registers>
    REG_3_6 in unit <Registers>
    REG_3_7 in unit <Registers>
    REG_3_9 in unit <Registers>
    REG_3_10 in unit <Registers>
    REG_3_8 in unit <Registers>
    REG_3_11 in unit <Registers>
    REG_3_12 in unit <Registers>
    REG_3_13 in unit <Registers>
    REG_3_14 in unit <Registers>
    REG_2_0 in unit <Registers>
    REG_2_1 in unit <Registers>
    REG_3_15 in unit <Registers>
    REG_2_3 in unit <Registers>
    REG_2_4 in unit <Registers>
    REG_2_2 in unit <Registers>
    REG_2_6 in unit <Registers>
    REG_2_7 in unit <Registers>
    REG_2_5 in unit <Registers>
    REG_2_8 in unit <Registers>
    REG_2_9 in unit <Registers>
    REG_2_10 in unit <Registers>
    REG_2_11 in unit <Registers>
    REG_2_13 in unit <Registers>
    REG_2_14 in unit <Registers>
    REG_2_12 in unit <Registers>
    REG_1_0 in unit <Registers>
    REG_1_1 in unit <Registers>
    REG_2_15 in unit <Registers>
    REG_1_3 in unit <Registers>
    REG_1_4 in unit <Registers>
    REG_1_2 in unit <Registers>
    REG_1_5 in unit <Registers>
    REG_1_6 in unit <Registers>
    REG_1_7 in unit <Registers>
    REG_1_8 in unit <Registers>
    REG_1_10 in unit <Registers>
    REG_1_11 in unit <Registers>
    REG_1_9 in unit <Registers>
    REG_1_13 in unit <Registers>
    REG_1_14 in unit <Registers>
    REG_1_12 in unit <Registers>
    REG_0_0 in unit <Registers>
    REG_0_1 in unit <Registers>
    REG_1_15 in unit <Registers>
    REG_0_2 in unit <Registers>
    REG_0_3 in unit <Registers>
    REG_0_4 in unit <Registers>
    REG_0_5 in unit <Registers>
    REG_0_7 in unit <Registers>
    REG_0_8 in unit <Registers>
    REG_0_6 in unit <Registers>
    REG_0_9 in unit <Registers>
    REG_0_10 in unit <Registers>
    REG_0_11 in unit <Registers>
    REG_0_12 in unit <Registers>
    REG_0_14 in unit <Registers>
    REG_0_15 in unit <Registers>
    REG_0_13 in unit <Registers>

WARNING:Xst:2040 - Unit CPU: 4 multi-source signals are replaced by logic (pull-up yes): A<0>, A<1>, A<2>, A<3>.
WARNING:Xst:2042 - Unit Registers: 32 internal tristates are replaced by logic (pull-up yes): dataout1<0>, dataout1<10>, dataout1<11>, dataout1<12>, dataout1<13>, dataout1<14>, dataout1<15>, dataout1<1>, dataout1<2>, dataout1<3>, dataout1<4>, dataout1<5>, dataout1<6>, dataout1<7>, dataout1<8>, dataout1<9>, dataout2<0>, dataout2<10>, dataout2<11>, dataout2<12>, dataout2<13>, dataout2<14>, dataout2<15>, dataout2<1>, dataout2<2>, dataout2<3>, dataout2<4>, dataout2<5>, dataout2<6>, dataout2<7>, dataout2<8>, dataout2<9>.

Optimizing unit <CPU> ...

Optimizing unit <AluFunctionBlock> ...

Optimizing unit <Instruction_Decoder> ...
WARNING:Xst:1710 - FF/Latch <IntstructionDcoder1/REGaddr1_1> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmd_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_12> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block CPU.
   You should achieve better results by setting this init to 1.
FlipFlop cmd_16 has been replicated 2 time(s)
FlipFlop cmd_17 has been replicated 2 time(s)
FlipFlop cmd_18 has been replicated 2 time(s)
FlipFlop cmd_19 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 360
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 66
#      LUT4                        : 10
#      LUT5                        : 137
#      LUT6                        : 112
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 221
#      FD                          : 1
#      FDC_1                       : 64
#      FDE                         : 6
#      FDP_1                       : 64
#      FDR                         : 17
#      LD                          : 5
#      LDC                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             221  out of  11440     1%  
 Number of Slice LUTs:                  326  out of   5720     5%  
    Number used as Logic:               326  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    486
   Number with an unused Flip Flop:     265  out of    486    54%  
   Number with an unused LUT:           160  out of    486    32%  
   Number of fully used LUT-FF pairs:    61  out of    486    12%  
   Number of unique control sets:       197

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    102     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)                    | Load  |
----------------------------------------------------------------------+------------------------------------------+-------+
CLK                                                                   | BUFGP                                    | 152   |
IntstructionDcoder1/Mram__n00891(IntstructionDcoder1/Mram__n0089111:O)| NONE(*)(IntstructionDcoder1/ALUControl_2)| 3     |
regwe(IntstructionDcoder1/Mram__n008942:O)                            | NONE(*)(IntstructionDcoder1/REGaddr2_0)  | 2     |
REGS/we_REG[3][15]_AND_153_o(REGS/we_REG[3][15]_AND_153_o1:O)         | NONE(*)(REGS/REG_3_0_LDC)                | 1     |
REGS/we_REG[3][15]_AND_149_o(REGS/we_REG[3][15]_AND_149_o1:O)         | NONE(*)(REGS/REG_3_2_LDC)                | 1     |
REGS/we_REG[3][15]_AND_147_o(REGS/we_REG[3][15]_AND_147_o1:O)         | NONE(*)(REGS/REG_3_3_LDC)                | 1     |
REGS/we_REG[3][15]_AND_151_o(REGS/we_REG[3][15]_AND_151_o1:O)         | NONE(*)(REGS/REG_3_1_LDC)                | 1     |
REGS/we_REG[3][15]_AND_145_o(REGS/we_REG[3][15]_AND_145_o1:O)         | NONE(*)(REGS/REG_3_4_LDC)                | 1     |
REGS/we_REG[3][15]_AND_143_o(REGS/we_REG[3][15]_AND_143_o1:O)         | NONE(*)(REGS/REG_3_5_LDC)                | 1     |
REGS/we_REG[3][15]_AND_141_o(REGS/we_REG[3][15]_AND_141_o1:O)         | NONE(*)(REGS/REG_3_6_LDC)                | 1     |
REGS/we_REG[3][15]_AND_139_o(REGS/we_REG[3][15]_AND_139_o1:O)         | NONE(*)(REGS/REG_3_7_LDC)                | 1     |
REGS/we_REG[3][15]_AND_135_o(REGS/we_REG[3][15]_AND_135_o1:O)         | NONE(*)(REGS/REG_3_9_LDC)                | 1     |
REGS/we_REG[3][15]_AND_133_o(REGS/we_REG[3][15]_AND_133_o1:O)         | NONE(*)(REGS/REG_3_10_LDC)               | 1     |
REGS/we_REG[3][15]_AND_137_o(REGS/we_REG[3][15]_AND_137_o1:O)         | NONE(*)(REGS/REG_3_8_LDC)                | 1     |
REGS/we_REG[3][15]_AND_131_o(REGS/we_REG[3][15]_AND_131_o1:O)         | NONE(*)(REGS/REG_3_11_LDC)               | 1     |
REGS/we_REG[3][15]_AND_129_o(REGS/we_REG[3][15]_AND_129_o1:O)         | NONE(*)(REGS/REG_3_12_LDC)               | 1     |
REGS/we_REG[3][15]_AND_127_o(REGS/we_REG[3][15]_AND_127_o1:O)         | NONE(*)(REGS/REG_3_13_LDC)               | 1     |
REGS/we_REG[3][15]_AND_125_o(REGS/we_REG[3][15]_AND_125_o1:O)         | NONE(*)(REGS/REG_3_14_LDC)               | 1     |
REGS/we_REG[2][15]_AND_121_o(REGS/we_REG[2][15]_AND_121_o1:O)         | NONE(*)(REGS/REG_2_0_LDC)                | 1     |
REGS/we_REG[2][15]_AND_119_o(REGS/we_REG[2][15]_AND_119_o1:O)         | NONE(*)(REGS/REG_2_1_LDC)                | 1     |
REGS/we_REG[3][15]_AND_123_o(REGS/we_REG[3][15]_AND_123_o1:O)         | NONE(*)(REGS/REG_3_15_LDC)               | 1     |
REGS/we_REG[2][15]_AND_115_o(REGS/we_REG[2][15]_AND_115_o1:O)         | NONE(*)(REGS/REG_2_3_LDC)                | 1     |
REGS/we_REG[2][15]_AND_113_o(REGS/we_REG[2][15]_AND_113_o1:O)         | NONE(*)(REGS/REG_2_4_LDC)                | 1     |
REGS/we_REG[2][15]_AND_117_o(REGS/we_REG[2][15]_AND_117_o1:O)         | NONE(*)(REGS/REG_2_2_LDC)                | 1     |
REGS/we_REG[2][15]_AND_109_o(REGS/we_REG[2][15]_AND_109_o1:O)         | NONE(*)(REGS/REG_2_6_LDC)                | 1     |
REGS/we_REG[2][15]_AND_107_o(REGS/we_REG[2][15]_AND_107_o1:O)         | NONE(*)(REGS/REG_2_7_LDC)                | 1     |
REGS/we_REG[2][15]_AND_111_o(REGS/we_REG[2][15]_AND_111_o1:O)         | NONE(*)(REGS/REG_2_5_LDC)                | 1     |
REGS/we_REG[2][15]_AND_105_o(REGS/we_REG[2][15]_AND_105_o1:O)         | NONE(*)(REGS/REG_2_8_LDC)                | 1     |
REGS/we_REG[2][15]_AND_103_o(REGS/we_REG[2][15]_AND_103_o1:O)         | NONE(*)(REGS/REG_2_9_LDC)                | 1     |
REGS/we_REG[2][15]_AND_101_o(REGS/we_REG[2][15]_AND_101_o1:O)         | NONE(*)(REGS/REG_2_10_LDC)               | 1     |
REGS/we_REG[2][15]_AND_99_o(REGS/we_REG[2][15]_AND_99_o1:O)           | NONE(*)(REGS/REG_2_11_LDC)               | 1     |
REGS/we_REG[2][15]_AND_95_o(REGS/we_REG[2][15]_AND_95_o1:O)           | NONE(*)(REGS/REG_2_13_LDC)               | 1     |
REGS/we_REG[2][15]_AND_93_o(REGS/we_REG[2][15]_AND_93_o1:O)           | NONE(*)(REGS/REG_2_14_LDC)               | 1     |
REGS/we_REG[2][15]_AND_97_o(REGS/we_REG[2][15]_AND_97_o1:O)           | NONE(*)(REGS/REG_2_12_LDC)               | 1     |
REGS/we_REG[1][15]_AND_89_o(REGS/we_REG[1][15]_AND_89_o1:O)           | NONE(*)(REGS/REG_1_0_LDC)                | 1     |
REGS/we_REG[1][15]_AND_87_o(REGS/we_REG[1][15]_AND_87_o1:O)           | NONE(*)(REGS/REG_1_1_LDC)                | 1     |
REGS/we_REG[2][15]_AND_91_o(REGS/we_REG[2][15]_AND_91_o1:O)           | NONE(*)(REGS/REG_2_15_LDC)               | 1     |
REGS/we_REG[1][15]_AND_83_o(REGS/we_REG[1][15]_AND_83_o1:O)           | NONE(*)(REGS/REG_1_3_LDC)                | 1     |
REGS/we_REG[1][15]_AND_81_o(REGS/we_REG[1][15]_AND_81_o1:O)           | NONE(*)(REGS/REG_1_4_LDC)                | 1     |
REGS/we_REG[1][15]_AND_85_o(REGS/we_REG[1][15]_AND_85_o1:O)           | NONE(*)(REGS/REG_1_2_LDC)                | 1     |
REGS/we_REG[1][15]_AND_79_o(REGS/we_REG[1][15]_AND_79_o1:O)           | NONE(*)(REGS/REG_1_5_LDC)                | 1     |
REGS/we_REG[1][15]_AND_77_o(REGS/we_REG[1][15]_AND_77_o1:O)           | NONE(*)(REGS/REG_1_6_LDC)                | 1     |
REGS/we_REG[1][15]_AND_75_o(REGS/we_REG[1][15]_AND_75_o1:O)           | NONE(*)(REGS/REG_1_7_LDC)                | 1     |
REGS/we_REG[1][15]_AND_73_o(REGS/we_REG[1][15]_AND_73_o1:O)           | NONE(*)(REGS/REG_1_8_LDC)                | 1     |
REGS/we_REG[1][15]_AND_69_o(REGS/we_REG[1][15]_AND_69_o1:O)           | NONE(*)(REGS/REG_1_10_LDC)               | 1     |
REGS/we_REG[1][15]_AND_67_o(REGS/we_REG[1][15]_AND_67_o1:O)           | NONE(*)(REGS/REG_1_11_LDC)               | 1     |
REGS/we_REG[1][15]_AND_71_o(REGS/we_REG[1][15]_AND_71_o1:O)           | NONE(*)(REGS/REG_1_9_LDC)                | 1     |
REGS/we_REG[1][15]_AND_63_o(REGS/we_REG[1][15]_AND_63_o1:O)           | NONE(*)(REGS/REG_1_13_LDC)               | 1     |
REGS/we_REG[1][15]_AND_61_o(REGS/we_REG[1][15]_AND_61_o1:O)           | NONE(*)(REGS/REG_1_14_LDC)               | 1     |
REGS/we_REG[1][15]_AND_65_o(REGS/we_REG[1][15]_AND_65_o1:O)           | NONE(*)(REGS/REG_1_12_LDC)               | 1     |
REGS/we_REG[0][15]_AND_57_o(REGS/we_REG[0][15]_AND_57_o1:O)           | NONE(*)(REGS/REG_0_0_LDC)                | 1     |
REGS/we_REG[0][15]_AND_55_o(REGS/we_REG[0][15]_AND_55_o1:O)           | NONE(*)(REGS/REG_0_1_LDC)                | 1     |
REGS/we_REG[1][15]_AND_59_o(REGS/we_REG[1][15]_AND_59_o1:O)           | NONE(*)(REGS/REG_1_15_LDC)               | 1     |
REGS/we_REG[0][15]_AND_53_o(REGS/we_REG[0][15]_AND_53_o1:O)           | NONE(*)(REGS/REG_0_2_LDC)                | 1     |
REGS/we_REG[0][15]_AND_51_o(REGS/we_REG[0][15]_AND_51_o1:O)           | NONE(*)(REGS/REG_0_3_LDC)                | 1     |
REGS/we_REG[0][15]_AND_49_o(REGS/we_REG[0][15]_AND_49_o1:O)           | NONE(*)(REGS/REG_0_4_LDC)                | 1     |
REGS/we_REG[0][15]_AND_47_o(REGS/we_REG[0][15]_AND_47_o1:O)           | NONE(*)(REGS/REG_0_5_LDC)                | 1     |
REGS/we_REG[0][15]_AND_43_o(REGS/we_REG[0][15]_AND_43_o1:O)           | NONE(*)(REGS/REG_0_7_LDC)                | 1     |
REGS/we_REG[0][15]_AND_41_o(REGS/we_REG[0][15]_AND_41_o1:O)           | NONE(*)(REGS/REG_0_8_LDC)                | 1     |
REGS/we_REG[0][15]_AND_45_o(REGS/we_REG[0][15]_AND_45_o1:O)           | NONE(*)(REGS/REG_0_6_LDC)                | 1     |
REGS/we_REG[0][15]_AND_39_o(REGS/we_REG[0][15]_AND_39_o1:O)           | NONE(*)(REGS/REG_0_9_LDC)                | 1     |
REGS/we_REG[0][15]_AND_37_o(REGS/we_REG[0][15]_AND_37_o1:O)           | NONE(*)(REGS/REG_0_10_LDC)               | 1     |
REGS/we_REG[0][15]_AND_35_o(REGS/we_REG[0][15]_AND_35_o1:O)           | NONE(*)(REGS/REG_0_11_LDC)               | 1     |
REGS/we_REG[0][15]_AND_33_o(REGS/we_REG[0][15]_AND_33_o1:O)           | NONE(*)(REGS/REG_0_12_LDC)               | 1     |
REGS/we_REG[0][15]_AND_29_o(REGS/we_REG[0][15]_AND_29_o1:O)           | NONE(*)(REGS/REG_0_14_LDC)               | 1     |
REGS/we_REG[0][15]_AND_27_o(REGS/we_REG[0][15]_AND_27_o1:O)           | NONE(*)(REGS/REG_0_15_LDC)               | 1     |
REGS/we_REG[0][15]_AND_31_o(REGS/we_REG[0][15]_AND_31_o1:O)           | NONE(*)(REGS/REG_0_13_LDC)               | 1     |
----------------------------------------------------------------------+------------------------------------------+-------+
(*) These 66 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.157ns (Maximum Frequency: 89.630MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.930ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.157ns (frequency: 89.630MHz)
  Total number of paths / destination ports: 17408 / 302
-------------------------------------------------------------------------
Delay:               5.579ns (Levels of Logic = 19)
  Source:            cmd_17_2 (FF)
  Destination:       REGS/REG_1_15_C_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: cmd_17_2 to REGS/REG_1_15_C_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.994  cmd_17_2 (cmd_17_2)
     LUT3:I0->O           11   0.235   1.039  IntstructionDcoder1/Mram__n0089411 (progOutEN)
     LUT6:I5->O            3   0.254   0.765  ALU1/AOUT<0>1 (ALU1/AOUT<0>)
     MUXCY:DI->O           1   0.181   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     XORCY:CI->O           2   0.206   0.726  ALU1/Func1/Madd_tmp_Madd_xor<15> (ALU1/Func1/tmp<15>)
     LUT6:I5->O            2   0.254   0.000  REGS/Mmux_REG[0][15]_datain[15]_mux_4_OUT71 (REGS/REG[0][15]_datain[15]_mux_4_OUT<15>)
     FDC_1:D                   0.074          REGS/REG_0_15_C_15
    ----------------------------------------
    Total                      5.579ns (2.055ns logic, 3.524ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_153_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_0_LDC (LATCH)
  Destination:       REGS/REG_3_0_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_153_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_153_o falling

  Data Path: REGS/REG_3_0_LDC to REGS/REG_3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_0_LDC (REGS/REG_3_0_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_01 (REGS/REG_3_0)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_154_o1 (REGS/we_REG[3][15]_AND_154_o)
     LDC:CLR                   0.459          REGS/REG_3_0_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_149_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_2_LDC (LATCH)
  Destination:       REGS/REG_3_2_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_149_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_149_o falling

  Data Path: REGS/REG_3_2_LDC to REGS/REG_3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_2_LDC (REGS/REG_3_2_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_21 (REGS/REG_3_2)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_150_o1 (REGS/we_REG[3][15]_AND_150_o)
     LDC:CLR                   0.459          REGS/REG_3_2_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_147_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_3_LDC (LATCH)
  Destination:       REGS/REG_3_3_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_147_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_147_o falling

  Data Path: REGS/REG_3_3_LDC to REGS/REG_3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_3_LDC (REGS/REG_3_3_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_31 (REGS/REG_3_3)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_148_o1 (REGS/we_REG[3][15]_AND_148_o)
     LDC:CLR                   0.459          REGS/REG_3_3_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_151_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_1_LDC (LATCH)
  Destination:       REGS/REG_3_1_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_151_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_151_o falling

  Data Path: REGS/REG_3_1_LDC to REGS/REG_3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_1_LDC (REGS/REG_3_1_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_16 (REGS/REG_3_1)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_152_o1 (REGS/we_REG[3][15]_AND_152_o)
     LDC:CLR                   0.459          REGS/REG_3_1_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_145_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_4_LDC (LATCH)
  Destination:       REGS/REG_3_4_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_145_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_145_o falling

  Data Path: REGS/REG_3_4_LDC to REGS/REG_3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_4_LDC (REGS/REG_3_4_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_41 (REGS/REG_3_4)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_146_o1 (REGS/we_REG[3][15]_AND_146_o)
     LDC:CLR                   0.459          REGS/REG_3_4_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_143_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_5_LDC (LATCH)
  Destination:       REGS/REG_3_5_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_143_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_143_o falling

  Data Path: REGS/REG_3_5_LDC to REGS/REG_3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_5_LDC (REGS/REG_3_5_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_51 (REGS/REG_3_5)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_144_o1 (REGS/we_REG[3][15]_AND_144_o)
     LDC:CLR                   0.459          REGS/REG_3_5_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_141_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_6_LDC (LATCH)
  Destination:       REGS/REG_3_6_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_141_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_141_o falling

  Data Path: REGS/REG_3_6_LDC to REGS/REG_3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_6_LDC (REGS/REG_3_6_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_61 (REGS/REG_3_6)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_142_o1 (REGS/we_REG[3][15]_AND_142_o)
     LDC:CLR                   0.459          REGS/REG_3_6_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_139_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_7_LDC (LATCH)
  Destination:       REGS/REG_3_7_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_139_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_139_o falling

  Data Path: REGS/REG_3_7_LDC to REGS/REG_3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_7_LDC (REGS/REG_3_7_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_71 (REGS/REG_3_7)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_140_o1 (REGS/we_REG[3][15]_AND_140_o)
     LDC:CLR                   0.459          REGS/REG_3_7_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_135_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_9_LDC (LATCH)
  Destination:       REGS/REG_3_9_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_135_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_135_o falling

  Data Path: REGS/REG_3_9_LDC to REGS/REG_3_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_9_LDC (REGS/REG_3_9_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_91 (REGS/REG_3_9)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_136_o1 (REGS/we_REG[3][15]_AND_136_o)
     LDC:CLR                   0.459          REGS/REG_3_9_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_133_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_10_LDC (LATCH)
  Destination:       REGS/REG_3_10_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_133_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_133_o falling

  Data Path: REGS/REG_3_10_LDC to REGS/REG_3_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_10_LDC (REGS/REG_3_10_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_101 (REGS/REG_3_10)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_134_o1 (REGS/we_REG[3][15]_AND_134_o)
     LDC:CLR                   0.459          REGS/REG_3_10_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_137_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_8_LDC (LATCH)
  Destination:       REGS/REG_3_8_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_137_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_137_o falling

  Data Path: REGS/REG_3_8_LDC to REGS/REG_3_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_8_LDC (REGS/REG_3_8_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_81 (REGS/REG_3_8)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_138_o1 (REGS/we_REG[3][15]_AND_138_o)
     LDC:CLR                   0.459          REGS/REG_3_8_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_131_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_11_LDC (LATCH)
  Destination:       REGS/REG_3_11_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_131_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_131_o falling

  Data Path: REGS/REG_3_11_LDC to REGS/REG_3_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_11_LDC (REGS/REG_3_11_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_111 (REGS/REG_3_11)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_132_o1 (REGS/we_REG[3][15]_AND_132_o)
     LDC:CLR                   0.459          REGS/REG_3_11_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_129_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_12_LDC (LATCH)
  Destination:       REGS/REG_3_12_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_129_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_129_o falling

  Data Path: REGS/REG_3_12_LDC to REGS/REG_3_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_12_LDC (REGS/REG_3_12_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_121 (REGS/REG_3_12)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_130_o1 (REGS/we_REG[3][15]_AND_130_o)
     LDC:CLR                   0.459          REGS/REG_3_12_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_127_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_13_LDC (LATCH)
  Destination:       REGS/REG_3_13_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_127_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_127_o falling

  Data Path: REGS/REG_3_13_LDC to REGS/REG_3_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_13_LDC (REGS/REG_3_13_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_131 (REGS/REG_3_13)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_128_o1 (REGS/we_REG[3][15]_AND_128_o)
     LDC:CLR                   0.459          REGS/REG_3_13_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_125_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_14_LDC (LATCH)
  Destination:       REGS/REG_3_14_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_125_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_125_o falling

  Data Path: REGS/REG_3_14_LDC to REGS/REG_3_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_14_LDC (REGS/REG_3_14_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_141 (REGS/REG_3_14)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_126_o1 (REGS/we_REG[3][15]_AND_126_o)
     LDC:CLR                   0.459          REGS/REG_3_14_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_121_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_0_LDC (LATCH)
  Destination:       REGS/REG_2_0_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_121_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_121_o falling

  Data Path: REGS/REG_2_0_LDC to REGS/REG_2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_0_LDC (REGS/REG_2_0_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_01 (REGS/REG_2_0)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_122_o1 (REGS/we_REG[2][15]_AND_122_o)
     LDC:CLR                   0.459          REGS/REG_2_0_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_119_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_1_LDC (LATCH)
  Destination:       REGS/REG_2_1_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_119_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_119_o falling

  Data Path: REGS/REG_2_1_LDC to REGS/REG_2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_1_LDC (REGS/REG_2_1_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_16 (REGS/REG_2_1)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_120_o1 (REGS/we_REG[2][15]_AND_120_o)
     LDC:CLR                   0.459          REGS/REG_2_1_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[3][15]_AND_123_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_3_15_LDC (LATCH)
  Destination:       REGS/REG_3_15_LDC (LATCH)
  Source Clock:      REGS/we_REG[3][15]_AND_123_o falling
  Destination Clock: REGS/we_REG[3][15]_AND_123_o falling

  Data Path: REGS/REG_3_15_LDC to REGS/REG_3_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_15_LDC (REGS/REG_3_15_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_3_151 (REGS/REG_3_15)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[3][15]_AND_124_o1 (REGS/we_REG[3][15]_AND_124_o)
     LDC:CLR                   0.459          REGS/REG_3_15_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_115_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_3_LDC (LATCH)
  Destination:       REGS/REG_2_3_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_115_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_115_o falling

  Data Path: REGS/REG_2_3_LDC to REGS/REG_2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_3_LDC (REGS/REG_2_3_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_31 (REGS/REG_2_3)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_116_o1 (REGS/we_REG[2][15]_AND_116_o)
     LDC:CLR                   0.459          REGS/REG_2_3_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_113_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_4_LDC (LATCH)
  Destination:       REGS/REG_2_4_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_113_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_113_o falling

  Data Path: REGS/REG_2_4_LDC to REGS/REG_2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_4_LDC (REGS/REG_2_4_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_41 (REGS/REG_2_4)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_114_o1 (REGS/we_REG[2][15]_AND_114_o)
     LDC:CLR                   0.459          REGS/REG_2_4_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_117_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_2_LDC (LATCH)
  Destination:       REGS/REG_2_2_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_117_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_117_o falling

  Data Path: REGS/REG_2_2_LDC to REGS/REG_2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_2_LDC (REGS/REG_2_2_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_21 (REGS/REG_2_2)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_118_o1 (REGS/we_REG[2][15]_AND_118_o)
     LDC:CLR                   0.459          REGS/REG_2_2_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_109_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_6_LDC (LATCH)
  Destination:       REGS/REG_2_6_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_109_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_109_o falling

  Data Path: REGS/REG_2_6_LDC to REGS/REG_2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_6_LDC (REGS/REG_2_6_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_61 (REGS/REG_2_6)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_110_o1 (REGS/we_REG[2][15]_AND_110_o)
     LDC:CLR                   0.459          REGS/REG_2_6_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_107_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_7_LDC (LATCH)
  Destination:       REGS/REG_2_7_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_107_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_107_o falling

  Data Path: REGS/REG_2_7_LDC to REGS/REG_2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_7_LDC (REGS/REG_2_7_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_71 (REGS/REG_2_7)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_108_o1 (REGS/we_REG[2][15]_AND_108_o)
     LDC:CLR                   0.459          REGS/REG_2_7_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_111_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_5_LDC (LATCH)
  Destination:       REGS/REG_2_5_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_111_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_111_o falling

  Data Path: REGS/REG_2_5_LDC to REGS/REG_2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_5_LDC (REGS/REG_2_5_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_51 (REGS/REG_2_5)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_112_o1 (REGS/we_REG[2][15]_AND_112_o)
     LDC:CLR                   0.459          REGS/REG_2_5_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_105_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_8_LDC (LATCH)
  Destination:       REGS/REG_2_8_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_105_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_105_o falling

  Data Path: REGS/REG_2_8_LDC to REGS/REG_2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_8_LDC (REGS/REG_2_8_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_81 (REGS/REG_2_8)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_106_o1 (REGS/we_REG[2][15]_AND_106_o)
     LDC:CLR                   0.459          REGS/REG_2_8_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_103_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_9_LDC (LATCH)
  Destination:       REGS/REG_2_9_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_103_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_103_o falling

  Data Path: REGS/REG_2_9_LDC to REGS/REG_2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_9_LDC (REGS/REG_2_9_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_91 (REGS/REG_2_9)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_104_o1 (REGS/we_REG[2][15]_AND_104_o)
     LDC:CLR                   0.459          REGS/REG_2_9_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_101_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_10_LDC (LATCH)
  Destination:       REGS/REG_2_10_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_101_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_101_o falling

  Data Path: REGS/REG_2_10_LDC to REGS/REG_2_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_10_LDC (REGS/REG_2_10_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_101 (REGS/REG_2_10)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_102_o1 (REGS/we_REG[2][15]_AND_102_o)
     LDC:CLR                   0.459          REGS/REG_2_10_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_99_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_11_LDC (LATCH)
  Destination:       REGS/REG_2_11_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_99_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_99_o falling

  Data Path: REGS/REG_2_11_LDC to REGS/REG_2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_11_LDC (REGS/REG_2_11_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_111 (REGS/REG_2_11)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_100_o1 (REGS/we_REG[2][15]_AND_100_o)
     LDC:CLR                   0.459          REGS/REG_2_11_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_95_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_13_LDC (LATCH)
  Destination:       REGS/REG_2_13_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_95_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_95_o falling

  Data Path: REGS/REG_2_13_LDC to REGS/REG_2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_13_LDC (REGS/REG_2_13_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_131 (REGS/REG_2_13)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_96_o1 (REGS/we_REG[2][15]_AND_96_o)
     LDC:CLR                   0.459          REGS/REG_2_13_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_93_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_14_LDC (LATCH)
  Destination:       REGS/REG_2_14_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_93_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_93_o falling

  Data Path: REGS/REG_2_14_LDC to REGS/REG_2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_14_LDC (REGS/REG_2_14_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_141 (REGS/REG_2_14)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_94_o1 (REGS/we_REG[2][15]_AND_94_o)
     LDC:CLR                   0.459          REGS/REG_2_14_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_97_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_12_LDC (LATCH)
  Destination:       REGS/REG_2_12_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_97_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_97_o falling

  Data Path: REGS/REG_2_12_LDC to REGS/REG_2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_12_LDC (REGS/REG_2_12_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_121 (REGS/REG_2_12)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_98_o1 (REGS/we_REG[2][15]_AND_98_o)
     LDC:CLR                   0.459          REGS/REG_2_12_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_89_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_0_LDC (LATCH)
  Destination:       REGS/REG_1_0_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_89_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_89_o falling

  Data Path: REGS/REG_1_0_LDC to REGS/REG_1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_0_LDC (REGS/REG_1_0_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_01 (REGS/REG_1_0)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_90_o1 (REGS/we_REG[1][15]_AND_90_o)
     LDC:CLR                   0.459          REGS/REG_1_0_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_87_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_1_LDC (LATCH)
  Destination:       REGS/REG_1_1_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_87_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_87_o falling

  Data Path: REGS/REG_1_1_LDC to REGS/REG_1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_1_LDC (REGS/REG_1_1_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_16 (REGS/REG_1_1)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_88_o1 (REGS/we_REG[1][15]_AND_88_o)
     LDC:CLR                   0.459          REGS/REG_1_1_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[2][15]_AND_91_o'
  Clock period: 4.435ns (frequency: 225.479MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.435ns (Levels of Logic = 2)
  Source:            REGS/REG_2_15_LDC (LATCH)
  Destination:       REGS/REG_2_15_LDC (LATCH)
  Source Clock:      REGS/we_REG[2][15]_AND_91_o falling
  Destination Clock: REGS/we_REG[2][15]_AND_91_o falling

  Data Path: REGS/REG_2_15_LDC to REGS/REG_2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_15_LDC (REGS/REG_2_15_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_151 (REGS/REG_2_15)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[2][15]_AND_92_o1 (REGS/we_REG[2][15]_AND_92_o)
     LDC:CLR                   0.459          REGS/REG_2_15_LDC
    ----------------------------------------
    Total                      4.435ns (1.529ns logic, 2.906ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_83_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_3_LDC (LATCH)
  Destination:       REGS/REG_1_3_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_83_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_83_o falling

  Data Path: REGS/REG_1_3_LDC to REGS/REG_1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_3_LDC (REGS/REG_1_3_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_31 (REGS/REG_1_3)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_84_o1 (REGS/we_REG[1][15]_AND_84_o)
     LDC:CLR                   0.459          REGS/REG_1_3_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_81_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_4_LDC (LATCH)
  Destination:       REGS/REG_1_4_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_81_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_81_o falling

  Data Path: REGS/REG_1_4_LDC to REGS/REG_1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_4_LDC (REGS/REG_1_4_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_41 (REGS/REG_1_4)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_82_o1 (REGS/we_REG[1][15]_AND_82_o)
     LDC:CLR                   0.459          REGS/REG_1_4_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_85_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_2_LDC (LATCH)
  Destination:       REGS/REG_1_2_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_85_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_85_o falling

  Data Path: REGS/REG_1_2_LDC to REGS/REG_1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_2_LDC (REGS/REG_1_2_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_21 (REGS/REG_1_2)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_86_o1 (REGS/we_REG[1][15]_AND_86_o)
     LDC:CLR                   0.459          REGS/REG_1_2_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_79_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_5_LDC (LATCH)
  Destination:       REGS/REG_1_5_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_79_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_79_o falling

  Data Path: REGS/REG_1_5_LDC to REGS/REG_1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_5_LDC (REGS/REG_1_5_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_51 (REGS/REG_1_5)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_80_o1 (REGS/we_REG[1][15]_AND_80_o)
     LDC:CLR                   0.459          REGS/REG_1_5_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_77_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_1_6_LDC (LATCH)
  Destination:       REGS/REG_1_6_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_77_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_77_o falling

  Data Path: REGS/REG_1_6_LDC to REGS/REG_1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_1_6_LDC (REGS/REG_1_6_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_1_61 (REGS/REG_1_6)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_78_o1 (REGS/we_REG[1][15]_AND_78_o)
     LDC:CLR                   0.459          REGS/REG_1_6_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_75_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_7_LDC (LATCH)
  Destination:       REGS/REG_1_7_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_75_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_75_o falling

  Data Path: REGS/REG_1_7_LDC to REGS/REG_1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_7_LDC (REGS/REG_1_7_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_71 (REGS/REG_1_7)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_76_o1 (REGS/we_REG[1][15]_AND_76_o)
     LDC:CLR                   0.459          REGS/REG_1_7_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_73_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_8_LDC (LATCH)
  Destination:       REGS/REG_1_8_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_73_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_73_o falling

  Data Path: REGS/REG_1_8_LDC to REGS/REG_1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_8_LDC (REGS/REG_1_8_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_81 (REGS/REG_1_8)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_74_o1 (REGS/we_REG[1][15]_AND_74_o)
     LDC:CLR                   0.459          REGS/REG_1_8_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_69_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_10_LDC (LATCH)
  Destination:       REGS/REG_1_10_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_69_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_69_o falling

  Data Path: REGS/REG_1_10_LDC to REGS/REG_1_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_10_LDC (REGS/REG_1_10_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_101 (REGS/REG_1_10)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_70_o1 (REGS/we_REG[1][15]_AND_70_o)
     LDC:CLR                   0.459          REGS/REG_1_10_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_67_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_11_LDC (LATCH)
  Destination:       REGS/REG_1_11_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_67_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_67_o falling

  Data Path: REGS/REG_1_11_LDC to REGS/REG_1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_11_LDC (REGS/REG_1_11_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_111 (REGS/REG_1_11)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_68_o1 (REGS/we_REG[1][15]_AND_68_o)
     LDC:CLR                   0.459          REGS/REG_1_11_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_71_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_9_LDC (LATCH)
  Destination:       REGS/REG_1_9_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_71_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_71_o falling

  Data Path: REGS/REG_1_9_LDC to REGS/REG_1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_9_LDC (REGS/REG_1_9_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_91 (REGS/REG_1_9)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_72_o1 (REGS/we_REG[1][15]_AND_72_o)
     LDC:CLR                   0.459          REGS/REG_1_9_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_63_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_13_LDC (LATCH)
  Destination:       REGS/REG_1_13_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_63_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_63_o falling

  Data Path: REGS/REG_1_13_LDC to REGS/REG_1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_13_LDC (REGS/REG_1_13_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_131 (REGS/REG_1_13)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_64_o1 (REGS/we_REG[1][15]_AND_64_o)
     LDC:CLR                   0.459          REGS/REG_1_13_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_61_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_14_LDC (LATCH)
  Destination:       REGS/REG_1_14_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_61_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_61_o falling

  Data Path: REGS/REG_1_14_LDC to REGS/REG_1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_14_LDC (REGS/REG_1_14_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_141 (REGS/REG_1_14)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_62_o1 (REGS/we_REG[1][15]_AND_62_o)
     LDC:CLR                   0.459          REGS/REG_1_14_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_65_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_12_LDC (LATCH)
  Destination:       REGS/REG_1_12_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_65_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_65_o falling

  Data Path: REGS/REG_1_12_LDC to REGS/REG_1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_12_LDC (REGS/REG_1_12_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_121 (REGS/REG_1_12)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_66_o1 (REGS/we_REG[1][15]_AND_66_o)
     LDC:CLR                   0.459          REGS/REG_1_12_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_57_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_0_LDC (LATCH)
  Destination:       REGS/REG_0_0_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_57_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_57_o falling

  Data Path: REGS/REG_0_0_LDC to REGS/REG_0_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_0_LDC (REGS/REG_0_0_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_01 (REGS/REG_0_0)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_58_o1 (REGS/we_REG[0][15]_AND_58_o)
     LDC:CLR                   0.459          REGS/REG_0_0_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_55_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_1_LDC (LATCH)
  Destination:       REGS/REG_0_1_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_55_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_55_o falling

  Data Path: REGS/REG_0_1_LDC to REGS/REG_0_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_1_LDC (REGS/REG_0_1_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_16 (REGS/REG_0_1)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_56_o1 (REGS/we_REG[0][15]_AND_56_o)
     LDC:CLR                   0.459          REGS/REG_0_1_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[1][15]_AND_59_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_1_15_LDC (LATCH)
  Destination:       REGS/REG_1_15_LDC (LATCH)
  Source Clock:      REGS/we_REG[1][15]_AND_59_o falling
  Destination Clock: REGS/we_REG[1][15]_AND_59_o falling

  Data Path: REGS/REG_1_15_LDC to REGS/REG_1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_15_LDC (REGS/REG_1_15_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_1_151 (REGS/REG_1_15)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[1][15]_AND_60_o1 (REGS/we_REG[1][15]_AND_60_o)
     LDC:CLR                   0.459          REGS/REG_1_15_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_53_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_2_LDC (LATCH)
  Destination:       REGS/REG_0_2_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_53_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_53_o falling

  Data Path: REGS/REG_0_2_LDC to REGS/REG_0_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_2_LDC (REGS/REG_0_2_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_21 (REGS/REG_0_2)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_54_o1 (REGS/we_REG[0][15]_AND_54_o)
     LDC:CLR                   0.459          REGS/REG_0_2_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_51_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_3_LDC (LATCH)
  Destination:       REGS/REG_0_3_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_51_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_51_o falling

  Data Path: REGS/REG_0_3_LDC to REGS/REG_0_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_3_LDC (REGS/REG_0_3_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_31 (REGS/REG_0_3)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_52_o1 (REGS/we_REG[0][15]_AND_52_o)
     LDC:CLR                   0.459          REGS/REG_0_3_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_49_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_4_LDC (LATCH)
  Destination:       REGS/REG_0_4_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_49_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_49_o falling

  Data Path: REGS/REG_0_4_LDC to REGS/REG_0_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_4_LDC (REGS/REG_0_4_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_41 (REGS/REG_0_4)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_50_o1 (REGS/we_REG[0][15]_AND_50_o)
     LDC:CLR                   0.459          REGS/REG_0_4_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_47_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_5_LDC (LATCH)
  Destination:       REGS/REG_0_5_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_47_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_47_o falling

  Data Path: REGS/REG_0_5_LDC to REGS/REG_0_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_5_LDC (REGS/REG_0_5_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_51 (REGS/REG_0_5)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_48_o1 (REGS/we_REG[0][15]_AND_48_o)
     LDC:CLR                   0.459          REGS/REG_0_5_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_43_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_7_LDC (LATCH)
  Destination:       REGS/REG_0_7_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_43_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_43_o falling

  Data Path: REGS/REG_0_7_LDC to REGS/REG_0_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_7_LDC (REGS/REG_0_7_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_71 (REGS/REG_0_7)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_44_o1 (REGS/we_REG[0][15]_AND_44_o)
     LDC:CLR                   0.459          REGS/REG_0_7_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_41_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_8_LDC (LATCH)
  Destination:       REGS/REG_0_8_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_41_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_41_o falling

  Data Path: REGS/REG_0_8_LDC to REGS/REG_0_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_8_LDC (REGS/REG_0_8_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_81 (REGS/REG_0_8)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_42_o1 (REGS/we_REG[0][15]_AND_42_o)
     LDC:CLR                   0.459          REGS/REG_0_8_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_45_o'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            REGS/REG_0_6_LDC (LATCH)
  Destination:       REGS/REG_0_6_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_45_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_45_o falling

  Data Path: REGS/REG_0_6_LDC to REGS/REG_0_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_0_6_LDC (REGS/REG_0_6_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_0_61 (REGS/REG_0_6)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_46_o1 (REGS/we_REG[0][15]_AND_46_o)
     LDC:CLR                   0.459          REGS/REG_0_6_LDC
    ----------------------------------------
    Total                      4.479ns (1.529ns logic, 2.950ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_39_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_9_LDC (LATCH)
  Destination:       REGS/REG_0_9_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_39_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_39_o falling

  Data Path: REGS/REG_0_9_LDC to REGS/REG_0_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_9_LDC (REGS/REG_0_9_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_91 (REGS/REG_0_9)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_40_o1 (REGS/we_REG[0][15]_AND_40_o)
     LDC:CLR                   0.459          REGS/REG_0_9_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_37_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_10_LDC (LATCH)
  Destination:       REGS/REG_0_10_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_37_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_37_o falling

  Data Path: REGS/REG_0_10_LDC to REGS/REG_0_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_10_LDC (REGS/REG_0_10_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_101 (REGS/REG_0_10)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_38_o1 (REGS/we_REG[0][15]_AND_38_o)
     LDC:CLR                   0.459          REGS/REG_0_10_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_35_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_11_LDC (LATCH)
  Destination:       REGS/REG_0_11_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_35_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_35_o falling

  Data Path: REGS/REG_0_11_LDC to REGS/REG_0_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_11_LDC (REGS/REG_0_11_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_111 (REGS/REG_0_11)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_36_o1 (REGS/we_REG[0][15]_AND_36_o)
     LDC:CLR                   0.459          REGS/REG_0_11_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_33_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_12_LDC (LATCH)
  Destination:       REGS/REG_0_12_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_33_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_33_o falling

  Data Path: REGS/REG_0_12_LDC to REGS/REG_0_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_12_LDC (REGS/REG_0_12_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_121 (REGS/REG_0_12)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_34_o1 (REGS/we_REG[0][15]_AND_34_o)
     LDC:CLR                   0.459          REGS/REG_0_12_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_29_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_14_LDC (LATCH)
  Destination:       REGS/REG_0_14_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_29_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_29_o falling

  Data Path: REGS/REG_0_14_LDC to REGS/REG_0_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_14_LDC (REGS/REG_0_14_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_141 (REGS/REG_0_14)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_30_o1 (REGS/we_REG[0][15]_AND_30_o)
     LDC:CLR                   0.459          REGS/REG_0_14_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_27_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_15_LDC (LATCH)
  Destination:       REGS/REG_0_15_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_27_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_27_o falling

  Data Path: REGS/REG_0_15_LDC to REGS/REG_0_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_15_LDC (REGS/REG_0_15_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_151 (REGS/REG_0_15)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_28_o1 (REGS/we_REG[0][15]_AND_28_o)
     LDC:CLR                   0.459          REGS/REG_0_15_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REGS/we_REG[0][15]_AND_31_o'
  Clock period: 4.470ns (frequency: 223.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.470ns (Levels of Logic = 2)
  Source:            REGS/REG_0_13_LDC (LATCH)
  Destination:       REGS/REG_0_13_LDC (LATCH)
  Source Clock:      REGS/we_REG[0][15]_AND_31_o falling
  Destination Clock: REGS/we_REG[0][15]_AND_31_o falling

  Data Path: REGS/REG_0_13_LDC to REGS/REG_0_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_13_LDC (REGS/REG_0_13_LDC)
     LUT3:I0->O            6   0.235   1.306  REGS/REG_0_131 (REGS/REG_0_13)
     LUT5:I0->O            2   0.254   0.725  REGS/we_REG[0][15]_AND_32_o1 (REGS/we_REG[0][15]_AND_32_o)
     LDC:CLR                   0.459          REGS/REG_0_13_LDC
    ----------------------------------------
    Total                      4.470ns (1.529ns logic, 2.941ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IntstructionDcoder1/Mram__n00891'
  Total number of paths / destination ports: 50 / 1
-------------------------------------------------------------------------
Offset:              8.790ns (Levels of Logic = 13)
  Source:            IntstructionDcoder1/REGaddr1_0 (LATCH)
  Destination:       ting (PAD)
  Source Clock:      IntstructionDcoder1/Mram__n00891 falling

  Data Path: IntstructionDcoder1/REGaddr1_0 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              64   0.581   2.360  IntstructionDcoder1/REGaddr1_0 (IntstructionDcoder1/REGaddr1_0)
     LUT5:I0->O            1   0.254   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.790ns (4.637ns logic, 4.153ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 416 / 1
-------------------------------------------------------------------------
Offset:              9.769ns (Levels of Logic = 15)
  Source:            REGS/REG_2_6_C_6 (FF)
  Destination:       ting (PAD)
  Source Clock:      CLK falling

  Data Path: REGS/REG_2_6_C_6 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.525   0.790  REGS/REG_2_6_C_6 (REGS/REG_2_6_C_6)
     LUT3:I1->O            5   0.250   1.271  REGS/REG_2_61 (REGS/REG_2_6)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.769ns (5.081ns logic, 4.688ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_57_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.370ns (Levels of Logic = 20)
  Source:            REGS/REG_0_0_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_57_o falling

  Data Path: REGS/REG_0_0_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_0_LDC (REGS/REG_0_0_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_01 (REGS/REG_0_0)
     LUT5:I4->O            1   0.254   0.910  ALU1/AOUT<0>1_SW0 (N42)
     LUT6:I3->O            1   0.235   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.370ns (4.993ns logic, 3.377ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_89_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.254ns (Levels of Logic = 20)
  Source:            REGS/REG_1_0_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_89_o falling

  Data Path: REGS/REG_1_0_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_0_LDC (REGS/REG_1_0_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_01 (REGS/REG_1_0)
     LUT6:I5->O            3   0.254   0.766  ALU1/Selecter1/Mmux_BOUT1_SW0 (N01)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.254ns (5.012ns logic, 3.242ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regwe'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              9.151ns (Levels of Logic = 14)
  Source:            IntstructionDcoder1/REGaddr2_1 (LATCH)
  Destination:       ting (PAD)
  Source Clock:      regwe falling

  Data Path: IntstructionDcoder1/REGaddr2_1 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              16   0.581   1.637  IntstructionDcoder1/REGaddr2_1 (IntstructionDcoder1/REGaddr2_1)
     LUT6:I0->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.151ns (4.887ns logic, 4.264ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.486ns (Levels of Logic = 20)
  Source:            REGS/REG_3_0_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_153_o falling

  Data Path: REGS/REG_3_0_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_0_LDC (REGS/REG_3_0_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_01 (REGS/REG_3_0)
     LUT6:I2->O            3   0.254   0.766  ALU1/Selecter1/Mmux_BOUT1_SW0 (N01)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.486ns (5.012ns logic, 3.474ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.419ns (Levels of Logic = 20)
  Source:            REGS/REG_2_0_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_121_o falling

  Data Path: REGS/REG_2_0_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_0_LDC (REGS/REG_2_0_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_01 (REGS/REG_2_0)
     LUT6:I3->O            3   0.235   0.766  ALU1/Selecter1/Mmux_BOUT1_SW0 (N01)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.419ns (4.993ns logic, 3.426ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_55_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.347ns (Levels of Logic = 19)
  Source:            REGS/REG_0_1_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_55_o falling

  Data Path: REGS/REG_0_1_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_1_LDC (REGS/REG_0_1_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_16 (REGS/REG_0_1)
     LUT5:I4->O            1   0.254   0.910  ALU1/AOUT<1>1_SW0 (N44)
     LUT6:I3->O            1   0.235   0.000  ALU1/Func1/Madd_tmp_Madd_lut<1> (ALU1/Func1/Madd_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.347ns (4.970ns logic, 3.377ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_87_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.191ns (Levels of Logic = 19)
  Source:            REGS/REG_1_1_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_87_o falling

  Data Path: REGS/REG_1_1_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_1_LDC (REGS/REG_1_1_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_16 (REGS/REG_1_1)
     LUT6:I5->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT8_SW0 (N14)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<1> (ALU1/Func1/Madd_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.191ns (4.989ns logic, 3.202ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.423ns (Levels of Logic = 19)
  Source:            REGS/REG_3_1_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_151_o falling

  Data Path: REGS/REG_3_1_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_1_LDC (REGS/REG_3_1_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_16 (REGS/REG_3_1)
     LUT6:I2->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT8_SW0 (N14)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<1> (ALU1/Func1/Madd_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.423ns (4.989ns logic, 3.434ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.356ns (Levels of Logic = 19)
  Source:            REGS/REG_2_1_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_119_o falling

  Data Path: REGS/REG_2_1_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_1_LDC (REGS/REG_2_1_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_16 (REGS/REG_2_1)
     LUT6:I3->O            2   0.235   0.726  ALU1/Selecter1/Mmux_BOUT8_SW0 (N14)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<1> (ALU1/Func1/Madd_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.356ns (4.970ns logic, 3.386ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_53_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.323ns (Levels of Logic = 18)
  Source:            REGS/REG_0_2_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_53_o falling

  Data Path: REGS/REG_0_2_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_2_LDC (REGS/REG_0_2_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_21 (REGS/REG_0_2)
     LUT5:I4->O            1   0.254   0.910  ALU1/AOUT<2>1_SW0 (N46)
     LUT6:I3->O            1   0.235   0.000  ALU1/Func1/Madd_tmp_Madd_lut<2> (ALU1/Func1/Madd_tmp_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.323ns (4.946ns logic, 3.377ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_85_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.207ns (Levels of Logic = 18)
  Source:            REGS/REG_1_2_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_85_o falling

  Data Path: REGS/REG_1_2_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_2_LDC (REGS/REG_1_2_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_21 (REGS/REG_1_2)
     LUT6:I5->O            3   0.254   0.766  ALU1/Selecter1/Mmux_BOUT9_SW0 (N16)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<2> (ALU1/Func1/Madd_tmp_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.207ns (4.965ns logic, 3.242ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.439ns (Levels of Logic = 18)
  Source:            REGS/REG_3_2_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_149_o falling

  Data Path: REGS/REG_3_2_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_2_LDC (REGS/REG_3_2_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_21 (REGS/REG_3_2)
     LUT6:I2->O            3   0.254   0.766  ALU1/Selecter1/Mmux_BOUT9_SW0 (N16)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<2> (ALU1/Func1/Madd_tmp_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.439ns (4.965ns logic, 3.474ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.372ns (Levels of Logic = 18)
  Source:            REGS/REG_2_2_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_117_o falling

  Data Path: REGS/REG_2_2_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_2_LDC (REGS/REG_2_2_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_21 (REGS/REG_2_2)
     LUT6:I3->O            3   0.235   0.766  ALU1/Selecter1/Mmux_BOUT9_SW0 (N16)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<2> (ALU1/Func1/Madd_tmp_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.372ns (4.946ns logic, 3.426ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_51_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.300ns (Levels of Logic = 17)
  Source:            REGS/REG_0_3_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_51_o falling

  Data Path: REGS/REG_0_3_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_3_LDC (REGS/REG_0_3_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_31 (REGS/REG_0_3)
     LUT5:I4->O            1   0.254   0.910  ALU1/AOUT<3>1_SW0 (N48)
     LUT6:I3->O            1   0.235   0.000  ALU1/Func1/Madd_tmp_Madd_lut<3> (ALU1/Func1/Madd_tmp_Madd_lut<3>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.300ns (4.923ns logic, 3.377ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_83_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 17)
  Source:            REGS/REG_1_3_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_83_o falling

  Data Path: REGS/REG_1_3_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_3_LDC (REGS/REG_1_3_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_31 (REGS/REG_1_3)
     LUT6:I5->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT10_SW0 (N18)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<3> (ALU1/Func1/Madd_tmp_Madd_lut<3>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.144ns (4.942ns logic, 3.202ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.376ns (Levels of Logic = 17)
  Source:            REGS/REG_3_3_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_147_o falling

  Data Path: REGS/REG_3_3_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_3_LDC (REGS/REG_3_3_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_31 (REGS/REG_3_3)
     LUT6:I2->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT10_SW0 (N18)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<3> (ALU1/Func1/Madd_tmp_Madd_lut<3>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.376ns (4.942ns logic, 3.434ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.309ns (Levels of Logic = 17)
  Source:            REGS/REG_2_3_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_115_o falling

  Data Path: REGS/REG_2_3_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_3_LDC (REGS/REG_2_3_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_31 (REGS/REG_2_3)
     LUT6:I3->O            2   0.235   0.726  ALU1/Selecter1/Mmux_BOUT10_SW0 (N18)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<3> (ALU1/Func1/Madd_tmp_Madd_lut<3>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.309ns (4.923ns logic, 3.386ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_81_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.121ns (Levels of Logic = 16)
  Source:            REGS/REG_1_4_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_81_o falling

  Data Path: REGS/REG_1_4_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_4_LDC (REGS/REG_1_4_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_41 (REGS/REG_1_4)
     LUT6:I5->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT11_SW0 (N20)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<4> (ALU1/Func1/Madd_tmp_Madd_lut<4>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.121ns (4.919ns logic, 3.202ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_49_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.216ns (Levels of Logic = 16)
  Source:            REGS/REG_0_4_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_49_o falling

  Data Path: REGS/REG_0_4_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_4_LDC (REGS/REG_0_4_LDC)
     LUT3:I0->O            6   0.235   0.984  REGS/REG_0_41 (REGS/REG_0_4)
     LUT6:I4->O            2   0.250   0.726  ALU1/Selecter1/Mmux_BOUT11_SW0 (N20)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<4> (ALU1/Func1/Madd_tmp_Madd_lut<4>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.216ns (4.915ns logic, 3.301ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.353ns (Levels of Logic = 16)
  Source:            REGS/REG_3_4_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_145_o falling

  Data Path: REGS/REG_3_4_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_4_LDC (REGS/REG_3_4_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_41 (REGS/REG_3_4)
     LUT6:I2->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT11_SW0 (N20)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<4> (ALU1/Func1/Madd_tmp_Madd_lut<4>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.353ns (4.919ns logic, 3.434ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.286ns (Levels of Logic = 16)
  Source:            REGS/REG_2_4_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_113_o falling

  Data Path: REGS/REG_2_4_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_4_LDC (REGS/REG_2_4_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_41 (REGS/REG_2_4)
     LUT6:I3->O            2   0.235   0.726  ALU1/Selecter1/Mmux_BOUT11_SW0 (N20)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<4> (ALU1/Func1/Madd_tmp_Madd_lut<4>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.286ns (4.900ns logic, 3.386ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_79_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.098ns (Levels of Logic = 15)
  Source:            REGS/REG_1_5_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_79_o falling

  Data Path: REGS/REG_1_5_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_5_LDC (REGS/REG_1_5_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_1_51 (REGS/REG_1_5)
     LUT6:I5->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT12_SW0 (N22)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<5> (ALU1/Func1/Madd_tmp_Madd_lut<5>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.098ns (4.896ns logic, 3.202ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_47_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.193ns (Levels of Logic = 15)
  Source:            REGS/REG_0_5_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_47_o falling

  Data Path: REGS/REG_0_5_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_5_LDC (REGS/REG_0_5_LDC)
     LUT3:I0->O            6   0.235   0.984  REGS/REG_0_51 (REGS/REG_0_5)
     LUT6:I4->O            2   0.250   0.726  ALU1/Selecter1/Mmux_BOUT12_SW0 (N22)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<5> (ALU1/Func1/Madd_tmp_Madd_lut<5>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.193ns (4.892ns logic, 3.301ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.330ns (Levels of Logic = 15)
  Source:            REGS/REG_3_5_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_143_o falling

  Data Path: REGS/REG_3_5_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_5_LDC (REGS/REG_3_5_LDC)
     LUT3:I0->O            5   0.235   1.117  REGS/REG_3_51 (REGS/REG_3_5)
     LUT6:I2->O            2   0.254   0.726  ALU1/Selecter1/Mmux_BOUT12_SW0 (N22)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<5> (ALU1/Func1/Madd_tmp_Madd_lut<5>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.330ns (4.896ns logic, 3.434ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.263ns (Levels of Logic = 15)
  Source:            REGS/REG_2_5_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_111_o falling

  Data Path: REGS/REG_2_5_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_5_LDC (REGS/REG_2_5_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_2_51 (REGS/REG_2_5)
     LUT6:I3->O            2   0.235   0.726  ALU1/Selecter1/Mmux_BOUT12_SW0 (N22)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<5> (ALU1/Func1/Madd_tmp_Madd_lut<5>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.263ns (4.877ns logic, 3.386ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_45_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              9.544ns (Levels of Logic = 15)
  Source:            REGS/REG_0_6_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_45_o falling

  Data Path: REGS/REG_0_6_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_0_6_LDC (REGS/REG_0_6_LDC)
     LUT3:I0->O            5   0.235   0.841  REGS/REG_0_61 (REGS/REG_0_6)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.544ns (5.122ns logic, 4.422ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_77_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              9.639ns (Levels of Logic = 15)
  Source:            REGS/REG_1_6_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_77_o falling

  Data Path: REGS/REG_1_6_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_1_6_LDC (REGS/REG_1_6_LDC)
     LUT3:I0->O            6   0.235   0.984  REGS/REG_1_61 (REGS/REG_1_6)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.639ns (5.118ns logic, 4.521ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.930ns (Levels of Logic = 15)
  Source:            REGS/REG_2_6_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_109_o falling

  Data Path: REGS/REG_2_6_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_6_LDC (REGS/REG_2_6_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_61 (REGS/REG_2_6)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.930ns (5.122ns logic, 4.808ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.709ns (Levels of Logic = 15)
  Source:            REGS/REG_3_6_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_141_o falling

  Data Path: REGS/REG_3_6_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_6_LDC (REGS/REG_3_6_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_61 (REGS/REG_3_6)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT13_SW0 (N24)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW0 (N62)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.709ns (5.103ns logic, 4.606ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_75_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              9.625ns (Levels of Logic = 14)
  Source:            REGS/REG_1_7_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_75_o falling

  Data Path: REGS/REG_1_7_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_7_LDC (REGS/REG_1_7_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_71 (REGS/REG_1_7)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT14_SW0 (N26)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW1 (N64)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<7> (ALU1/Func1/Madd_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.625ns (5.095ns logic, 4.530ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_43_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              9.512ns (Levels of Logic = 14)
  Source:            REGS/REG_0_7_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_43_o falling

  Data Path: REGS/REG_0_7_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_7_LDC (REGS/REG_0_7_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_71 (REGS/REG_0_7)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT14_SW0 (N26)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW1 (N64)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<7> (ALU1/Func1/Madd_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.512ns (5.099ns logic, 4.413ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.907ns (Levels of Logic = 14)
  Source:            REGS/REG_2_7_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_107_o falling

  Data Path: REGS/REG_2_7_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_7_LDC (REGS/REG_2_7_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_71 (REGS/REG_2_7)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT14_SW0 (N26)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW1 (N64)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<7> (ALU1/Func1/Madd_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.907ns (5.099ns logic, 4.808ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.686ns (Levels of Logic = 14)
  Source:            REGS/REG_3_7_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_139_o falling

  Data Path: REGS/REG_3_7_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_7_LDC (REGS/REG_3_7_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_71 (REGS/REG_3_7)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT14_SW0 (N26)
     LUT5:I3->O            1   0.250   1.112  IntstructionDcoder1/Mram__n00891_SW1 (N64)
     LUT6:I1->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<7> (ALU1/Func1/Madd_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      9.686ns (5.080ns logic, 4.606ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_73_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.236ns (Levels of Logic = 12)
  Source:            REGS/REG_1_8_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_73_o falling

  Data Path: REGS/REG_1_8_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_8_LDC (REGS/REG_1_8_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_81 (REGS/REG_1_8)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT15_SW0 (N28)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<8> (ALU1/Func1/Madd_tmp_Madd_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.236ns (4.818ns logic, 3.418ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_41_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.123ns (Levels of Logic = 12)
  Source:            REGS/REG_0_8_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_41_o falling

  Data Path: REGS/REG_0_8_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_8_LDC (REGS/REG_0_8_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_81 (REGS/REG_0_8)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT15_SW0 (N28)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<8> (ALU1/Func1/Madd_tmp_Madd_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.123ns (4.822ns logic, 3.301ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.518ns (Levels of Logic = 12)
  Source:            REGS/REG_2_8_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_105_o falling

  Data Path: REGS/REG_2_8_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_8_LDC (REGS/REG_2_8_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_81 (REGS/REG_2_8)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT15_SW0 (N28)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<8> (ALU1/Func1/Madd_tmp_Madd_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.518ns (4.822ns logic, 3.696ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.297ns (Levels of Logic = 12)
  Source:            REGS/REG_3_8_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_137_o falling

  Data Path: REGS/REG_3_8_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_8_LDC (REGS/REG_3_8_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_81 (REGS/REG_3_8)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT15_SW0 (N28)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<8> (ALU1/Func1/Madd_tmp_Madd_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.297ns (4.803ns logic, 3.494ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_71_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.213ns (Levels of Logic = 11)
  Source:            REGS/REG_1_9_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_71_o falling

  Data Path: REGS/REG_1_9_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_9_LDC (REGS/REG_1_9_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_91 (REGS/REG_1_9)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT16_SW0 (N30)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<9> (ALU1/Func1/Madd_tmp_Madd_lut<9>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.213ns (4.795ns logic, 3.418ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_39_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.100ns (Levels of Logic = 11)
  Source:            REGS/REG_0_9_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_39_o falling

  Data Path: REGS/REG_0_9_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_9_LDC (REGS/REG_0_9_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_91 (REGS/REG_0_9)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT16_SW0 (N30)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<9> (ALU1/Func1/Madd_tmp_Madd_lut<9>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.100ns (4.799ns logic, 3.301ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.495ns (Levels of Logic = 11)
  Source:            REGS/REG_2_9_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_103_o falling

  Data Path: REGS/REG_2_9_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_9_LDC (REGS/REG_2_9_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_91 (REGS/REG_2_9)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT16_SW0 (N30)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<9> (ALU1/Func1/Madd_tmp_Madd_lut<9>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.495ns (4.799ns logic, 3.696ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.274ns (Levels of Logic = 11)
  Source:            REGS/REG_3_9_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_135_o falling

  Data Path: REGS/REG_3_9_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_9_LDC (REGS/REG_3_9_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_91 (REGS/REG_3_9)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT16_SW0 (N30)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<9> (ALU1/Func1/Madd_tmp_Madd_lut<9>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.274ns (4.780ns logic, 3.494ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_69_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.189ns (Levels of Logic = 10)
  Source:            REGS/REG_1_10_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_69_o falling

  Data Path: REGS/REG_1_10_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_10_LDC (REGS/REG_1_10_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_101 (REGS/REG_1_10)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT2_SW0 (N2)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<10> (ALU1/Func1/Madd_tmp_Madd_lut<10>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.189ns (4.771ns logic, 3.418ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_37_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.076ns (Levels of Logic = 10)
  Source:            REGS/REG_0_10_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_37_o falling

  Data Path: REGS/REG_0_10_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_10_LDC (REGS/REG_0_10_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_101 (REGS/REG_0_10)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT2_SW0 (N2)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<10> (ALU1/Func1/Madd_tmp_Madd_lut<10>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.076ns (4.775ns logic, 3.301ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.471ns (Levels of Logic = 10)
  Source:            REGS/REG_2_10_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_101_o falling

  Data Path: REGS/REG_2_10_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_10_LDC (REGS/REG_2_10_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_101 (REGS/REG_2_10)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT2_SW0 (N2)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<10> (ALU1/Func1/Madd_tmp_Madd_lut<10>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.471ns (4.775ns logic, 3.696ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.250ns (Levels of Logic = 10)
  Source:            REGS/REG_3_10_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_133_o falling

  Data Path: REGS/REG_3_10_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_10_LDC (REGS/REG_3_10_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_101 (REGS/REG_3_10)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT2_SW0 (N2)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<10> (ALU1/Func1/Madd_tmp_Madd_lut<10>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.250ns (4.756ns logic, 3.494ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_67_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.166ns (Levels of Logic = 9)
  Source:            REGS/REG_1_11_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_67_o falling

  Data Path: REGS/REG_1_11_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_11_LDC (REGS/REG_1_11_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_111 (REGS/REG_1_11)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT3_SW0 (N4)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<11> (ALU1/Func1/Madd_tmp_Madd_lut<11>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.166ns (4.748ns logic, 3.418ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_35_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 9)
  Source:            REGS/REG_0_11_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_35_o falling

  Data Path: REGS/REG_0_11_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_11_LDC (REGS/REG_0_11_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_111 (REGS/REG_0_11)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT3_SW0 (N4)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<11> (ALU1/Func1/Madd_tmp_Madd_lut<11>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.053ns (4.752ns logic, 3.301ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.448ns (Levels of Logic = 9)
  Source:            REGS/REG_2_11_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_99_o falling

  Data Path: REGS/REG_2_11_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_11_LDC (REGS/REG_2_11_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_111 (REGS/REG_2_11)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT3_SW0 (N4)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<11> (ALU1/Func1/Madd_tmp_Madd_lut<11>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.448ns (4.752ns logic, 3.696ns route)
                                       (56.2% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.227ns (Levels of Logic = 9)
  Source:            REGS/REG_3_11_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_131_o falling

  Data Path: REGS/REG_3_11_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_11_LDC (REGS/REG_3_11_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_111 (REGS/REG_3_11)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT3_SW0 (N4)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<11> (ALU1/Func1/Madd_tmp_Madd_lut<11>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.227ns (4.733ns logic, 3.494ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_65_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.143ns (Levels of Logic = 8)
  Source:            REGS/REG_1_12_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_65_o falling

  Data Path: REGS/REG_1_12_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_12_LDC (REGS/REG_1_12_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_121 (REGS/REG_1_12)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT4_SW0 (N6)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<12> (ALU1/Func1/Madd_tmp_Madd_lut<12>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.143ns (4.725ns logic, 3.418ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_33_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.030ns (Levels of Logic = 8)
  Source:            REGS/REG_0_12_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_33_o falling

  Data Path: REGS/REG_0_12_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_12_LDC (REGS/REG_0_12_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_121 (REGS/REG_0_12)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT4_SW0 (N6)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<12> (ALU1/Func1/Madd_tmp_Madd_lut<12>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.030ns (4.729ns logic, 3.301ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.425ns (Levels of Logic = 8)
  Source:            REGS/REG_2_12_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_97_o falling

  Data Path: REGS/REG_2_12_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_12_LDC (REGS/REG_2_12_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_121 (REGS/REG_2_12)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT4_SW0 (N6)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<12> (ALU1/Func1/Madd_tmp_Madd_lut<12>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.425ns (4.729ns logic, 3.696ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.204ns (Levels of Logic = 8)
  Source:            REGS/REG_3_12_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_129_o falling

  Data Path: REGS/REG_3_12_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_12_LDC (REGS/REG_3_12_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_121 (REGS/REG_3_12)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT4_SW0 (N6)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<12> (ALU1/Func1/Madd_tmp_Madd_lut<12>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.204ns (4.710ns logic, 3.494ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_63_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.120ns (Levels of Logic = 7)
  Source:            REGS/REG_1_13_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_63_o falling

  Data Path: REGS/REG_1_13_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_13_LDC (REGS/REG_1_13_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_131 (REGS/REG_1_13)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT5_SW0 (N8)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<13> (ALU1/Func1/Madd_tmp_Madd_lut<13>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.120ns (4.701ns logic, 3.418ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_31_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.007ns (Levels of Logic = 7)
  Source:            REGS/REG_0_13_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_31_o falling

  Data Path: REGS/REG_0_13_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_13_LDC (REGS/REG_0_13_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_131 (REGS/REG_0_13)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT5_SW0 (N8)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<13> (ALU1/Func1/Madd_tmp_Madd_lut<13>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.007ns (4.706ns logic, 3.301ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.401ns (Levels of Logic = 7)
  Source:            REGS/REG_2_13_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_95_o falling

  Data Path: REGS/REG_2_13_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_13_LDC (REGS/REG_2_13_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_131 (REGS/REG_2_13)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT5_SW0 (N8)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<13> (ALU1/Func1/Madd_tmp_Madd_lut<13>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.401ns (4.705ns logic, 3.696ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.181ns (Levels of Logic = 7)
  Source:            REGS/REG_3_13_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_127_o falling

  Data Path: REGS/REG_3_13_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_13_LDC (REGS/REG_3_13_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_131 (REGS/REG_3_13)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT5_SW0 (N8)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<13> (ALU1/Func1/Madd_tmp_Madd_lut<13>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.181ns (4.687ns logic, 3.494ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_61_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.096ns (Levels of Logic = 6)
  Source:            REGS/REG_1_14_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_61_o falling

  Data Path: REGS/REG_1_14_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_14_LDC (REGS/REG_1_14_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_141 (REGS/REG_1_14)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT6_SW0 (N10)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<14> (ALU1/Func1/Madd_tmp_Madd_lut<14>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.096ns (4.678ns logic, 3.418ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_29_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              7.983ns (Levels of Logic = 6)
  Source:            REGS/REG_0_14_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_29_o falling

  Data Path: REGS/REG_0_14_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_14_LDC (REGS/REG_0_14_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_141 (REGS/REG_0_14)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT6_SW0 (N10)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<14> (ALU1/Func1/Madd_tmp_Madd_lut<14>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      7.983ns (4.682ns logic, 3.301ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.378ns (Levels of Logic = 6)
  Source:            REGS/REG_2_14_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_93_o falling

  Data Path: REGS/REG_2_14_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_14_LDC (REGS/REG_2_14_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_141 (REGS/REG_2_14)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT6_SW0 (N10)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<14> (ALU1/Func1/Madd_tmp_Madd_lut<14>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.378ns (4.682ns logic, 3.696ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.157ns (Levels of Logic = 6)
  Source:            REGS/REG_3_14_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_125_o falling

  Data Path: REGS/REG_3_14_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_14_LDC (REGS/REG_3_14_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_141 (REGS/REG_3_14)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT6_SW0 (N10)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<14> (ALU1/Func1/Madd_tmp_Madd_lut<14>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.157ns (4.663ns logic, 3.494ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[1][15]_AND_59_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.073ns (Levels of Logic = 5)
  Source:            REGS/REG_1_15_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[1][15]_AND_59_o falling

  Data Path: REGS/REG_1_15_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  REGS/REG_1_15_LDC (REGS/REG_1_15_LDC)
     LUT3:I0->O            5   0.235   0.949  REGS/REG_1_151 (REGS/REG_1_15)
     LUT6:I4->O            2   0.250   0.834  ALU1/Selecter1/Mmux_BOUT7_SW0 (N12)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<15> (ALU1/Func1/Madd_tmp_Madd_lut<15>)
     MUXCY:S->O            1   0.427   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.073ns (4.655ns logic, 3.418ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[0][15]_AND_27_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              7.960ns (Levels of Logic = 5)
  Source:            REGS/REG_0_15_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[0][15]_AND_27_o falling

  Data Path: REGS/REG_0_15_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_0_15_LDC (REGS/REG_0_15_LDC)
     LUT3:I0->O            6   0.235   0.876  REGS/REG_0_151 (REGS/REG_0_15)
     LUT6:I5->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT7_SW0 (N12)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<15> (ALU1/Func1/Madd_tmp_Madd_lut<15>)
     MUXCY:S->O            1   0.427   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      7.960ns (4.659ns logic, 3.301ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[2][15]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.355ns (Levels of Logic = 5)
  Source:            REGS/REG_2_15_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[2][15]_AND_91_o falling

  Data Path: REGS/REG_2_15_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_2_15_LDC (REGS/REG_2_15_LDC)
     LUT3:I0->O            5   0.235   1.271  REGS/REG_2_151 (REGS/REG_2_15)
     LUT6:I1->O            2   0.254   0.834  ALU1/Selecter1/Mmux_BOUT7_SW0 (N12)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<15> (ALU1/Func1/Madd_tmp_Madd_lut<15>)
     MUXCY:S->O            1   0.427   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.355ns (4.659ns logic, 3.696ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REGS/we_REG[3][15]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.134ns (Levels of Logic = 5)
  Source:            REGS/REG_3_15_LDC (LATCH)
  Destination:       ting (PAD)
  Source Clock:      REGS/we_REG[3][15]_AND_123_o falling

  Data Path: REGS/REG_3_15_LDC to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  REGS/REG_3_15_LDC (REGS/REG_3_15_LDC)
     LUT3:I0->O            5   0.235   1.069  REGS/REG_3_151 (REGS/REG_3_15)
     LUT6:I3->O            2   0.235   0.834  ALU1/Selecter1/Mmux_BOUT7_SW0 (N12)
     LUT6:I4->O            1   0.250   0.000  ALU1/Func1/Madd_tmp_Madd_lut<15> (ALU1/Func1/Madd_tmp_Madd_lut<15>)
     MUXCY:S->O            1   0.427   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.134ns (4.640ns logic, 3.494ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    5.386|    5.564|    7.201|         |
IntstructionDcoder1/Mram__n00891|         |    5.948|    6.222|         |
REGS/we_REG[0][15]_AND_27_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_29_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_31_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_33_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_35_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_37_o     |         |         |    5.529|         |
REGS/we_REG[0][15]_AND_39_o     |         |         |    5.531|         |
REGS/we_REG[0][15]_AND_41_o     |         |         |    5.555|         |
REGS/we_REG[0][15]_AND_43_o     |         |         |    6.944|         |
REGS/we_REG[0][15]_AND_45_o     |         |         |    6.976|         |
REGS/we_REG[0][15]_AND_47_o     |         |    5.183|    5.624|         |
REGS/we_REG[0][15]_AND_49_o     |         |    5.455|    5.648|         |
REGS/we_REG[0][15]_AND_51_o     |         |    5.539|    5.732|         |
REGS/we_REG[0][15]_AND_53_o     |         |    5.563|    5.755|         |
REGS/we_REG[0][15]_AND_55_o     |         |    5.586|    5.778|         |
REGS/we_REG[0][15]_AND_57_o     |         |    5.609|    5.802|         |
REGS/we_REG[1][15]_AND_59_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_61_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_63_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_65_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_67_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_69_o     |         |         |    5.642|         |
REGS/we_REG[1][15]_AND_71_o     |         |         |    5.644|         |
REGS/we_REG[1][15]_AND_73_o     |         |         |    5.668|         |
REGS/we_REG[1][15]_AND_75_o     |         |         |    7.057|         |
REGS/we_REG[1][15]_AND_77_o     |         |         |    7.071|         |
REGS/we_REG[1][15]_AND_79_o     |         |    5.088|    5.529|         |
REGS/we_REG[1][15]_AND_81_o     |         |    5.360|    5.553|         |
REGS/we_REG[1][15]_AND_83_o     |         |    5.383|    5.576|         |
REGS/we_REG[1][15]_AND_85_o     |         |    5.446|    5.639|         |
REGS/we_REG[1][15]_AND_87_o     |         |    5.430|    5.622|         |
REGS/we_REG[1][15]_AND_89_o     |         |    5.493|    5.686|         |
REGS/we_REG[2][15]_AND_101_o    |         |         |    5.924|         |
REGS/we_REG[2][15]_AND_103_o    |         |         |    5.926|         |
REGS/we_REG[2][15]_AND_105_o    |         |         |    5.950|         |
REGS/we_REG[2][15]_AND_107_o    |         |         |    7.339|         |
REGS/we_REG[2][15]_AND_109_o    |         |         |    7.362|         |
REGS/we_REG[2][15]_AND_111_o    |         |    5.253|    5.694|         |
REGS/we_REG[2][15]_AND_113_o    |         |    5.525|    5.718|         |
REGS/we_REG[2][15]_AND_115_o    |         |    5.548|    5.741|         |
REGS/we_REG[2][15]_AND_117_o    |         |    5.612|    5.804|         |
REGS/we_REG[2][15]_AND_119_o    |         |    5.595|    5.787|         |
REGS/we_REG[2][15]_AND_121_o    |         |    5.658|    5.851|         |
REGS/we_REG[2][15]_AND_91_o     |         |         |    5.924|         |
REGS/we_REG[2][15]_AND_93_o     |         |         |    5.924|         |
REGS/we_REG[2][15]_AND_95_o     |         |         |    5.924|         |
REGS/we_REG[2][15]_AND_97_o     |         |         |    5.924|         |
REGS/we_REG[2][15]_AND_99_o     |         |         |    5.924|         |
REGS/we_REG[3][15]_AND_123_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_125_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_127_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_129_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_131_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_133_o    |         |         |    5.703|         |
REGS/we_REG[3][15]_AND_135_o    |         |         |    5.705|         |
REGS/we_REG[3][15]_AND_137_o    |         |         |    5.729|         |
REGS/we_REG[3][15]_AND_139_o    |         |         |    7.118|         |
REGS/we_REG[3][15]_AND_141_o    |         |         |    7.141|         |
REGS/we_REG[3][15]_AND_143_o    |         |    5.320|    5.761|         |
REGS/we_REG[3][15]_AND_145_o    |         |    5.592|    5.785|         |
REGS/we_REG[3][15]_AND_147_o    |         |    5.615|    5.808|         |
REGS/we_REG[3][15]_AND_149_o    |         |    5.679|    5.871|         |
REGS/we_REG[3][15]_AND_151_o    |         |    5.662|    5.854|         |
REGS/we_REG[3][15]_AND_153_o    |         |    5.725|    5.918|         |
regwe                           |         |    5.100|    6.583|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock IntstructionDcoder1/Mram__n00891
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.817|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_27_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_27_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_29_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_29_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_31_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_31_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_33_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_33_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_35_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_35_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_37_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_37_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_39_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_39_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_41_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_41_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_43_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_43_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_45_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_45_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_47_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_47_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_49_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_49_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_51_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_51_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_53_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_53_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_55_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_55_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[0][15]_AND_57_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[0][15]_AND_57_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_59_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_59_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_61_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_61_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_63_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_63_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_65_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_65_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_67_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_67_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_69_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_69_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_71_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_71_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_73_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_73_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_75_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_75_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_77_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_77_o|         |         |    4.470|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_79_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_79_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_81_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_81_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_83_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_83_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_85_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_85_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_87_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_87_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[1][15]_AND_89_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[1][15]_AND_89_o|         |         |    4.479|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_101_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_101_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_103_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_103_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_105_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_105_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_107_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_107_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_109_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_109_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_111_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_111_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_113_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_113_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_115_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_115_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_117_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_117_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_119_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_119_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_121_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_121_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_91_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_91_o|         |         |    4.435|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_93_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_93_o|         |         |    4.435|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_95_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_95_o|         |         |    4.435|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_97_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_97_o|         |         |    4.435|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[2][15]_AND_99_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.604|         |
REGS/we_REG[2][15]_AND_99_o|         |         |    4.435|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_123_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_123_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_125_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_125_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_127_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_127_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_129_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_129_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_131_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_131_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_133_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_133_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_135_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_135_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_137_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_137_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_139_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_139_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_141_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_141_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_143_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_143_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_145_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_145_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_147_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_147_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_149_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_149_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_151_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_151_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock REGS/we_REG[3][15]_AND_153_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    4.604|         |
REGS/we_REG[3][15]_AND_153_o|         |         |    4.435|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock regwe
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.326|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 

Total memory usage is 4475796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    4 (   0 filtered)

