$date
	Sun Oct 23 05:55:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#645869
b11 !
1"
#645870
b11 &
b11 %
1$
#645871
0"
#645874
b1010 &
b1010 %
#645878
b101 &
b101 %
#645882
b10000 &
b10000 %
#645886
b1000 &
b1000 %
#645890
b100 &
b100 %
#645894
b10 &
b10 %
#645898
b1 &
b1 %
1#
#645902
b0 &
0#
b0 %
0$
#1670342
b10111 &
b10111 %
1$
b10111 !
1"
#1670343
0"
#1670346
b1000110 &
b1000110 %
#1670350
b100011 &
b100011 %
#1670354
b1101010 &
b1101010 %
#1670358
b110101 &
b110101 %
#1670362
b10100000 &
b10100000 %
#1670366
b1010000 &
b1010000 %
#1670370
b101000 &
b101000 %
#1670374
b10100 &
b10100 %
#1670378
b1010 &
b1010 %
#1670382
b101 &
b101 %
#1670386
b10000 &
b10000 %
#1670390
b1000 &
b1000 %
#1670394
b100 &
b100 %
#1670398
b10 &
b10 %
#1670402
b1 &
b1 %
1#
#1670406
b0 &
0#
b0 %
0$
#2586466
b11010 &
b11010 %
1$
b11010 !
1"
#2586467
0"
#2586470
b1101 &
b1101 %
#2586474
b101000 &
b101000 %
#2586478
b10100 &
b10100 %
#2586482
b1010 &
b1010 %
#2586486
b101 &
b101 %
#2586490
b10000 &
b10000 %
#2586494
b1000 &
b1000 %
#2586498
b100 &
b100 %
#2586502
b10 &
b10 %
#2586506
b1 &
b1 %
1#
#2586510
b0 &
0#
b0 %
0$
#4500012
