0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/project_3/project_3.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/LLbit_reg.v,1394184870,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,LLbit_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/cp0_reg.v,1394379550,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,cp0_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/ctrl.v,1393645206,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,ctrl,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/data_ram.v,1396157746,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,data_ram,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,1394379580,verilog,,,,,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/div.v,1393725174,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,div,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/ex.v,1496709697,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/ex_mem.v,1394378690,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,ex_mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/hilo_reg.v,1392001756,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,hilo_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/id.v,1496709736,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,id,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/id_ex.v,1394808470,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,id_ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/if_id.v,1393429266,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,if_id,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/inst_rom.v,1496709823,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,inst_rom,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/mem.v,1406795954,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/mem_wb.v,1394378846,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,mem_wb,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/openmips.v,1496709699,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,openmips,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/openmips_min_sopc.v,1396160162,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,openmips_min_sopc,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/openmips_min_sopc_tb.v,1496710964,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,openmips_min_sopc_tb,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/pc_reg.v,1396153150,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,pc_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/regfile.v,1496711273,verilog,,,D:/Computer Architecture/My-CPU/project_3/project_3.srcs/sources_1/imports/Chapter10/defines.v,regfile,,,,,,,,
