

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_125_2'
================================================================
* Date:           Thu Feb 27 14:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.390 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_125_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../tutorial_example/source/cnn.h:116->../tutorial_example/source/hls.cpp:147]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln124_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln124"   --->   Operation 9 'read' 'mul_ln124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%core_rwidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %core_rwidth"   --->   Operation 10 'read' 'core_rwidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln116 = store i31 1, i31 %x" [../tutorial_example/source/cnn.h:116->../tutorial_example/source/hls.cpp:147]   --->   Operation 11 'store' 'store_ln116' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 13 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i31 %x_1" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 14 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln125 = icmp_slt  i32 %zext_ln125, i32 %core_rwidth_read" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 15 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.end.i.loopexit.exitStub, void %for.body5.i.split" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 16 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i31 %x_1" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 17 'trunc' 'trunc_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%add_ln126 = add i13 %trunc_ln125, i13 %mul_ln124_read" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 18 'add' 'add_ln126' <Predicate = (icmp_ln125)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i13 %add_ln126" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 19 'zext' 'zext_ln126' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln126" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 20 'getelementptr' 'pixel_addr' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 21 'load' 'pixel_load' <Predicate = (icmp_ln125)> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%add_ln126_1 = add i13 %add_ln126, i13 8191" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 22 'add' 'add_ln126_1' <Predicate = (icmp_ln125)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln125 = add i31 %x_1, i31 1" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 23 'add' 'add_ln125' <Predicate = (icmp_ln125)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln116 = store i31 %add_ln125, i31 %x" [../tutorial_example/source/cnn.h:116->../tutorial_example/source/hls.cpp:147]   --->   Operation 24 'store' 'store_ln116' <Predicate = (icmp_ln125)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 25 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/cnn.h:116->../tutorial_example/source/hls.cpp:147]   --->   Operation 26 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 27 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i13 %add_ln126_1" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 28 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%pixel_addr_2 = getelementptr i8 %pixel, i64 0, i64 %zext_ln126_1" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 29 'getelementptr' 'pixel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln126 = store i8 %pixel_load, i13 %pixel_addr_2" [../tutorial_example/source/cnn.h:126->../tutorial_example/source/hls.cpp:147]   --->   Operation 30 'store' 'store_ln126' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.body5.i" [../tutorial_example/source/cnn.h:125->../tutorial_example/source/hls.cpp:147]   --->   Operation 31 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ core_rwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln124]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                  (alloca       ) [ 0100]
specmemcore_ln0    (specmemcore  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
mul_ln124_read     (read         ) [ 0000]
core_rwidth_read   (read         ) [ 0000]
store_ln116        (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
x_1                (load         ) [ 0000]
zext_ln125         (zext         ) [ 0000]
icmp_ln125         (icmp         ) [ 0110]
br_ln125           (br           ) [ 0000]
trunc_ln125        (trunc        ) [ 0000]
add_ln126          (add          ) [ 0000]
zext_ln126         (zext         ) [ 0000]
pixel_addr         (getelementptr) [ 0110]
add_ln126_1        (add          ) [ 0111]
add_ln125          (add          ) [ 0000]
store_ln116        (store        ) [ 0000]
pixel_load         (load         ) [ 0101]
specpipeline_ln116 (specpipeline ) [ 0000]
specloopname_ln125 (specloopname ) [ 0000]
zext_ln126_1       (zext         ) [ 0000]
pixel_addr_2       (getelementptr) [ 0000]
store_ln126        (store        ) [ 0000]
br_ln125           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="core_rwidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_rwidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln124">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mul_ln124_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="13" slack="0"/>
<pin id="48" dir="0" index="1" bw="13" slack="0"/>
<pin id="49" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln124_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="core_rwidth_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="core_rwidth_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="pixel_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="13" slack="0"/>
<pin id="62" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="13" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="13" slack="1"/>
<pin id="79" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="1"/>
<pin id="81" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pixel_load/1 store_ln126/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="pixel_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="13" slack="0"/>
<pin id="75" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_2/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln116_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="31" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln125_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln125_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln125_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="31" slack="0"/>
<pin id="103" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln126_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="0" index="1" bw="13" slack="0"/>
<pin id="108" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln126_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="13" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln126_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln125_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln116_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln126_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="2"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="x_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="144" class="1005" name="icmp_ln125_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="148" class="1005" name="pixel_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="1"/>
<pin id="150" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="add_ln126_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="2"/>
<pin id="155" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln126_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="pixel_load_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="88" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="46" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="88" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="140"><net_src comp="42" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="147"><net_src comp="95" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="58" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="156"><net_src comp="116" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="161"><net_src comp="65" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="65" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixel | {3 }
 - Input state : 
	Port: cnn_hls_Pipeline_VITIS_LOOP_125_2 : core_rwidth | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_125_2 : mul_ln124 | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_125_2 : pixel | {1 2 }
  - Chain level:
	State 1
		store_ln116 : 1
		x_1 : 1
		zext_ln125 : 2
		icmp_ln125 : 3
		br_ln125 : 4
		trunc_ln125 : 2
		add_ln126 : 3
		zext_ln126 : 4
		pixel_addr : 5
		pixel_load : 6
		add_ln126_1 : 4
		add_ln125 : 2
		store_ln116 : 3
	State 2
	State 3
		pixel_addr_2 : 1
		store_ln126 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln126_fu_105      |    0    |    20   |
|    add   |      add_ln126_1_fu_116     |    0    |    20   |
|          |       add_ln125_fu_122      |    0    |    38   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln125_fu_95      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   read   |  mul_ln124_read_read_fu_46  |    0    |    0    |
|          | core_rwidth_read_read_fu_52 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln125_fu_91      |    0    |    0    |
|   zext   |      zext_ln126_fu_111      |    0    |    0    |
|          |     zext_ln126_1_fu_133     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln125_fu_101     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   117   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln126_1_reg_153|   13   |
| icmp_ln125_reg_144|    1   |
| pixel_addr_reg_148|   13   |
| pixel_load_reg_158|    8   |
|     x_reg_137     |   31   |
+-------------------+--------+
|       Total       |   66   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   66   |   126  |
+-----------+--------+--------+--------+
