{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716485684337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716485684337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 12:34:44 2024 " "Processing started: Thu May 23 12:34:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716485684337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716485684337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesador_monociclo_segmentado -c Procesador_monociclo_segmentado " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador_monociclo_segmentado -c Procesador_monociclo_segmentado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716485684337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716485684925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Procesador_monociclo_segmentado.sv(67) " "Verilog HDL information at Procesador_monociclo_segmentado.sv(67): always construct contains both blocking and non-blocking assignments" {  } { { "Procesador_monociclo_segmentado.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1716485685004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_monociclo_segmentado.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_monociclo_segmentado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador_monociclo_segmentado " "Found entity 1: Procesador_monociclo_segmentado" {  } { { "Procesador_monociclo_segmentado.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_unit " "Found entity 1: Branch_unit" {  } { { "Branch_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685016 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "Data_memory.sv(14) " "Verilog HDL Event Control warning at Data_memory.sv(14): event expression contains \"\|\" or \"\|\|\"" {  } { { "Data_memory.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Data_memory.sv" 14 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1716485685019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "Data_memory.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Imm_unit.sv(6) " "Verilog HDL information at Imm_unit.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "Imm_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Imm_unit.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1716485685023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_unit " "Found entity 1: Imm_unit" {  } { { "Imm_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Imm_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_unit " "Found entity 1: Register_unit" {  } { { "Register_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_detection_unit " "Found entity 1: Hazard_detection_unit" {  } { { "Hazard_detection_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Forwarding_unit.sv(12) " "Verilog HDL information at Forwarding_unit.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "Forwarding_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Forwarding_unit.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1716485685036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "Forwarding_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_En " "Found entity 1: PC_En" {  } { { "PC_En.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/PC_En.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_de.sv(8) " "Verilog HDL information at Instruction_de.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_de.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_de.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1716485685043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_de.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_de.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_de " "Found entity 1: Instruction_de" {  } { { "Instruction_de.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_de.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro5bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro5bits " "Found entity 1: Registro5bits" {  } { { "Registro5bits.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Registro5bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro32bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro32bits " "Found entity 1: Registro32bits" {  } { { "Registro32bits.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Registro32bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_ex " "Found entity 1: ControlUnit_ex" {  } { { "ControlUnit_ex.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_me.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_me.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_me " "Found entity 1: ControlUnit_me" {  } { { "ControlUnit_me.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_me.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_wb " "Found entity 1: ControlUnit_wb" {  } { { "ControlUnit_wb.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716485685060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716485685060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Procesador_monociclo_segmentado " "Elaborating entity \"Procesador_monociclo_segmentado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716485685108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Instruction_memory:im " "Elaborating entity \"Instruction_memory\" for hierarchy \"Instruction_memory:im\"" {  } { { "Procesador_monociclo_segmentado.sv" "im" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716485685117 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 79 Instruction_memory.sv(7) " "Verilog HDL warning at Instruction_memory.sv(7): number of words (24) in memory file does not match the number of elements in the address range \[0:79\]" {  } { { "Instruction_memory.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_memory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1716485685122 "|Procesador_monociclo_segmentado|Instruction_memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory\[255..24\] 0 Instruction_memory.sv(4) " "Net \"Memory\[255..24\]\" at Instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1716485685122 "|Procesador_monociclo_segmentado|Instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_En PC_En:PC_fe " "Elaborating entity \"PC_En\" for hierarchy \"PC_En:PC_fe\"" {  } { { "Procesador_monociclo_segmentado.sv" "PC_fe" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716485685124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_de Instruction_de:Inst_de " "Elaborating entity \"Instruction_de\" for hierarchy \"Instruction_de:Inst_de\"" {  } { { "Procesador_monociclo_segmentado.sv" "Inst_de" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716485685129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:cu " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:cu\"" {  } { { "Procesador_monociclo_segmentado.sv" "cu" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716485685131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_detection_unit Hazard_detection_unit:HDU " "Elaborating entity \"Hazard_detection_unit\" for hierarchy \"Hazard_detection_unit:HDU\"" {  } { { "Procesador_monociclo_segmentado.sv" "HDU" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716485685134 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HDUStall Hazard_detection_unit.sv(13) " "Verilog HDL Always Construct warning at Hazard_detection_unit.sv(13): inferring latch(es) for variable \"HDUStall\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazard_detection_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Hazard_detection_unit.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1716485685136 "|Procesador_monociclo_segmentado|Hazard_detection_unit:HDU"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Hazard_detection_unit.sv(13) " "SystemVerilog RTL Coding error at Hazard_detection_unit.sv(13): always_comb construct does not infer purely combinational logic." {  } { { "Hazard_detection_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Hazard_detection_unit.sv" 13 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1716485685136 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HDUStall Hazard_detection_unit.sv(13) " "Inferred latch for \"HDUStall\" at Hazard_detection_unit.sv(13)" {  } { { "Hazard_detection_unit.sv" "" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Hazard_detection_unit.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716485685136 "|Procesador_monociclo_segmentado|Hazard_detection_unit:HDU"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Hazard_detection_unit:HDU " "Can't elaborate user hierarchy \"Hazard_detection_unit:HDU\"" {  } { { "Procesador_monociclo_segmentado.sv" "HDU" { Text "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv" 163 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716485685137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/output_files/Procesador_monociclo_segmentado.map.smsg " "Generated suppressed messages file C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/output_files/Procesador_monociclo_segmentado.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716485685186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716485685246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 12:34:45 2024 " "Processing ended: Thu May 23 12:34:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716485685246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716485685246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716485685246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716485685246 ""}
