Name, t_RCD (Row to column command delay), t_RAS (Row access strobe latency), t_RC (Row cycle), t_CAS (Column access strobe latency), t_RP (Row precharge latency), t_RRD (Row activation to row activation delay), Activation energy, Read energy, Write energy, Precharge energy, DRAM core area, DRAM area per die, Area efficiency, DRAM die width, DRAM die height, TSV area overhead, TSV latency overhead, TSV energy overhead per access
UCA_bank_count_16.cfg.txt, 8.94265 ns, 19.2709 ns, 31.3962 ns, 12.4004 ns, 12.8671 ns, 2.53708 ns, 1.06915 nJ, 1.35317 nJ, 1.35321 nJ, 0.911061 nJ, 54.6002 mm2, 78.8621 mm2, 47.3307%, 6.77776 mm, 11.6012 mm, 0.232 mm2, 0.741733 ns, 0.0474322 nJ
UCA_bank_count_2.cfg.txt, 18.3713 ns, 34.9689 ns, 57.0493 ns, 38.1523 ns, 22.8221 ns, 6.09828 ns, 1.41519 nJ, 2.89318 nJ, 2.89325 nJ, 0.912865 nJ, 50.7499 mm2, 75.0118 mm2, 49.7601%, 3.20357 mm, 23.3401 mm, 0.24 mm2, 0.741733 ns, 0.0496214 nJ
UCA_bank_count_1.cfg.txt, 18.7844 ns, 37.174 ns, 59.2543 ns, 89.8351 ns, 22.8221 ns, 7.8809 ns, 1.61133 nJ, 3.72229 nJ, 3.72236 nJ, 0.913595 nJ, 51.9625 mm2, 76.2244 mm2, 48.9685%, 1.6083 mm, 47.2443 mm, 0.2416 mm2, 0.741733 ns, 0.0503511 nJ
UCA_bank_count_4.cfg.txt, 9.63129 ns, 21.8262 ns, 33.9516 ns, 20.6548 ns, 12.8671 ns, 4.31562 ns, 1.23802 nJ, 2.11931 nJ, 2.11934 nJ, 0.912521 nJ, 54.5079 mm2, 78.7698 mm2, 47.3861%, 3.39448 mm, 23.1355 mm, 0.2368 mm2, 0.741733 ns, 0.0488916 nJ
UCA_bank_count_8.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ