[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstantBits/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 142
LIB: work
FILE: ${SURELOG_DIR}/tests/ConstantBits/dut.sv
n<> u<141> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<141> s<140> l<1:1>
  n<> u<140> t<Source_text> p<141> c<139> l<1:1> el<12:10>
    n<> u<139> t<Description> p<140> c<138> l<1:1> el<12:10>
      n<> u<138> t<Module_declaration> p<139> c<6> l<1:1> el<12:10>
        n<> u<6> t<Module_nonansi_header> p<138> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<// CPU control register fields> u<7> t<LINE_COMMENT> p<138> s<58> l<2:9> el<2:39>
        n<> u<58> t<Module_item> p<138> c<57> s<66> l<3:9> el<8:22>
          n<> u<57> t<Non_port_module_item> p<58> c<56> l<3:9> el<8:22>
            n<> u<56> t<Module_or_generate_item> p<57> c<55> l<3:9> el<8:22>
              n<> u<55> t<Module_common_item> p<56> c<54> l<3:9> el<8:22>
                n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<3:9> el<8:22>
                  n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<3:9> el<8:22>
                    n<> u<52> t<Data_declaration> p<53> c<51> l<3:9> el<8:22>
                      n<> u<51> t<Type_declaration> p<52> c<49> l<3:9> el<8:22>
                        n<> u<49> t<Data_type> p<51> c<9> s<50> l<3:17> el<8:10>
                          n<> u<9> t<Struct_union> p<49> c<8> s<10> l<3:17> el<3:23>
                            n<> u<8> t<Struct_keyword> p<9> l<3:17> el<3:23>
                          n<> u<10> t<Packed_keyword> p<49> s<27> l<3:24> el<3:30>
                          n<> u<27> t<Struct_union_member> p<49> c<23> s<34> l<4:11> el<4:41>
                            n<> u<23> t<Data_type_or_void> p<27> c<22> s<26> l<4:11> el<4:22>
                              n<> u<22> t<Data_type> p<23> c<11> l<4:11> el<4:22>
                                n<> u<11> t<IntVec_TypeLogic> p<22> s<21> l<4:11> el<4:16>
                                n<> u<21> t<Packed_dimension> p<22> c<20> l<4:17> el<4:22>
                                  n<> u<20> t<Constant_range> p<21> c<15> l<4:18> el<4:21>
                                    n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<4:18> el<4:19>
                                      n<> u<14> t<Constant_primary> p<15> c<13> l<4:18> el<4:19>
                                        n<> u<13> t<Primary_literal> p<14> c<12> l<4:18> el<4:19>
                                          n<2> u<12> t<INT_CONST> p<13> l<4:18> el<4:19>
                                    n<> u<19> t<Constant_expression> p<20> c<18> l<4:20> el<4:21>
                                      n<> u<18> t<Constant_primary> p<19> c<17> l<4:20> el<4:21>
                                        n<> u<17> t<Primary_literal> p<18> c<16> l<4:20> el<4:21>
                                          n<0> u<16> t<INT_CONST> p<17> l<4:20> el<4:21>
                            n<> u<26> t<Variable_decl_assignment_list> p<27> c<25> l<4:24> el<4:40>
                              n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<4:24> el<4:40>
                                n<dummy_instr_mask> u<24> t<STRING_CONST> p<25> l<4:24> el<4:40>
                          n<> u<34> t<Struct_union_member> p<49> c<30> s<41> l<5:11> el<5:39>
                            n<> u<30> t<Data_type_or_void> p<34> c<29> s<33> l<5:11> el<5:16>
                              n<> u<29> t<Data_type> p<30> c<28> l<5:11> el<5:16>
                                n<> u<28> t<IntVec_TypeLogic> p<29> l<5:11> el<5:16>
                            n<> u<33> t<Variable_decl_assignment_list> p<34> c<32> l<5:24> el<5:38>
                              n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<5:24> el<5:38>
                                n<dummy_instr_en> u<31> t<STRING_CONST> p<32> l<5:24> el<5:38>
                          n<> u<41> t<Struct_union_member> p<49> c<37> s<48> l<6:11> el<6:40>
                            n<> u<37> t<Data_type_or_void> p<41> c<36> s<40> l<6:11> el<6:16>
                              n<> u<36> t<Data_type> p<37> c<35> l<6:11> el<6:16>
                                n<> u<35> t<IntVec_TypeLogic> p<36> l<6:11> el<6:16>
                            n<> u<40> t<Variable_decl_assignment_list> p<41> c<39> l<6:24> el<6:39>
                              n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<6:24> el<6:39>
                                n<data_ind_timing> u<38> t<STRING_CONST> p<39> l<6:24> el<6:39>
                          n<> u<48> t<Struct_union_member> p<49> c<44> l<7:11> el<7:38>
                            n<> u<44> t<Data_type_or_void> p<48> c<43> s<47> l<7:11> el<7:16>
                              n<> u<43> t<Data_type> p<44> c<42> l<7:11> el<7:16>
                                n<> u<42> t<IntVec_TypeLogic> p<43> l<7:11> el<7:16>
                            n<> u<47> t<Variable_decl_assignment_list> p<48> c<46> l<7:24> el<7:37>
                              n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<7:24> el<7:37>
                                n<icache_enable> u<45> t<STRING_CONST> p<46> l<7:24> el<7:37>
                        n<cpu_ctrl_t> u<50> t<STRING_CONST> p<51> l<8:11> el<8:21>
        n<> u<66> t<Module_item> p<138> c<65> s<89> l<9:9> el<9:36>
          n<> u<65> t<Port_declaration> p<66> c<64> l<9:9> el<9:35>
            n<> u<64> t<Interface_port_declaration> p<65> c<60> l<9:9> el<9:35>
              n<cpu_ctrl_t> u<60> t<Interface_identifier> p<64> c<59> s<63> l<9:9> el<9:19>
                n<cpu_ctrl_t> u<59> t<STRING_CONST> p<60> l<9:9> el<9:19>
              n<> u<63> t<Interface_identifier_list> p<64> c<62> l<9:22> el<9:35>
                n<cpuctrl_wdata> u<62> t<Interface_identifier> p<63> c<61> l<9:22> el<9:35>
                  n<cpuctrl_wdata> u<61> t<STRING_CONST> p<62> l<9:22> el<9:35>
        n<> u<89> t<Module_item> p<138> c<88> s<136> l<10:9> el<10:36>
          n<> u<88> t<Non_port_module_item> p<89> c<87> l<10:9> el<10:36>
            n<> u<87> t<Module_or_generate_item> p<88> c<86> l<10:9> el<10:36>
              n<> u<86> t<Module_common_item> p<87> c<85> l<10:9> el<10:36>
                n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<10:9> el<10:36>
                  n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<10:9> el<10:36>
                    n<> u<83> t<Data_declaration> p<84> c<82> l<10:9> el<10:36>
                      n<> u<82> t<Variable_declaration> p<83> c<78> l<10:9> el<10:36>
                        n<> u<78> t<Data_type> p<82> c<67> s<81> l<10:9> el<10:21>
                          n<> u<67> t<IntVec_TypeLogic> p<78> s<77> l<10:9> el<10:14>
                          n<> u<77> t<Packed_dimension> p<78> c<76> l<10:15> el<10:21>
                            n<> u<76> t<Constant_range> p<77> c<71> l<10:16> el<10:20>
                              n<> u<71> t<Constant_expression> p<76> c<70> s<75> l<10:16> el<10:18>
                                n<> u<70> t<Constant_primary> p<71> c<69> l<10:16> el<10:18>
                                  n<> u<69> t<Primary_literal> p<70> c<68> l<10:16> el<10:18>
                                    n<31> u<68> t<INT_CONST> p<69> l<10:16> el<10:18>
                              n<> u<75> t<Constant_expression> p<76> c<74> l<10:19> el<10:20>
                                n<> u<74> t<Constant_primary> p<75> c<73> l<10:19> el<10:20>
                                  n<> u<73> t<Primary_literal> p<74> c<72> l<10:19> el<10:20>
                                    n<0> u<72> t<INT_CONST> p<73> l<10:19> el<10:20>
                        n<> u<81> t<Variable_decl_assignment_list> p<82> c<80> l<10:22> el<10:35>
                          n<> u<80> t<Variable_decl_assignment> p<81> c<79> l<10:22> el<10:35>
                            n<csr_wdata_int> u<79> t<STRING_CONST> p<80> l<10:22> el<10:35>
        n<> u<136> t<Module_item> p<138> c<135> s<137> l<11:9> el<11:82>
          n<> u<135> t<Non_port_module_item> p<136> c<134> l<11:9> el<11:82>
            n<> u<134> t<Module_or_generate_item> p<135> c<133> l<11:9> el<11:82>
              n<> u<133> t<Module_common_item> p<134> c<132> l<11:9> el<11:82>
                n<> u<132> t<Continuous_assign> p<133> c<131> l<11:9> el<11:82>
                  n<> u<131> t<Net_assignment_list> p<132> c<130> l<11:16> el<11:81>
                    n<> u<130> t<Net_assignment> p<131> c<94> l<11:16> el<11:81>
                      n<> u<94> t<Net_lvalue> p<130> c<91> s<129> l<11:16> el<11:29>
                        n<> u<91> t<Ps_or_hierarchical_identifier> p<94> c<90> s<93> l<11:16> el<11:29>
                          n<cpuctrl_wdata> u<90> t<STRING_CONST> p<91> l<11:16> el<11:29>
                        n<> u<93> t<Constant_select> p<94> c<92> l<11:30> el<11:30>
                          n<> u<92> t<Constant_bit_select> p<93> l<11:30> el<11:30>
                      n<> u<129> t<Expression> p<130> c<128> l<11:32> el<11:81>
                        n<> u<128> t<Primary> p<129> c<127> l<11:32> el<11:81>
                          n<> u<127> t<Cast> p<128> c<98> l<11:32> el<11:81>
                            n<> u<98> t<Casting_type> p<127> c<97> s<126> l<11:32> el<11:42>
                              n<cpu_ctrl_t> u<97> t<Simple_type> p<98> c<96> l<11:32> el<11:42>
                                n<> u<96> t<Ps_type_identifier> p<97> c<95> l<11:32> el<11:42>
                                  n<cpu_ctrl_t> u<95> t<STRING_CONST> p<96> l<11:32> el<11:42>
                            n<> u<126> t<Expression> p<127> c<125> l<11:44> el<11:80>
                              n<> u<125> t<Primary> p<126> c<124> l<11:44> el<11:80>
                                n<> u<124> t<Complex_func_call> p<125> c<99> l<11:44> el<11:80>
                                  n<csr_wdata_int> u<99> t<STRING_CONST> p<124> s<123> l<11:44> el<11:57>
                                  n<> u<123> t<Select> p<124> c<100> l<11:57> el<11:80>
                                    n<> u<100> t<Bit_select> p<123> s<122> l<11:57> el<11:57>
                                    n<> u<122> t<Part_select_range> p<123> c<121> l<11:58> el<11:79>
                                      n<> u<121> t<Constant_range> p<122> c<116> l<11:58> el<11:79>
                                        n<> u<116> t<Constant_expression> p<121> c<110> s<120> l<11:58> el<11:77>
                                          n<> u<110> t<Constant_expression> p<116> c<109> s<115> l<11:58> el<11:75>
                                            n<> u<109> t<Constant_primary> p<110> c<108> l<11:58> el<11:75>
                                              n<> u<108> t<Subroutine_call> p<109> c<101> l<11:58> el<11:75>
                                                n<> u<101> t<Dollar_keyword> p<108> s<102> l<11:58> el<11:59>
                                                n<bits> u<102> t<STRING_CONST> p<108> s<107> l<11:59> el<11:63>
                                                n<> u<107> t<Argument_list> p<108> c<106> l<11:64> el<11:74>
                                                  n<> u<106> t<Expression> p<107> c<105> l<11:64> el<11:74>
                                                    n<> u<105> t<Primary> p<106> c<104> l<11:64> el<11:74>
                                                      n<> u<104> t<Primary_literal> p<105> c<103> l<11:64> el<11:74>
                                                        n<cpu_ctrl_t> u<103> t<STRING_CONST> p<104> l<11:64> el<11:74>
                                          n<> u<115> t<BinOp_Minus> p<116> s<114> l<11:75> el<11:76>
                                          n<> u<114> t<Constant_expression> p<116> c<113> l<11:76> el<11:77>
                                            n<> u<113> t<Constant_primary> p<114> c<112> l<11:76> el<11:77>
                                              n<> u<112> t<Primary_literal> p<113> c<111> l<11:76> el<11:77>
                                                n<1> u<111> t<INT_CONST> p<112> l<11:76> el<11:77>
                                        n<> u<120> t<Constant_expression> p<121> c<119> l<11:78> el<11:79>
                                          n<> u<119> t<Constant_primary> p<120> c<118> l<11:78> el<11:79>
                                            n<> u<118> t<Primary_literal> p<119> c<117> l<11:78> el<11:79>
                                              n<0> u<117> t<INT_CONST> p<118> l<11:78> el<11:79>
        n<> u<137> t<ENDMODULE> p<138> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstantBits/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstantBits/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
ContAssign                                             1
Design                                                 1
Identifier                                             3
LogicTypespec                                          5
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Operation                                              2
PartSelect                                             1
Range                                                  2
RefObj                                                 2
RefTypespec                                            7
SourceFile                                             1
StructTypespec                                         1
SysFuncCall                                            1
TypedefTypespec                                        1
TypespecMember                                         4
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                43
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstantBits/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiName:work@dut
  |vpiTypespec:
  \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiName:
    \_Identifier: (cpu_ctrl_t)
      |vpiParent:
      \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
      |vpiName:cpu_ctrl_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.cpu_ctrl_t), line:3:17, endln:8:10
      |vpiParent:
      \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
      |vpiFullName:work@dut.cpu_ctrl_t
      |vpiActual:
      \_StructTypespec: , line:3:17, endln:8:10
  |vpiTypespec:
  \_StructTypespec: , line:3:17, endln:8:10
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (dummy_instr_mask), line:4:24, endln:4:40
      |vpiParent:
      \_StructTypespec: , line:3:17, endln:8:10
      |vpiName:dummy_instr_mask
      |vpiTypespec:
      \_RefTypespec: (work@dut.dummy_instr_mask), line:4:11, endln:4:22
        |vpiParent:
        \_TypespecMember: (dummy_instr_mask), line:4:24, endln:4:40
        |vpiFullName:work@dut.dummy_instr_mask
        |vpiActual:
        \_LogicTypespec: , line:4:11, endln:4:16
    |vpiTypespecMember:
    \_TypespecMember: (dummy_instr_en), line:5:24, endln:5:38
      |vpiParent:
      \_StructTypespec: , line:3:17, endln:8:10
      |vpiName:dummy_instr_en
      |vpiTypespec:
      \_RefTypespec: (work@dut.dummy_instr_en), line:5:11, endln:5:16
        |vpiParent:
        \_TypespecMember: (dummy_instr_en), line:5:24, endln:5:38
        |vpiFullName:work@dut.dummy_instr_en
        |vpiActual:
        \_LogicTypespec: , line:5:11, endln:5:16
    |vpiTypespecMember:
    \_TypespecMember: (data_ind_timing), line:6:24, endln:6:39
      |vpiParent:
      \_StructTypespec: , line:3:17, endln:8:10
      |vpiName:data_ind_timing
      |vpiTypespec:
      \_RefTypespec: (work@dut.data_ind_timing), line:6:11, endln:6:16
        |vpiParent:
        \_TypespecMember: (data_ind_timing), line:6:24, endln:6:39
        |vpiFullName:work@dut.data_ind_timing
        |vpiActual:
        \_LogicTypespec: , line:5:11, endln:5:16
    |vpiTypespecMember:
    \_TypespecMember: (icache_enable), line:7:24, endln:7:37
      |vpiParent:
      \_StructTypespec: , line:3:17, endln:8:10
      |vpiName:icache_enable
      |vpiTypespec:
      \_RefTypespec: (work@dut.icache_enable), line:7:11, endln:7:16
        |vpiParent:
        \_TypespecMember: (icache_enable), line:7:24, endln:7:37
        |vpiFullName:work@dut.icache_enable
        |vpiActual:
        \_LogicTypespec: , line:5:11, endln:5:16
  |vpiTypespec:
  \_LogicTypespec: , line:4:11, endln:4:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiRange:
    \_Range: , line:4:17, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:16
      |vpiLeftRange:
      \_Constant: , line:4:18, endln:4:19
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
  |vpiTypespec:
  \_LogicTypespec: , line:10:9, endln:10:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiRange:
    \_Range: , line:10:15, endln:10:21
      |vpiParent:
      \_LogicTypespec: , line:10:9, endln:10:14
      |vpiLeftRange:
      \_Constant: , line:10:16, endln:10:18
        |vpiParent:
        \_Range: , line:10:15, endln:10:21
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:19, endln:10:20
        |vpiParent:
        \_Range: , line:10:15, endln:10:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
  |vpiImportTypespec:
  \_StructTypespec: , line:3:17, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:11, endln:5:16
  |vpiImportTypespec:
  \_Net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.cpuctrl_wdata.cpu_ctrl_t), line:9:9, endln:9:19
      |vpiParent:
      \_Net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
      |vpiName:cpu_ctrl_t
      |vpiFullName:work@dut.cpuctrl_wdata.cpu_ctrl_t
      |vpiActual:
      \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
    |vpiName:cpuctrl_wdata
    |vpiFullName:work@dut.cpuctrl_wdata
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:9, endln:10:14
  |vpiImportTypespec:
  \_Net: (work@dut.csr_wdata_int), line:10:22, endln:10:35
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.csr_wdata_int), line:10:9, endln:10:21
      |vpiParent:
      \_Net: (work@dut.csr_wdata_int), line:10:22, endln:10:35
      |vpiFullName:work@dut.csr_wdata_int
      |vpiActual:
      \_LogicTypespec: , line:10:9, endln:10:14
    |vpiName:csr_wdata_int
    |vpiFullName:work@dut.csr_wdata_int
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
  |vpiNet:
  \_Net: (work@dut.csr_wdata_int), line:10:22, endln:10:35
  |vpiContAssign:
  \_ContAssign: , line:11:16, endln:11:81
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_Operation: , line:11:32, endln:11:81
      |vpiParent:
      \_ContAssign: , line:11:16, endln:11:81
      |vpiOpType:67
      |vpiOperand:
      \_PartSelect: csr_wdata_int (work@dut.csr_wdata_int), line:11:44, endln:11:80
        |vpiParent:
        \_Operation: , line:11:32, endln:11:81
        |vpiName:csr_wdata_int
        |vpiFullName:work@dut.csr_wdata_int
        |vpiDefName:csr_wdata_int
        |vpiActual:
        \_Net: (work@dut.csr_wdata_int), line:10:22, endln:10:35
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Operation: , line:11:58, endln:11:77
          |vpiParent:
          \_PartSelect: csr_wdata_int (work@dut.csr_wdata_int), line:11:44, endln:11:80
          |vpiOpType:11
          |vpiOperand:
          \_SysFuncCall: ($bits), line:11:58, endln:11:75
            |vpiParent:
            \_Operation: , line:11:58, endln:11:77
            |vpiArgument:
            \_RefTypespec: (work@dut.csr_wdata_int.cpu_ctrl_t), line:11:64, endln:11:74
              |vpiParent:
              \_SysFuncCall: ($bits), line:11:58, endln:11:75
              |vpiName:cpu_ctrl_t
              |vpiFullName:work@dut.csr_wdata_int.cpu_ctrl_t
              |vpiActual:
              \_TypedefTypespec: (cpu_ctrl_t), line:8:11, endln:8:21
            |vpiName:
            \_Identifier: ($bits)
              |vpiParent:
              \_SysFuncCall: ($bits), line:11:58, endln:11:75
              |vpiName:$bits
          |vpiOperand:
          \_Constant: , line:11:76, endln:11:77
            |vpiParent:
            \_Operation: , line:11:58, endln:11:77
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:11:78, endln:11:79
          |vpiParent:
          \_PartSelect: csr_wdata_int (work@dut.csr_wdata_int), line:11:44, endln:11:80
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.cpuctrl_wdata), line:11:16, endln:11:29
      |vpiParent:
      \_ContAssign: , line:11:16, endln:11:81
      |vpiName:cpuctrl_wdata
      |vpiFullName:work@dut.cpuctrl_wdata
      |vpiActual:
      \_Net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
|vpiTypespec:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantBits/dut.sv, line:1:1, endln:12:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
