Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: butterfly.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "butterfly.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "butterfly"
Output Format                      : NGC
Target Device                      : xc7vx330t-2-ffg1157

---- Source Options
Top Module Name                    : butterfly
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/butterfly/multi16.v" into library work
Parsing module <multi16>.
Analyzing Verilog file "/home/ise/butterfly/butterfly.v" into library work
Parsing module <butterfly>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <butterfly>.

Elaborating module <multi16>.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 42: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 43: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 44: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 45: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 46: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 47: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 48: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 49: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/butterfly/butterfly.v" Line 243: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/butterfly/butterfly.v" Line 244: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/butterfly/butterfly.v" Line 256: Assignment to temp_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/butterfly/butterfly.v" Line 257: Assignment to temp_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/butterfly/butterfly.v" Line 258: Assignment to temp_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/butterfly/butterfly.v" Line 259: Assignment to temp_3 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <butterfly>.
    Related source file is "/home/ise/butterfly/butterfly.v".
        para0000 = 8'b00000000
        para3827 = 8'b00110001
        parn3827 = 8'b11001111
        para7071 = 8'b01011010
        parn7071 = 8'b10100110
        para9239 = 8'b01110110
        parn9239 = 8'b10001010
        para1111 = 8'b01111111
        parn1111 = 8'b10000001
    Found 17-bit subtractor for signal <temp_2_real> created at line 246.
    Found 17-bit subtractor for signal <temp_1_real> created at line 250.
    Found 17-bit subtractor for signal <temp_3_real> created at line 252.
    Found 17-bit subtractor for signal <n0148> created at line 266.
    Found 17-bit subtractor for signal <out_1_real> created at line 266.
    Found 17-bit subtractor for signal <n0151> created at line 267.
    Found 17-bit subtractor for signal <out_1_imag> created at line 267.
    Found 17-bit subtractor for signal <temp_0_real[16]_temp_1_imag[16]_sub_45_OUT> created at line 269.
    Found 17-bit subtractor for signal <n0154> created at line 269.
    Found 17-bit subtractor for signal <temp_0_imag[16]_temp_2_imag[16]_sub_49_OUT> created at line 270.
    Found 17-bit subtractor for signal <out_2_imag> created at line 270.
    Found 17-bit subtractor for signal <temp_0_real[16]_temp_2_real[16]_sub_52_OUT> created at line 271.
    Found 17-bit subtractor for signal <out_3_real> created at line 271.
    Found 17-bit subtractor for signal <temp_0_imag[16]_temp_1_real[16]_sub_54_OUT> created at line 272.
    Found 17-bit subtractor for signal <n0163> created at line 272.
    Found 17-bit adder for signal <temp_2_imag> created at line 247.
    Found 17-bit adder for signal <temp_1_imag> created at line 251.
    Found 17-bit adder for signal <temp_3_imag> created at line 253.
    Found 17-bit adder for signal <n0133> created at line 263.
    Found 17-bit adder for signal <n0136> created at line 263.
    Found 17-bit adder for signal <out_0_real> created at line 263.
    Found 17-bit adder for signal <n0142> created at line 264.
    Found 17-bit adder for signal <n0145> created at line 264.
    Found 17-bit adder for signal <out_0_imag> created at line 264.
    Found 17-bit adder for signal <temp_0_real[16]_temp_2_real[16]_add_39_OUT> created at line 266.
    Found 17-bit adder for signal <temp_0_imag[16]_temp_2_imag[16]_add_42_OUT> created at line 267.
    Found 17-bit adder for signal <out_2_real> created at line 269.
    Found 17-bit adder for signal <temp_0_imag[16]_temp_1_real[16]_add_47_OUT> created at line 270.
    Found 17-bit adder for signal <temp_0_real[16]_temp_1_imag[16]_add_50_OUT> created at line 271.
    Found 17-bit adder for signal <out_3_imag> created at line 272.
    Found 8x48-bit Read Only RAM for signal <_n0174>
    Summary:
	inferred   1 RAM(s).
	inferred  30 Adder/Subtractor(s).
Unit <butterfly> synthesized.

Synthesizing Unit <multi16>.
    Related source file is "/home/ise/butterfly/multi16.v".
    Found 17-bit adder for signal <in_17bit[16]_GND_2_o_add_2_OUT> created at line 36.
    Found 22-bit adder for signal <n0128[21:0]> created at line 42.
    Found 23-bit adder for signal <n0131> created at line 42.
    Found 21-bit adder for signal <n0134[20:0]> created at line 44.
    Found 22-bit adder for signal <n0137[21:0]> created at line 44.
    Found 24-bit adder for signal <n0140> created at line 44.
    Found 20-bit adder for signal <n0143[19:0]> created at line 46.
    Found 22-bit adder for signal <n0146[21:0]> created at line 46.
    Found 23-bit adder for signal <n0149[22:0]> created at line 46.
    Found 24-bit adder for signal <n0152> created at line 46.
    Found 1-bit adder for signal <flag> created at line 55.
    Found 17-bit adder for signal <mul_b[16]_GND_2_o_add_88_OUT> created at line 59.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   3 Multiplexer(s).
Unit <multi16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x48-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 174
 1-bit adder                                           : 12
 17-bit adder                                          : 39
 17-bit subtractor                                     : 15
 20-bit adder                                          : 12
 21-bit adder                                          : 12
 22-bit adder                                          : 36
 23-bit adder                                          : 24
 24-bit adder                                          : 24
# Latches                                              : 204
 1-bit latch                                           : 204
# Multiplexers                                         : 36
 17-bit 2-to-1 multiplexer                             : 36

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_temp_1_real1> :
 	<multiBRR/Mmux_out_rs> in block <butterfly>, 	<multiBII/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_temp_2_real1> :
 	<multiCRR/Mmux_out_rs> in block <butterfly>, 	<multiCII/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_temp_1_imag1> :
 	<multiBRI/Mmux_out_rs> in block <butterfly>, 	<multiBIR/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_temp_2_imag1> :
 	<multiCRI/Mmux_out_rs> in block <butterfly>, 	<multiCIR/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_temp_3_real1> :
 	<multiDRR/Mmux_out_rs> in block <butterfly>, 	<multiDII/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_temp_3_imag1> :
 	<multiDRI/Mmux_out_rs> in block <butterfly>, 	<multiDIR/Mmux_out_rs> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_out_2_real1> :
 	<Msub_temp_0_real[16]_temp_1_imag[16]_sub_45_OUT> in block <butterfly>, 	<Msub_n0154> in block <butterfly>, 	<Madd_out_2_real> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_out_1_real1> :
 	<Msub_n0148> in block <butterfly>, 	<Madd_temp_0_real[16]_temp_2_real[16]_add_39_OUT> in block <butterfly>, 	<Msub_out_1_real> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_out_0_real1> :
 	<Madd_n0133> in block <butterfly>, 	<Madd_n0136> in block <butterfly>, 	<Madd_out_0_real> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_out_3_real1> :
 	<Madd_temp_0_real[16]_temp_1_imag[16]_add_50_OUT> in block <butterfly>, 	<Msub_temp_0_real[16]_temp_2_real[16]_sub_52_OUT> in block <butterfly>, 	<Msub_out_3_real> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_out_1_imag1> :
 	<Msub_n0151> in block <butterfly>, 	<Madd_temp_0_imag[16]_temp_2_imag[16]_add_42_OUT> in block <butterfly>, 	<Msub_out_1_imag> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_out_0_imag1> :
 	<Madd_n0142> in block <butterfly>, 	<Madd_n0145> in block <butterfly>, 	<Madd_out_0_imag> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Madd_out_3_imag1> :
 	<Msub_temp_0_imag[16]_temp_1_real[16]_sub_54_OUT> in block <butterfly>, 	<Msub_n0163> in block <butterfly>, 	<Madd_out_3_imag> in block <butterfly>.
	The following adders/subtractors are grouped into adder tree <Msub_out_2_imag1> :
 	<Madd_temp_0_imag[16]_temp_1_real[16]_add_47_OUT> in block <butterfly>, 	<Msub_temp_0_imag[16]_temp_2_imag[16]_sub_49_OUT> in block <butterfly>, 	<Msub_out_2_imag> in block <butterfly>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0174> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 48-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rotation>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <butterfly> synthesized (advanced).

Synthesizing (advanced) Unit <multi16>.
	The following adders/subtractors are grouped into adder tree <Madd_n01521> :
 	<Madd_n0143[19:0]> in block <multi16>, 	<Madd_n0146[21:0]> in block <multi16>, 	<Madd_n0149[22:0]> in block <multi16>, 	<Madd_n0152> in block <multi16>.
	The following adders/subtractors are grouped into adder tree <Madd_n01401> :
 	<Madd_n0134[20:0]> in block <multi16>, 	<Madd_n0137[21:0]> in block <multi16>, 	<Madd_n0140> in block <multi16>.
Unit <multi16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x48-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 48
 1-bit adder                                           : 12
 17-bit adder                                          : 12
 22-bit adder                                          : 12
 23-bit adder                                          : 12
# Adder Trees                                          : 38
 17-bit / 4-inputs adder tree                          : 14
 24-bit / 4-inputs adder tree                          : 12
 24-bit / 5-inputs adder tree                          : 12
# Multiplexers                                         : 228
 1-bit 2-to-1 multiplexer                              : 204
 17-bit 2-to-1 multiplexer                             : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <butterfly> ...
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDIR/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDII/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRI/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiDRR/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCIR/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCII/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRI/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiCRR/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBIR/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBII/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_23> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRI/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_7> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_8> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_9> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_12> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_10> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_11> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_13> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_14> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_17> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_15> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_16> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_18> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_19> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_22> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_20> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_21> is equivalent to a wire in block <butterfly>.
WARNING:Xst:1294 - Latch <multiBRR/neg_mul_23> is equivalent to a wire in block <butterfly>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block butterfly, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : butterfly.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5705
#      GND                         : 1
#      INV                         : 192
#      LUT1                        : 33
#      LUT2                        : 254
#      LUT3                        : 866
#      LUT4                        : 670
#      LUT5                        : 369
#      LUT6                        : 789
#      MUXCY                       : 1304
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 1224
# IO Buffers                       : 275
#      IBUF                        : 139
#      OBUF                        : 136

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                 3173  out of  204000     1%  
    Number used as Logic:              3173  out of  204000     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3173
   Number with an unused Flip Flop:    3173  out of   3173   100%  
   Number with an unused LUT:             0  out of   3173     0%  
   Number of fully used LUT-FF pairs:     0  out of   3173     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         275
 Number of bonded IOBs:                 275  out of    600    45%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 16.565ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6486592418 / 136
-------------------------------------------------------------------------
Delay:               16.565ns (Levels of Logic = 40)
  Source:            calc_in<119> (PAD)
  Destination:       calc_out<135> (PAD)

  Data Path: calc_in<119> to calc_out<135>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.000   0.422  calc_in_119_IBUF (calc_in_119_IBUF)
     LUT1:I0->O            1   0.043   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<0>_rt (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<0> (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<1> (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<2> (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<3> (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<4> (multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_cy<4>)
     XORCY:CI->O           4   0.262   0.367  multiDRI/Madd_in_17bit[16]_GND_2_o_add_2_OUT_xor<5> (multiDRI/in_17bit[16]_GND_2_o_add_2_OUT<5>)
     LUT3:I2->O           25   0.043   0.623  multiDRI/Mmux_in_17bit_b131 (multiDRI/in_17bit_b<5>)
     LUT6:I3->O            2   0.043   0.618  ADDERTREE_INTERNAL_Madd18_lut<0>621 (ADDERTREE_INTERNAL_Madd18_lut<0>62)
     LUT6:I0->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>71 (ADDERTREE_INTERNAL_Madd18_cy<0>6)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>81 (ADDERTREE_INTERNAL_Madd18_cy<0>7)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>91 (ADDERTREE_INTERNAL_Madd18_cy<0>8)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>101 (ADDERTREE_INTERNAL_Madd18_cy<0>9)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>111 (ADDERTREE_INTERNAL_Madd18_cy<0>10)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>121 (ADDERTREE_INTERNAL_Madd18_cy<0>11)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>131 (ADDERTREE_INTERNAL_Madd18_cy<0>12)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>141 (ADDERTREE_INTERNAL_Madd18_cy<0>13)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>151 (ADDERTREE_INTERNAL_Madd18_cy<0>14)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>161 (ADDERTREE_INTERNAL_Madd18_cy<0>15)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd18_cy<0>171 (ADDERTREE_INTERNAL_Madd18_cy<0>16)
     LUT6:I1->O            4   0.043   0.630  ADDERTREE_INTERNAL_Madd18_cy<0>181 (ADDERTREE_INTERNAL_Madd18_cy<0>17)
     LUT6:I0->O            2   0.043   0.410  ADDERTREE_INTERNAL_Madd18_xor<0>191 (ADDERTREE_INTERNAL_Madd_1818)
     LUT4:I2->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd20_lut<0>18 (ADDERTREE_INTERNAL_Madd20_lut<0>18)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd20_cy<0>_17 (ADDERTREE_INTERNAL_Madd20_cy<0>18)
     XORCY:CI->O           1   0.262   0.522  ADDERTREE_INTERNAL_Madd20_xor<0>_18 (ADDERTREE_INTERNAL_Madd_1920)
     LUT6:I2->O            1   0.043   0.603  multiDRI/in_8bit[7]_GND_2_o_Select_43_o<12> (multiDRI/neg_mul<19>)
     LUT5:I0->O            1   0.043   0.000  mux3711 (multiDRI/Mmux_out_rs_A<12>)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd99_cy<12> (ADDERTREE_INTERNAL_Madd99_cy<12>)
     XORCY:CI->O           2   0.262   0.410  ADDERTREE_INTERNAL_Madd99_xor<13> (ADDERTREE_INTERNAL_Madd_13102)
     LUT4:I2->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd101_lut<0>13 (ADDERTREE_INTERNAL_Madd101_lut<0>13)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd101_cy<0>_12 (ADDERTREE_INTERNAL_Madd101_cy<0>13)
     XORCY:CI->O           4   0.262   0.422  ADDERTREE_INTERNAL_Madd101_xor<0>_13 (ADDERTREE_INTERNAL_Madd_14101)
     LUT2:I0->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd103_lut<14> (ADDERTREE_INTERNAL_Madd103_lut<14>)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd103_cy<14> (ADDERTREE_INTERNAL_Madd103_cy<14>)
     XORCY:CI->O           2   0.262   0.500  ADDERTREE_INTERNAL_Madd103_xor<15> (ADDERTREE_INTERNAL_Madd_15103)
     LUT3:I0->O            1   0.043   0.350  ADDERTREE_INTERNAL_Madd10415 (ADDERTREE_INTERNAL_Madd10415)
     LUT4:I3->O            0   0.043   0.000  ADDERTREE_INTERNAL_Madd104_lut<0>16 (ADDERTREE_INTERNAL_Madd104_lut<0>16)
     XORCY:LI->O           1   0.112   0.339  ADDERTREE_INTERNAL_Madd104_xor<0>_15 (calc_out_135_OBUF)
     OBUF:I->O                 0.000          calc_out_135_OBUF (calc_out<135>)
    ----------------------------------------
    Total                     16.565ns (3.655ns logic, 12.910ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 5.29 secs
 
--> 


Total memory usage is 595132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  235 (   0 filtered)
Number of infos    :    2 (   0 filtered)

