{
  "module_name": "tw68-reg.h",
  "hash_id": "b83812133e75f59da9dc420814958912e338ca6a21e1d7d48163672bdc4c8087",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/tw68/tw68-reg.h",
  "human_readable_source": " \n \n\n#ifndef _TW68_REG_H_\n#define _TW68_REG_H_\n\n \n#define\tTW68_DMAC\t\t0x000\n#define\tTW68_DMAP_SA\t\t0x004\n#define\tTW68_DMAP_EXE\t\t0x008\n#define\tTW68_DMAP_PP\t\t0x00c\n#define\tTW68_VBIC\t\t0x010\n#define\tTW68_SBUSC\t\t0x014\n#define\tTW68_SBUSSD\t\t0x018\n#define\tTW68_INTSTAT\t\t0x01C\n#define\tTW68_INTMASK\t\t0x020\n#define\tTW68_GPIOC\t\t0x024\n#define\tTW68_GPOE\t\t0x028\n#define\tTW68_TESTREG\t\t0x02C\n#define\tTW68_SBUSRD\t\t0x030\n#define\tTW68_SBUS_TRIG\t\t0x034\n#define\tTW68_CAP_CTL\t\t0x040\n#define\tTW68_SUBSYS\t\t0x054\n#define\tTW68_I2C_RST\t\t0x064\n#define\tTW68_VBIINST\t\t0x06C\n \n#define\tTW68_DMAP_EN\t\t(1 << 0)\n#define\tTW68_FIFO_EN\t\t(1 << 1)\n \n#define\tTW68_SBDONE\t\t(1 << 0)\n#define\tTW68_DMAPI\t\t(1 << 1)\n#define\tTW68_GPINT\t\t(1 << 2)\n#define\tTW68_FFOF\t\t(1 << 3)\n#define\tTW68_FDMIS\t\t(1 << 4)\n#define\tTW68_DMAPERR\t\t(1 << 5)\n#define\tTW68_PABORT\t\t(1 << 6)\n#define\tTW68_SBDONE2\t\t(1 << 12)\n#define\tTW68_SBERR2\t\t(1 << 13)\n#define\tTW68_PPERR\t\t(1 << 14)\n#define\tTW68_FFERR\t\t(1 << 15)\n#define\tTW68_DET50\t\t(1 << 16)\n#define\tTW68_FLOCK\t\t(1 << 17)\n#define\tTW68_CCVALID\t\t(1 << 18)\n#define\tTW68_VLOCK\t\t(1 << 19)\n#define\tTW68_FIELD\t\t(1 << 20)\n#define\tTW68_SLOCK\t\t(1 << 21)\n#define\tTW68_HLOCK\t\t(1 << 22)\n#define\tTW68_VDLOSS\t\t(1 << 23)\n#define\tTW68_SBERR\t\t(1 << 24)\n \n#define\tTW68_SBMODE\t\t(0)\n#define\tTW68_WREN\t\t(1)\n#define\tTW68_SSCLK\t\t(6)\n#define\tTW68_SSDAT\t\t(7)\n#define\tTW68_SBCLK\t\t(8)\n#define\tTW68_WDLEN\t\t(16)\n#define\tTW68_RDLEN\t\t(20)\n#define\tTW68_SBRW\t\t(24)\n#define\tTW68_SBDEV\t\t(25)\n\n#define\tTW68_SBMODE_B\t\t(1 << TW68_SBMODE)\n#define\tTW68_WREN_B\t\t(1 << TW68_WREN)\n#define\tTW68_SSCLK_B\t\t(1 << TW68_SSCLK)\n#define\tTW68_SSDAT_B\t\t(1 << TW68_SSDAT)\n#define\tTW68_SBRW_B\t\t(1 << TW68_SBRW)\n\n#define\tTW68_GPDATA\t\t0x100\n#define\tTW68_STATUS1\t\t0x204\n#define\tTW68_INFORM\t\t0x208\n#define\tTW68_OPFORM\t\t0x20C\n#define\tTW68_HSYNC\t\t0x210\n#define\tTW68_ACNTL\t\t0x218\n#define\tTW68_CROP_HI\t\t0x21C\n#define\tTW68_VDELAY_LO\t\t0x220\n#define\tTW68_VACTIVE_LO\t\t0x224\n#define\tTW68_HDELAY_LO\t\t0x228\n#define\tTW68_HACTIVE_LO\t\t0x22C\n#define\tTW68_CNTRL1\t\t0x230\n#define\tTW68_VSCALE_LO\t\t0x234\n#define\tTW68_SCALE_HI\t\t0x238\n#define\tTW68_HSCALE_LO\t\t0x23C\n#define\tTW68_BRIGHT\t\t0x240\n#define\tTW68_CONTRAST\t\t0x244\n#define\tTW68_SHARPNESS\t\t0x248\n#define\tTW68_SAT_U\t\t0x24C\n#define\tTW68_SAT_V\t\t0x250\n#define\tTW68_HUE\t\t0x254\n#define\tTW68_SHARP2\t\t0x258\n#define\tTW68_VSHARP\t\t0x25C\n#define\tTW68_CORING\t\t0x260\n#define\tTW68_VBICNTL\t\t0x264\n#define\tTW68_CNTRL2\t\t0x268\n#define\tTW68_CC_DATA\t\t0x26C\n#define\tTW68_SDT\t\t0x270\n#define\tTW68_SDTR\t\t0x274\n#define\tTW68_RESERV2\t\t0x278\n#define\tTW68_RESERV3\t\t0x27C\n#define\tTW68_CLMPG\t\t0x280\n#define\tTW68_IAGC\t\t0x284\n#define\tTW68_AGCGAIN\t\t0x288\n#define\tTW68_PEAKWT\t\t0x28C\n#define\tTW68_CLMPL\t\t0x290\n#define\tTW68_SYNCT\t\t0x294\n#define\tTW68_MISSCNT\t\t0x298\n#define\tTW68_PCLAMP\t\t0x29C\n#define\tTW68_VCNTL1\t\t0x2A0\n#define\tTW68_VCNTL2\t\t0x2A4\n#define\tTW68_CKILL\t\t0x2A8\n#define\tTW68_COMB\t\t0x2AC\n#define\tTW68_LDLY\t\t0x2B0\n#define\tTW68_MISC1\t\t0x2B4\n#define\tTW68_LOOP\t\t0x2B8\n#define\tTW68_MISC2\t\t0x2BC\n#define\tTW68_MVSN\t\t0x2C0\n#define\tTW68_STATUS2\t\t0x2C4\n#define\tTW68_HFREF\t\t0x2C8\n#define\tTW68_CLMD\t\t0x2CC\n#define\tTW68_IDCNTL\t\t0x2D0\n#define\tTW68_CLCNTL1\t\t0x2D4\n\n \n#define\tTW68_ACKI1\t\t0x300\n#define\tTW68_ACKI2\t\t0x304\n#define\tTW68_ACKI3\t\t0x308\n#define\tTW68_ACKN1\t\t0x30C\n#define\tTW68_ACKN2\t\t0x310\n#define\tTW68_ACKN3\t\t0x314\n#define\tTW68_SDIV\t\t0x318\n#define\tTW68_LRDIV\t\t0x31C\n#define\tTW68_ACCNTL\t\t0x320\n\n#define\tTW68_VSCTL\t\t0x3B8\n#define\tTW68_CHROMAGVAL\t\t0x3BC\n\n#define\tTW68_F2CROP_HI\t\t0x3DC\n#define\tTW68_F2VDELAY_LO\t0x3E0\n#define\tTW68_F2VACTIVE_LO\t0x3E4\n#define\tTW68_F2HDELAY_LO\t0x3E8\n#define\tTW68_F2HACTIVE_LO\t0x3EC\n#define\tTW68_F2CNT\t\t0x3F0\n#define\tTW68_F2VSCALE_LO\t0x3F4\n#define\tTW68_F2SCALE_HI\t\t0x3F8\n#define\tTW68_F2HSCALE_LO\t0x3FC\n\n#define\tRISC_INT_BIT\t\t0x08000000\n#define\tRISC_SYNCO\t\t0xC0000000\n#define\tRISC_SYNCE\t\t0xD0000000\n#define\tRISC_JUMP\t\t0xB0000000\n#define\tRISC_LINESTART\t\t0x90000000\n#define\tRISC_INLINE\t\t0xA0000000\n\n#define VideoFormatNTSC\t\t 0\n#define VideoFormatNTSCJapan\t 0\n#define VideoFormatPALBDGHI\t 1\n#define VideoFormatSECAM\t 2\n#define VideoFormatNTSC443\t 3\n#define VideoFormatPALM\t\t 4\n#define VideoFormatPALN\t\t 5\n#define VideoFormatPALNC\t 5\n#define VideoFormatPAL60\t 6\n#define VideoFormatAuto\t\t 7\n\n#define ColorFormatRGB32\t 0x00\n#define ColorFormatRGB24\t 0x10\n#define ColorFormatRGB16\t 0x20\n#define ColorFormatRGB15\t 0x30\n#define ColorFormatYUY2\t\t 0x40\n#define ColorFormatBSWAP         0x04\n#define ColorFormatWSWAP         0x08\n#define ColorFormatGamma         0x80\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}