# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__UATransmit = $(LIB_WORK)/@u@a@transmit/_primary.dat
WORK__UART = $(LIB_WORK)/@u@a@r@t/_primary.dat
WORK__UAReceive = $(LIB_WORK)/@u@a@receive/_primary.dat
WORK__Testbench = $(LIB_WORK)/@testbench/_primary.dat
WORK__Register = $(LIB_WORK)/@register/_primary.dat
WORK__itoa2 = $(LIB_WORK)/itoa2/_primary.dat
WORK__itoa = $(LIB_WORK)/itoa/_primary.dat
WORK__IORegister = $(LIB_WORK)/@i@o@register/_primary.dat
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__FPGA_TOP_ML505 = $(LIB_WORK)/@f@p@g@a_@t@o@p_@m@l505/_primary.dat
WORK__EdgeDetect = $(LIB_WORK)/@edge@detect/_primary.dat
WORK__EchoTestbench = $(LIB_WORK)/@echo@testbench/_primary.dat
WORK__ECHO_TOP_ML505 = $(LIB_WORK)/@e@c@h@o_@t@o@p_@m@l505/_primary.dat
WORK__Debouncer = $(LIB_WORK)/@debouncer/_primary.dat
WORK__CharFifo = $(LIB_WORK)/@char@fifo/_primary.dat
WORK__ButtonParse = $(LIB_WORK)/@button@parse/_primary.dat
WORK__Bouncy = $(LIB_WORK)/@bouncy/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__UATransmit) \
    $(WORK__UART) \
    $(WORK__UAReceive) \
    $(WORK__Testbench) \
    $(WORK__Register) \
    $(WORK__itoa2) \
    $(WORK__itoa) \
    $(WORK__IORegister) \
    $(WORK__glbl) \
    $(WORK__FPGA_TOP_ML505) \
    $(WORK__EdgeDetect) \
    $(WORK__EchoTestbench) \
    $(WORK__ECHO_TOP_ML505) \
    $(WORK__Debouncer) \
    $(WORK__CharFifo) \
    $(WORK__ButtonParse) \
    $(WORK__Bouncy)

$(WORK__glbl) : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v
	$(VLOG) +acc -source -nocovercells -L \
		 mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v

$(WORK__Bouncy) \
$(WORK__ButtonParse) \
$(WORK__CharFifo) \
$(WORK__Debouncer) \
$(WORK__ECHO_TOP_ML505) \
$(WORK__EchoTestbench) \
$(WORK__EdgeDetect) \
$(WORK__FPGA_TOP_ML505) \
$(WORK__IORegister) \
$(WORK__itoa) \
$(WORK__itoa2) \
$(WORK__Register) \
$(WORK__Testbench) \
$(WORK__UAReceive) \
$(WORK__UART) \
$(WORK__UATransmit) : ../../src/UATransmit.v ../../src/util.vh ../../src/UART.v \
		 ../../src/UAReceive.v ../../src/Testbench.v \
		 ../../src/Framework/Register.v ../../src/itoa2.v \
		 ../../src/itoa.v ../../src/Framework/IORegister.v \
		 ../../src/FPGA_TOP_ML505.v ../../src/Framework/EdgeDetect.v \
		 ../../src/EchoTestbench.v ../../src/EchoTOP.v \
		 ../../src/Framework/Debouncer.v ../../src/CharFifo.v \
		 ../../src/Framework/ButtonParse.v ../../src/Bouncy.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src+incdir+../../src/Framework \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/UATransmit.v \
		 ../../src/UART.v ../../src/UAReceive.v ../../src/Testbench.v \
		 ../../src/Framework/Register.v ../../src/itoa2.v \
		 ../../src/itoa.v ../../src/Framework/IORegister.v \
		 ../../src/FPGA_TOP_ML505.v ../../src/Framework/EdgeDetect.v \
		 ../../src/EchoTestbench.v ../../src/EchoTOP.v \
		 ../../src/Framework/Debouncer.v ../../src/CharFifo.v \
		 ../../src/Framework/ButtonParse.v ../../src/Bouncy.v

