{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510466666545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510466666550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 14:04:26 2017 " "Processing started: Sun Nov 12 14:04:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510466666550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466666550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LM75A_test -c LM75A_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off LM75A_test -c LM75A_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466666550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510466666818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510466666818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466679440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466679440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm75a.v 1 1 " "Found 1 design units, including 1 entities, in source file lm75a.v" { { "Info" "ISGN_ENTITY_NAME" "1 LM75A_test " "Found entity 1: LM75A_test" {  } { { "lm75a.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/lm75a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466679441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466679441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466679442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466679442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LM75A_test " "Elaborating entity \"LM75A_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510466679479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ I2C_READ:I2C_READ " "Elaborating entity \"I2C_READ\" for hierarchy \"I2C_READ:I2C_READ\"" {  } { { "lm75a.v" "I2C_READ" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/lm75a.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466679480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 I2C_READ.v(87) " "Verilog HDL assignment warning at I2C_READ.v(87): truncated value with size 15 to match size of target (8)" {  } { { "I2C_READ.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/I2C_READ.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510466679482 "|LM75A_test|I2C_READ:I2C_READ"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ.v(131) " "Verilog HDL Case Statement warning at I2C_READ.v(131): case item expression covers a value already covered by a previous case item" {  } { { "I2C_READ.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/I2C_READ.v" 131 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1510466679482 "|LM75A_test|I2C_READ:I2C_READ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D SEG_D:SEG_D " "Elaborating entity \"SEG_D\" for hierarchy \"SEG_D:SEG_D\"" {  } { { "lm75a.v" "SEG_D" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/lm75a.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466679482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEG_D.v(22) " "Verilog HDL assignment warning at SEG_D.v(22): truncated value with size 32 to match size of target (17)" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510466679483 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(49) " "Verilog HDL Always Construct warning at SEG_D.v(49): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SEG_D.v(49) " "Verilog HDL assignment warning at SEG_D.v(49): truncated value with size 32 to match size of target (5)" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(50) " "Verilog HDL Always Construct warning at SEG_D.v(50): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SEG_D.v(50) " "Verilog HDL assignment warning at SEG_D.v(50): truncated value with size 32 to match size of target (5)" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(51) " "Verilog HDL Always Construct warning at SEG_D.v(51): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SEG_D.v(51) " "Verilog HDL assignment warning at SEG_D.v(51): truncated value with size 32 to match size of target (5)" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510466679484 "|LM75A_test|SEG_D:SEG_D"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_D:SEG_D\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_D:SEG_D\|Div1\"" {  } { { "SEG_D.v" "Div1" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466680128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_D:SEG_D\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_D:SEG_D\|Div0\"" {  } { { "SEG_D.v" "Div0" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466680128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_D:SEG_D\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_D:SEG_D\|Mod1\"" {  } { { "SEG_D.v" "Mod1" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466680128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_D:SEG_D\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_D:SEG_D\|Mod0\"" {  } { { "SEG_D.v" "Mod0" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466680128 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510466680128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_D:SEG_D\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEG_D:SEG_D\|lpm_divide:Div1\"" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466680407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_D:SEG_D\|lpm_divide:Div1 " "Instantiated megafunction \"SEG_D:SEG_D\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680408 ""}  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510466680408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_D:SEG_D\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEG_D:SEG_D\|lpm_divide:Div0\"" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466680696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_D:SEG_D\|lpm_divide:Div0 " "Instantiated megafunction \"SEG_D:SEG_D\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680696 ""}  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510466680696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_D:SEG_D\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SEG_D:SEG_D\|lpm_divide:Mod1\"" {  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466680912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_D:SEG_D\|lpm_divide:Mod1 " "Instantiated megafunction \"SEG_D:SEG_D\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510466680912 ""}  } { { "SEG_D.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/SEG_D.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510466680912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/lpm_divide_0bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510466680950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466680950 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_READ.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/I2C_READ.v" 15 -1 0 } } { "I2C_READ.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/I2C_READ.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510466681253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510466681253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[3\] VCC " "Pin \"cs\[3\]\" is stuck at VCC" {  } { { "lm75a.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/lm75a.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510466681382 "|LM75A_test|cs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "lm75a.v" "" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/lm75a.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510466681382 "|LM75A_test|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510466681382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510466681479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510466682020 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466682025 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466682025 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466682025 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466682025 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"SEG_D:SEG_D\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "F:/Wayne/FPGA/Alter4.0/06_ExampleCode/01_FPGA_BOARD/16_LM75A/LM75A_last/db/alt_u_div_u6f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1510466682025 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1510466682025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510466682315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510466682315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "549 " "Implemented 549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510466682634 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510466682634 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1510466682634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Implemented 533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510466682634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510466682634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510466682721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 14:04:42 2017 " "Processing ended: Sun Nov 12 14:04:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510466682721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510466682721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510466682721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510466682721 ""}
