#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 03:20:20 2020
# Process ID: 25544
# Current directory: C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15032 C:\Users\hyhan\Desktop\workspace\EE201_project\personal_dir\h0han\project_1201\project_1201.xpr
# Log file: C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/vivado.log
# Journal file: C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.617 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj testBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.srcs/sources_1/imports/Desktop/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
"xelab -wto ea57bb275027489b8d6c58c61bf5783e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testBench_behav xil_defaultlib.testBench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea57bb275027489b8d6c58c61bf5783e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testBench_behav xil_defaultlib.testBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ADDER [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.EIGHTBIT_ADDER [eightbit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.calculator_top [calculator_top_default]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testBench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim/xsim.dir/testBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  4 03:21:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 03:21:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_2:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.617 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.617 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj testBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.srcs/sources_1/imports/Desktop/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
"xelab -wto ea57bb275027489b8d6c58c61bf5783e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testBench_behav xil_defaultlib.testBench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea57bb275027489b8d6c58c61bf5783e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testBench_behav xil_defaultlib.testBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ADDER [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.EIGHTBIT_ADDER [eightbit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.calculator_top [calculator_top_default]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_2:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.617 ; gain = 0.000
run 10 us
run 10 us
run 10 us
