

================================================================
== Vivado HLS Report for 'Filter2D102'
================================================================
* Date:           Fri Jul 12 17:42:46 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2086097|  2086097|  2086097|  2086097|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2086096|  2086096|      1928|          -|          -|  1082|    no    |
        | + loop_width  |     1925|     1925|         5|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    340|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|     78|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     34|
|Register         |        0|      -|    371|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      0|    371|    516|
+-----------------+---------+-------+-------+-------+
|Available        |      200|    160|  93600|  46800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |edge_detector_muxhbi_U34  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U35  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U36  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U37  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U38  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U39  |edge_detector_muxhbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_388_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_288_p2                      |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_366_p2                      |     +    |      0|  0|  11|          11|           1|
    |p_Val2_1_fu_830_p2                 |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_798_p2                 |     +    |      0|  0|   8|          11|          11|
    |tmp19_fu_776_p2                    |     +    |      0|  0|  11|          11|          11|
    |tmp20_fu_792_p2                    |     +    |      0|  0|   8|          11|          11|
    |tmp21_fu_782_p2                    |     +    |      0|  0|  10|          10|          10|
    |tmp22_fu_812_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp23_fu_824_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp24_fu_818_p2                    |     +    |      0|  0|   8|           8|           8|
    |p_assign_1_fu_428_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_448_p2               |     -    |      0|  0|  12|          10|          12|
    |r_V_10_1_2_fu_741_p2               |     -    |      0|  0|  10|           1|          10|
    |r_V_10_2_2_fu_762_p2               |     -    |      0|  0|   9|           1|           9|
    |row_assign_8_2_t_fu_350_p2         |     -    |      0|  0|   4|           3|           2|
    |sum_V_0_2_fu_698_p2                |     -    |      0|  0|   9|           9|           9|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage0_iter4   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_768                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op103_load_state5     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op106_read_state5     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op107_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op109_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op115_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op88_load_state4      |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_497_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_414_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_892_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_474_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond460_i_fu_360_p2            |   icmp   |      0|  0|   5|          11|           8|
    |exitcond461_i_fu_282_p2            |   icmp   |      0|  0|   5|          11|          11|
    |icmp1_fu_382_p2                    |   icmp   |      0|  0|   5|          10|           1|
    |icmp_fu_316_p2                     |   icmp   |      0|  0|   5|          10|           1|
    |not_i_i_fu_887_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_142_1_fu_328_p2                |   icmp   |      0|  0|   5|          11|           1|
    |tmp_1_fu_408_p2                    |   icmp   |      0|  0|   5|          12|          11|
    |tmp_2_fu_442_p2                    |   icmp   |      0|  0|   5|          12|          11|
    |tmp_3_fu_322_p2                    |   icmp   |      0|  0|   5|          11|           1|
    |tmp_5_fu_334_p2                    |   icmp   |      0|  0|   5|          11|          11|
    |tmp_s_fu_294_p2                    |   icmp   |      0|  0|   5|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_492_p2                  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_468_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_8_i_i_fu_906_p2                |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_547_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_566_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_585_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_454_p3               |  select  |      0|  0|  12|           1|          12|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i_cast_fu_898_p3           |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_434_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_6_fu_639_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_657_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_675_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_480_p3                        |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_1_fu_530_p2             |    xor   |      0|  0|   2|           2|           2|
    |rev_fu_402_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_8_1_t_fu_344_p2         |    xor   |      0|  0|   2|           2|           1|
    |tmp_11_not_fu_462_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_98_0_not_fu_300_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_882_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 340|         278|         339|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |t_V_2_reg_271              |   3|          2|   11|         22|
    |t_V_reg_260                |   3|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  34|         27|   45|        109|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |brmerge_reg_1069                    |   1|   0|    1|          0|
    |brmerge_reg_1069_pp0_iter1_reg      |   1|   0|    1|          0|
    |exitcond460_i_reg_1046              |   1|   0|    1|          0|
    |i_V_reg_997                         |  11|   0|   11|          0|
    |icmp_reg_1011                       |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1080         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1086         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1092         |  11|   0|   11|          0|
    |or_cond_i_i_reg_1055                |   1|   0|    1|          0|
    |or_cond_i_i_reg_1055_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_1076                  |   1|   0|    1|          0|
    |p_Result_s_reg_1116                 |   1|   0|    1|          0|
    |p_Val2_1_reg_1122                   |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_162         |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_166         |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_170         |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_174         |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_178         |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_158         |   8|   0|    8|          0|
    |row_assign_8_1_t_reg_1036           |   2|   0|    2|          0|
    |row_assign_8_2_t_reg_1041           |   2|   0|    2|          0|
    |src_kernel_win_0_va_1_fu_138        |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_142        |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_146        |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_150        |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_154        |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1098      |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1104      |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1110      |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_134          |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |t_V_2_reg_271                       |  11|   0|   11|          0|
    |t_V_reg_260                         |  11|   0|   11|          0|
    |tmp_12_reg_1064                     |   2|   0|    2|          0|
    |tmp_12_reg_1064_pp0_iter1_reg       |   2|   0|    2|          0|
    |tmp_142_1_reg_1020                  |   1|   0|    1|          0|
    |tmp_24_reg_1127                     |   3|   0|    3|          0|
    |tmp_3_reg_1016                      |   1|   0|    1|          0|
    |tmp_5_reg_1024                      |   1|   0|    1|          0|
    |tmp_8_reg_1031                      |   2|   0|    2|          0|
    |tmp_98_0_not_reg_1006               |   1|   0|    1|          0|
    |tmp_s_reg_1002                      |   1|   0|    1|          0|
    |x_reg_1059                          |  12|   0|   12|          0|
    |exitcond460_i_reg_1046              |  64|  32|    1|          0|
    |or_cond_i_reg_1076                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 371|  64|  245|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     Filter2D102     | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     Filter2D102     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     Filter2D102     | return value |
|start_out                    | out |    1| ap_ctrl_hs |     Filter2D102     | return value |
|start_write                  | out |    1| ap_ctrl_hs |     Filter2D102     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

