Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 16:03:04 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.420      -35.763                    276                 4989        0.040        0.000                      0                 4989        4.500        0.000                       0                  2094  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.420      -35.763                    276                 4989        0.040        0.000                      0                 4989        4.500        0.000                       0                  2094  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          276  Failing Endpoints,  Worst Slack       -0.420ns,  Total Violation      -35.763ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 1.963ns (19.190%)  route 8.266ns (80.810%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.550     4.487    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y53         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  inst_LogicUnit/current_instruction_reg[20]_rep/Q
                         net (fo=126, routed)         1.667     6.610    inst_LogicUnit/current_instruction_reg[20]_rep_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.734 r  inst_LogicUnit/b_sub[4]_i_10/O
                         net (fo=1, routed)           0.000     6.734    inst_LogicUnit/b_sub[4]_i_10_n_0
    SLICE_X29Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.946 r  inst_LogicUnit/b_sub_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     7.530    inst_LogicUnit/b_sub_reg[4]_i_4_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I3_O)        0.299     7.829 r  inst_LogicUnit/b_sub[4]_i_1/O
                         net (fo=99, routed)          1.821     9.650    inst_LogicUnit/b_sub[4]_i_1_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.152     9.802 r  inst_LogicUnit/registers[3][26]_i_25/O
                         net (fo=15, routed)          0.859    10.661    inst_LogicUnit/registers[3][26]_i_25_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.348    11.009 f  inst_LogicUnit/registers[3][19]_i_25/O
                         net (fo=3, routed)           0.722    11.731    inst_LogicUnit/registers[3][19]_i_25_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124    11.855 f  inst_LogicUnit/registers[3][19]_i_16/O
                         net (fo=1, routed)           0.868    12.723    inst_LogicUnit/registers[3][19]_i_16_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124    12.847 f  inst_LogicUnit/registers[3][19]_i_5/O
                         net (fo=1, routed)           0.696    13.543    inst_LogicUnit/registers[3][19]_i_5_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124    13.667 r  inst_LogicUnit/registers[3][19]_i_1/O
                         net (fo=31, routed)          1.050    14.717    inst_LogicUnit/registers[3][19]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  inst_LogicUnit/registers_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  inst_LogicUnit/registers_reg[1][19]/C
                         clock pessimism              0.155    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)       -0.045    14.297    inst_LogicUnit/registers_reg[1][19]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 2.608ns (26.044%)  route 7.406ns (73.956%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     4.904 r  inst_LogicUnit/current_instruction_reg[20]_rep__0/Q
                         net (fo=126, routed)         1.249     6.153    inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.299     6.452 r  inst_LogicUnit/b_sub[10]_i_8/O
                         net (fo=1, routed)           1.020     7.471    inst_LogicUnit/b_sub[10]_i_8_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  inst_LogicUnit/b_sub[10]_i_3/O
                         net (fo=1, routed)           0.000     7.595    inst_LogicUnit/b_sub[10]_i_3_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.812 r  inst_LogicUnit/b_sub_reg[10]_i_1/O
                         net (fo=14, routed)          1.302     9.114    inst_LogicUnit/b_sub_reg[10]_i_1_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.299     9.413 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.326    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.846    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.963    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.319    12.399    inst_LogicUnit/instruction_multicycle0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.523 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.451    12.975    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.099 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.275    13.374    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.498 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.164    13.661    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.785 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.714    14.499    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[18]/C
                         clock pessimism              0.148    14.378    
                         clock uncertainty           -0.035    14.342    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.137    inst_LogicUnit/jmp_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 2.608ns (26.044%)  route 7.406ns (73.956%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     4.904 r  inst_LogicUnit/current_instruction_reg[20]_rep__0/Q
                         net (fo=126, routed)         1.249     6.153    inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.299     6.452 r  inst_LogicUnit/b_sub[10]_i_8/O
                         net (fo=1, routed)           1.020     7.471    inst_LogicUnit/b_sub[10]_i_8_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  inst_LogicUnit/b_sub[10]_i_3/O
                         net (fo=1, routed)           0.000     7.595    inst_LogicUnit/b_sub[10]_i_3_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.812 r  inst_LogicUnit/b_sub_reg[10]_i_1/O
                         net (fo=14, routed)          1.302     9.114    inst_LogicUnit/b_sub_reg[10]_i_1_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.299     9.413 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.326    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.846    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.963    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.319    12.399    inst_LogicUnit/instruction_multicycle0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.523 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.451    12.975    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.099 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.275    13.374    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.498 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.164    13.661    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.785 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.714    14.499    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[23]/C
                         clock pessimism              0.148    14.378    
                         clock uncertainty           -0.035    14.342    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.137    inst_LogicUnit/jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 2.608ns (26.044%)  route 7.406ns (73.956%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     4.904 r  inst_LogicUnit/current_instruction_reg[20]_rep__0/Q
                         net (fo=126, routed)         1.249     6.153    inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.299     6.452 r  inst_LogicUnit/b_sub[10]_i_8/O
                         net (fo=1, routed)           1.020     7.471    inst_LogicUnit/b_sub[10]_i_8_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  inst_LogicUnit/b_sub[10]_i_3/O
                         net (fo=1, routed)           0.000     7.595    inst_LogicUnit/b_sub[10]_i_3_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.812 r  inst_LogicUnit/b_sub_reg[10]_i_1/O
                         net (fo=14, routed)          1.302     9.114    inst_LogicUnit/b_sub_reg[10]_i_1_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.299     9.413 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.326    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.846    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.963    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.319    12.399    inst_LogicUnit/instruction_multicycle0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.523 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.451    12.975    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.099 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.275    13.374    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.498 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.164    13.661    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.785 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.714    14.499    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[27]/C
                         clock pessimism              0.148    14.378    
                         clock uncertainty           -0.035    14.342    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.137    inst_LogicUnit/jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 2.608ns (26.044%)  route 7.406ns (73.956%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     4.904 r  inst_LogicUnit/current_instruction_reg[20]_rep__0/Q
                         net (fo=126, routed)         1.249     6.153    inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.299     6.452 r  inst_LogicUnit/b_sub[10]_i_8/O
                         net (fo=1, routed)           1.020     7.471    inst_LogicUnit/b_sub[10]_i_8_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  inst_LogicUnit/b_sub[10]_i_3/O
                         net (fo=1, routed)           0.000     7.595    inst_LogicUnit/b_sub[10]_i_3_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.812 r  inst_LogicUnit/b_sub_reg[10]_i_1/O
                         net (fo=14, routed)          1.302     9.114    inst_LogicUnit/b_sub_reg[10]_i_1_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.299     9.413 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.326    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.846    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.963    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.319    12.399    inst_LogicUnit/instruction_multicycle0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.523 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.451    12.975    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.099 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.275    13.374    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.498 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.164    13.661    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.785 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.714    14.499    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[29]/C
                         clock pessimism              0.148    14.378    
                         clock uncertainty           -0.035    14.342    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.137    inst_LogicUnit/jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[20][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 1.554ns (15.269%)  route 8.623ns (84.731%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 14.219 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.550     4.487    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y53         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  inst_LogicUnit/current_instruction_reg[20]_rep/Q
                         net (fo=126, routed)         1.568     6.511    inst_LogicUnit/current_instruction_reg[20]_rep_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.635 f  inst_LogicUnit/b_sub[2]_i_11/O
                         net (fo=1, routed)           0.531     7.166    inst_LogicUnit/b_sub[2]_i_11_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.290 f  inst_LogicUnit/b_sub[2]_i_4/O
                         net (fo=1, routed)           0.982     8.272    inst_LogicUnit/b_sub[2]_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.396 f  inst_LogicUnit/b_sub[2]_i_1/O
                         net (fo=122, routed)         1.657    10.053    inst_LogicUnit/b_sub[2]_i_1_n_0
    SLICE_X25Y44         LUT2 (Prop_lut2_I0_O)        0.152    10.205 r  inst_LogicUnit/registers[3][29]_i_25/O
                         net (fo=5, routed)           1.000    11.205    inst_LogicUnit/registers[3][29]_i_25_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I3_O)        0.326    11.531 r  inst_LogicUnit/registers[3][28]_i_14/O
                         net (fo=1, routed)           0.685    12.216    inst_LogicUnit/registers[3][28]_i_14_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.340 r  inst_LogicUnit/registers[3][28]_i_4/O
                         net (fo=1, routed)           0.982    13.322    inst_LogicUnit/registers[3][28]_i_4_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.446 r  inst_LogicUnit/registers[3][28]_i_1/O
                         net (fo=31, routed)          1.219    14.664    inst_LogicUnit/registers[3][28]_i_1_n_0
    SLICE_X16Y57         FDRE                                         r  inst_LogicUnit/registers_reg[20][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.430    14.219    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y57         FDRE                                         r  inst_LogicUnit/registers_reg[20][28]/C
                         clock pessimism              0.226    14.445    
                         clock uncertainty           -0.035    14.410    
    SLICE_X16Y57         FDRE (Setup_fdre_C_D)       -0.101    14.309    inst_LogicUnit/registers_reg[20][28]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 1.963ns (19.291%)  route 8.213ns (80.709%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.550     4.487    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y53         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  inst_LogicUnit/current_instruction_reg[20]_rep/Q
                         net (fo=126, routed)         1.667     6.610    inst_LogicUnit/current_instruction_reg[20]_rep_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.734 r  inst_LogicUnit/b_sub[4]_i_10/O
                         net (fo=1, routed)           0.000     6.734    inst_LogicUnit/b_sub[4]_i_10_n_0
    SLICE_X29Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.946 r  inst_LogicUnit/b_sub_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     7.530    inst_LogicUnit/b_sub_reg[4]_i_4_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I3_O)        0.299     7.829 r  inst_LogicUnit/b_sub[4]_i_1/O
                         net (fo=99, routed)          1.821     9.650    inst_LogicUnit/b_sub[4]_i_1_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.152     9.802 r  inst_LogicUnit/registers[3][26]_i_25/O
                         net (fo=15, routed)          0.859    10.661    inst_LogicUnit/registers[3][26]_i_25_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.348    11.009 f  inst_LogicUnit/registers[3][19]_i_25/O
                         net (fo=3, routed)           0.722    11.731    inst_LogicUnit/registers[3][19]_i_25_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124    11.855 f  inst_LogicUnit/registers[3][19]_i_16/O
                         net (fo=1, routed)           0.868    12.723    inst_LogicUnit/registers[3][19]_i_16_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124    12.847 f  inst_LogicUnit/registers[3][19]_i_5/O
                         net (fo=1, routed)           0.696    13.543    inst_LogicUnit/registers[3][19]_i_5_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124    13.667 r  inst_LogicUnit/registers[3][19]_i_1/O
                         net (fo=31, routed)          0.996    14.663    inst_LogicUnit/registers[3][19]_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  inst_LogicUnit/registers_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.428    14.217    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  inst_LogicUnit/registers_reg[19][19]/C
                         clock pessimism              0.155    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)       -0.028    14.309    inst_LogicUnit/registers_reg[19][19]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 1.554ns (15.313%)  route 8.594ns (84.686%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.550     4.487    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y53         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  inst_LogicUnit/current_instruction_reg[20]_rep/Q
                         net (fo=126, routed)         1.568     6.511    inst_LogicUnit/current_instruction_reg[20]_rep_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.635 f  inst_LogicUnit/b_sub[2]_i_11/O
                         net (fo=1, routed)           0.531     7.166    inst_LogicUnit/b_sub[2]_i_11_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.290 f  inst_LogicUnit/b_sub[2]_i_4/O
                         net (fo=1, routed)           0.982     8.272    inst_LogicUnit/b_sub[2]_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.396 f  inst_LogicUnit/b_sub[2]_i_1/O
                         net (fo=122, routed)         1.657    10.053    inst_LogicUnit/b_sub[2]_i_1_n_0
    SLICE_X25Y44         LUT2 (Prop_lut2_I0_O)        0.152    10.205 r  inst_LogicUnit/registers[3][29]_i_25/O
                         net (fo=5, routed)           1.000    11.205    inst_LogicUnit/registers[3][29]_i_25_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I3_O)        0.326    11.531 r  inst_LogicUnit/registers[3][28]_i_14/O
                         net (fo=1, routed)           0.685    12.216    inst_LogicUnit/registers[3][28]_i_14_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.340 r  inst_LogicUnit/registers[3][28]_i_4/O
                         net (fo=1, routed)           0.982    13.322    inst_LogicUnit/registers[3][28]_i_4_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.446 r  inst_LogicUnit/registers[3][28]_i_1/O
                         net (fo=31, routed)          1.189    14.635    inst_LogicUnit/registers[3][28]_i_1_n_0
    SLICE_X13Y54         FDRE                                         r  inst_LogicUnit/registers_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.432    14.221    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  inst_LogicUnit/registers_reg[6][28]/C
                         clock pessimism              0.155    14.376    
                         clock uncertainty           -0.035    14.341    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)       -0.058    14.283    inst_LogicUnit/registers_reg[6][28]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 2.625ns (25.828%)  route 7.538ns (74.171%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.456     4.941 r  inst_LogicUnit/current_instruction_reg[16]_rep/Q
                         net (fo=85, routed)          1.486     6.427    inst_LogicUnit/current_instruction_reg[16]_rep_n_0
    SLICE_X24Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.551 f  inst_LogicUnit/a_sub[9]_i_5/O
                         net (fo=1, routed)           0.579     7.130    inst_LogicUnit/a_sub[9]_i_5_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  inst_LogicUnit/a_sub[9]_i_2/O
                         net (fo=3, routed)           0.868     8.123    inst_LogicUnit/a_sub[9]_i_2_n_0
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.247 r  inst_LogicUnit/a_sub[9]_i_1/O
                         net (fo=29, routed)          0.876     9.122    inst_LogicUnit/registers[0]_35[9]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.246 r  inst_LogicUnit/dm_addr[11]_i_14/O
                         net (fo=1, routed)           0.000     9.246    inst_LogicUnit/dm_addr[11]_i_14_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.796    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.910    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.244 r  inst_LogicUnit/registers_reg[3][23]_i_26/O[1]
                         net (fo=1, routed)           0.813    11.058    inst_LogicUnit/registers[1]0[17]
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.303    11.361 r  inst_LogicUnit/registers[3][17]_i_19/O
                         net (fo=1, routed)           0.403    11.764    inst_LogicUnit/registers[3][17]_i_19_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.888 f  inst_LogicUnit/registers[3][17]_i_8/O
                         net (fo=1, routed)           0.630    12.518    inst_LogicUnit/registers[3][17]_i_8_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124    12.642 r  inst_LogicUnit/registers[3][17]_i_3/O
                         net (fo=1, routed)           0.820    13.462    inst_LogicUnit/registers[3][17]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  inst_LogicUnit/registers[3][17]_i_1/O
                         net (fo=31, routed)          1.062    14.648    inst_LogicUnit/registers[3][17]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  inst_LogicUnit/registers_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  inst_LogicUnit/registers_reg[25][17]/C
                         clock pessimism              0.155    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.045    14.297    inst_LogicUnit/registers_reg[25][17]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 2.608ns (26.096%)  route 7.386ns (73.904%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 14.229 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.548     4.485    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y55         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     4.904 r  inst_LogicUnit/current_instruction_reg[20]_rep__0/Q
                         net (fo=126, routed)         1.249     6.153    inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.299     6.452 r  inst_LogicUnit/b_sub[10]_i_8/O
                         net (fo=1, routed)           1.020     7.471    inst_LogicUnit/b_sub[10]_i_8_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  inst_LogicUnit/b_sub[10]_i_3/O
                         net (fo=1, routed)           0.000     7.595    inst_LogicUnit/b_sub[10]_i_3_n_0
    SLICE_X24Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.812 r  inst_LogicUnit/b_sub_reg[10]_i_1/O
                         net (fo=14, routed)          1.302     9.114    inst_LogicUnit/b_sub_reg[10]_i_1_n_0
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.299     9.413 r  inst_LogicUnit/registers[24][0]_i_28/O
                         net (fo=2, routed)           0.913    10.326    inst_LogicUnit/registers[24][0]_i_28_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  inst_LogicUnit/registers_reg[24][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.846    inst_LogicUnit/registers_reg[24][0]_i_16_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  inst_LogicUnit/registers_reg[24][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.963    inst_LogicUnit/registers_reg[24][0]_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  inst_LogicUnit/registers_reg[24][0]_i_6/CO[3]
                         net (fo=5, routed)           1.319    12.399    inst_LogicUnit/instruction_multicycle0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.523 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.451    12.975    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.099 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.275    13.374    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.498 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.164    13.661    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.785 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.694    14.479    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.439    14.229    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[17]/C
                         clock pessimism              0.148    14.377    
                         clock uncertainty           -0.035    14.341    
    SLICE_X15Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.136    inst_LogicUnit/jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                 -0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.582%)  route 0.244ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.558     1.558    CLK_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  progRam_Data_In_Bytes_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  progRam_Data_In_Bytes_reg[0][4]/Q
                         net (fo=2, routed)           0.244     1.944    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.861     1.948    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.608    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.616%)  route 0.266ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[7][6]/Q
                         net (fo=2, routed)           0.266     1.969    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.873     1.960    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.621    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.502%)  route 0.268ns (65.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.558     1.558    CLK_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  progRam_Data_In_Bytes_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  progRam_Data_In_Bytes_reg[0][5]/Q
                         net (fo=2, routed)           0.268     1.967    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.861     1.948    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.608    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.565     1.565    CLK_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  progRam_Data_In_Bytes_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  progRam_Data_In_Bytes_reg[6][6]/Q
                         net (fo=2, routed)           0.285     2.014    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.644    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.940    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.003%)  route 0.314ns (68.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[7][4]/Q
                         net (fo=2, routed)           0.314     2.016    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.873     1.960    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.621    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.628%)  route 0.335ns (70.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  progRam_Data_In_Bytes_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[3][1]/Q
                         net (fo=2, routed)           0.335     2.037    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.872     1.959    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_instruction_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.553     1.553    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  inst_LogicUnit/instruction_fetch_reg[0][5]/Q
                         net (fo=1, routed)           0.054     1.748    inst_LogicUnit/instruction_fetch_reg[0]_26[5]
    SLICE_X22Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  inst_LogicUnit/current_instruction[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    inst_LogicUnit/current_instruction[5]_i_1_n_0
    SLICE_X22Y20         FDRE                                         r  inst_LogicUnit/current_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.821     1.908    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  inst_LogicUnit/current_instruction_reg[5]/C
                         clock pessimism             -0.341     1.566    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.121     1.687    inst_LogicUnit/current_instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/pc_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.554     1.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  inst_LogicUnit/pc_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  inst_LogicUnit/pc_reg[0][8]/Q
                         net (fo=1, routed)           0.054     1.749    inst_LogicUnit/pc_reg[0]_22[8]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  inst_LogicUnit/current_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_LogicUnit/pc[0]_43[8]
    SLICE_X12Y29         FDRE                                         r  inst_LogicUnit/current_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.821     1.908    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  inst_LogicUnit/current_pc_reg[8]/C
                         clock pessimism             -0.340     1.567    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.121     1.688    inst_LogicUnit/current_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.555     1.555    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  inst_LogicUnit/instruction_fetch_reg[3][5]/Q
                         net (fo=1, routed)           0.054     1.750    inst_LogicUnit/instruction_fetch_reg[3]_23[5]
    SLICE_X26Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  inst_LogicUnit/instruction_fetch[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    inst_LogicUnit/instruction_fetch[1]_42[5]
    SLICE_X26Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.823     1.910    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y20         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][5]/C
                         clock pessimism             -0.341     1.568    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.121     1.689    inst_LogicUnit/instruction_fetch_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.554     1.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X27Y22         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  inst_LogicUnit/instruction_fetch_reg[2][6]/Q
                         net (fo=1, routed)           0.054     1.749    inst_LogicUnit/instruction_fetch_reg[2]_25[6]
    SLICE_X26Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  inst_LogicUnit/instruction_fetch[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_LogicUnit/instruction_fetch[0]_41[6]
    SLICE_X26Y22         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.821     1.908    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y22         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][6]/C
                         clock pessimism             -0.340     1.567    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.121     1.688    inst_LogicUnit/instruction_fetch_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y22  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 4.068ns (51.078%)  route 3.896ns (48.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.547     4.485    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X20Y22         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.456     4.941 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.834     5.775    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.899 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     8.961    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.449 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.449    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.965ns (65.554%)  route 2.084ns (34.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.610     4.547    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           2.084     7.087    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.596 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.596    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.959ns (67.973%)  route 1.865ns (32.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.606     4.543    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.999 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.865     6.864    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.367 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.367    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.976ns (68.519%)  route 1.827ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.827     6.833    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.352 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.352    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.976ns (68.690%)  route 1.812ns (31.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.812     6.819    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.339 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.339    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.978ns (69.893%)  route 1.714ns (30.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.714     6.720    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.242 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.242    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.989ns (70.128%)  route 1.699ns (29.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.606     4.543    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.999 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.699     6.698    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.231 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.231    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.985ns (70.423%)  route 1.674ns (29.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.606     4.543    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.999 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.674     6.673    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.202 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.202    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.981ns (70.424%)  route 1.672ns (29.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           1.672     6.674    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.525    10.199 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.199    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.974ns (70.464%)  route 1.666ns (29.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.666     6.672    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.189 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.189    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.367ns (80.889%)  route 0.323ns (19.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.323     2.047    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.273 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.273    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.346ns (79.527%)  route 0.347ns (20.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.347     2.069    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.274 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.274    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.360ns (80.394%)  route 0.332ns (19.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.332     2.058    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.277 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.277    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.371ns (80.052%)  route 0.342ns (19.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.342     2.064    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.294 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.294    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.375ns (79.839%)  route 0.347ns (20.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.347     2.070    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.303 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.303    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.364ns (79.319%)  route 0.356ns (20.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.356     2.082    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.306 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.306    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.362ns (77.576%)  route 0.394ns (22.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.394     2.120    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.341 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.341    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.362ns (77.590%)  route 0.393ns (22.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.393     2.120    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.341 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.341    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.345ns (76.365%)  route 0.416ns (23.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.416     2.139    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.343 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.351ns (72.538%)  route 0.512ns (27.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.512     2.237    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.447 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.709ns (31.218%)  route 3.765ns (68.782%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.560     4.021    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.145 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.424     4.569    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.781     5.474    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.437     4.227    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.495     4.285    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.495     4.285    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.584ns (29.169%)  route 3.847ns (70.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.222     5.431    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.495     4.285    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.493     4.283    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.493     4.283    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.493     4.283    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.584ns (29.194%)  route 3.842ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.086    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     4.210 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          1.217     5.426    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.493     4.283    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 1.584ns (29.308%)  route 3.820ns (70.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.091     4.551    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.675 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.728     5.403    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.429     4.219    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 1.584ns (29.308%)  route 3.820ns (70.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.091     4.551    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.675 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.728     5.403    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.429     4.219    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.274ns (22.566%)  route 0.940ns (77.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          0.940     1.169    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  Inst_UART_RX_CTRL/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Inst_UART_RX_CTRL/r_SM_Main[0]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.826     1.913    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.274ns (21.206%)  route 1.018ns (78.794%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.018     1.247    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.292    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.274ns (20.248%)  route 1.079ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.079     1.308    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.353 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.353    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.826     1.913    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y14         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.274ns (20.190%)  route 1.083ns (79.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.083     1.312    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X19Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.357    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.274ns (20.160%)  route 1.085ns (79.840%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.085     1.314    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X19Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.359 r  Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1_n_0
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X19Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.088%)  route 1.123ns (80.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.996     1.216    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.127     1.388    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.274ns (19.262%)  route 1.148ns (80.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.148     1.377    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.422 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.422    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X21Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.826     1.913    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X21Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.274ns (19.213%)  route 1.152ns (80.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.152     1.381    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.426 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.426    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C





