;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 201, 15
	SUB 1, <-10
	ADD #160, <6
	SLT 121, 2
	SLT 121, 2
	SUB @-127, 100
	SUB 1, <-0
	SUB 1, <-0
	DJN 121, 2
	SLT 20, @12
	SLT 121, 2
	SUB @127, 106
	MOV 320, @1
	JMP @320, #1
	SLT 1, <-1
	SUB @0, @3
	SLT 20, @12
	MOV 1, <-0
	CMP 721, 600
	CMP 721, 600
	SLT 121, 2
	SLT 121, 2
	SLT 121, 2
	MOV -7, <-20
	SPL 0
	SLT 121, 2
	SLT 1, <-1
	SUB 320, <1
	SLT 1, <-1
	SUB 320, <1
	SPL 201, 10
	SLT 20, @12
	SPL 201, 10
	SUB 71, @60
	SUB 721, 600
	SUB 50, <-40
	SPL 0, <792
	JMP 11, <0
	MOV -1, <-30
	JMP 12, <0
	JMP <-127, 100
	SLT 50, <-40
	SLT 121, 3
	SUB 1, <-0
	MOV -7, <-20
