<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: power8.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_684d1ab189bd39b314a0434b1053dc13.html">power8</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">power8.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::ibm::power8{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> power8 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        PM_1LPAR_CYC = 0x1f05e, <span class="comment">// Number of cycles in single lpar mode. All threads in the core are assigned to the same lpar</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        PM_1PLUS_PPC_CMPL = 0x100f2, <span class="comment">// 1 or more ppc insts finished</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        PM_1PLUS_PPC_DISP = 0x400f2, <span class="comment">// Cycles at least one Instr Dispatched</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        PM_2LPAR_CYC = 0x2006e, <span class="comment">// Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to Lpar1</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        PM_4LPAR_CYC = 0x4e05e, <span class="comment">// Number of cycles in 4 LPAR mode. Threads 0-1 belong to lpar0</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PM_ALL_CHIP_PUMP_CPRED = 0x610050, <span class="comment">// correct) for all data types (demand load</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        PM_ALL_GRP_PUMP_CPRED = 0x520050, <span class="comment">// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types (demand load</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        PM_ALL_GRP_PUMP_MPRED = 0x620052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types (demand load</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        PM_ALL_GRP_PUMP_MPRED_RTY = 0x610052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types (demand load</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        PM_ALL_PUMP_CPRED = 0x610054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for all data types (demand load</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        PM_ALL_PUMP_MPRED = 0x640052, <span class="comment">// Pump misprediction. Counts across all types of pumps for all data types (demand load</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        PM_ALL_SYS_PUMP_CPRED = 0x630050, <span class="comment">// Initial and Final Pump Scope was system pump for all data types (demand load</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        PM_ALL_SYS_PUMP_MPRED = 0x630052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types (demand load</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        PM_ALL_SYS_PUMP_MPRED_RTY = 0x640050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types (demand load</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        PM_ANY_THRD_RUN_CYC = 0x100fa, <span class="comment">// One of threads in run_cycles</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        PM_BACK_BR_CMPL = 0x2505e, <span class="comment">// Branch instruction completed with a target address less than current instruction address</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        PM_BANK_CONFLICT = 0x4082, <span class="comment">// Read blocked due to interleave conflict. The ifar logic will detect an interleave conflict and kill the data that was read that cycle.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        PM_BRU_FIN = 0x10068, <span class="comment">// Branch Instruction Finished</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        PM_BR_2PATH = 0x20036, <span class="comment">// two path branch</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        PM_BR_BC_8 = 0x5086, <span class="comment">// Pairable BC+8 branch that has not been converted to a Resolve Finished in the BRU pipeline</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        PM_BR_BC_8_CONV = 0x5084, <span class="comment">// Pairable BC+8 branch that was converted to a Resolve Finished in the BRU pipeline.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        PM_BR_CMPL = 0x40060, <span class="comment">// Branch Instruction completed</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        PM_BR_MPRED_CCACHE = 0x40ac, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        PM_BR_MPRED_CMPL = 0x400f6, <span class="comment">// Number of Branch Mispredicts</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        PM_BR_MPRED_CR = 0x40b8, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the BHT Direction Prediction (taken/not taken).</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        PM_BR_MPRED_LSTACK = 0x40ae, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        PM_BR_MPRED_TA = 0x40ba, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack. Only XL-form branches that resolved Taken set this event.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        PM_BR_MRK_2PATH = 0x10138, <span class="comment">// marked two path branch</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        PM_BR_PRED_BR0 = 0x409c, <span class="comment">// Conditional Branch Completed on BR0 (1st branch in group) in which the HW predicted the Direction or Target</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        PM_BR_PRED_BR1 = 0x409e, <span class="comment">// Conditional Branch Completed on BR1 (2nd branch in group) in which the HW predicted the Direction or Target. Note: BR1 can only be used in Single Thread Mode. In all of the SMT modes</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        PM_BR_PRED_BR_CMPL = 0x489c, <span class="comment">// Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) OR if_pc_br0_br_pred(1).</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        PM_BR_PRED_CCACHE_BR0 = 0x40a4, <span class="comment">// Conditional Branch Completed on BR0 that used the Count Cache for Target Prediction</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        PM_BR_PRED_CCACHE_BR1 = 0x40a6, <span class="comment">// Conditional Branch Completed on BR1 that used the Count Cache for Target Prediction</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        PM_BR_PRED_CCACHE_CMPL = 0x48a4, <span class="comment">// Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) AND if_pc_br0_pred_type.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        PM_BR_PRED_CR_BR0 = 0x40b0, <span class="comment">// Conditional Branch Completed on BR0 that had its direction predicted. I-form branches do not set this event. In addition</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PM_BR_PRED_CR_BR1 = 0x40b2, <span class="comment">// Conditional Branch Completed on BR1 that had its direction predicted. I-form branches do not set this event. In addition</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        PM_BR_PRED_CR_CMPL = 0x48b0, <span class="comment">// &#39;1&#39;.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        PM_BR_PRED_LSTACK_BR0 = 0x40a8, <span class="comment">// Conditional Branch Completed on BR0 that used the Link Stack for Target Prediction</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        PM_BR_PRED_LSTACK_BR1 = 0x40aa, <span class="comment">// Conditional Branch Completed on BR1 that used the Link Stack for Target Prediction</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        PM_BR_PRED_LSTACK_CMPL = 0x48a8, <span class="comment">// Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) AND (not if_pc_br0_pred_type).</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        PM_BR_PRED_TA_BR0 = 0x40b4, <span class="comment">// Conditional Branch Completed on BR0 that had its target address predicted. Only XL-form branches set this event.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        PM_BR_PRED_TA_BR1 = 0x40b6, <span class="comment">// Conditional Branch Completed on BR1 that had its target address predicted. Only XL-form branches set this event.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        PM_BR_PRED_TA_CMPL = 0x48b4, <span class="comment">// &#39;1&#39;.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        PM_BR_TAKEN_CMPL = 0x200fa, <span class="comment">// New event for Branch Taken</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PM_BR_UNCOND_BR0 = 0x40a0, <span class="comment">// Unconditional Branch Completed on BR0. HW branch prediction was not used for this branch. This can be an I-form branch</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PM_BR_UNCOND_BR1 = 0x40a2, <span class="comment">// Unconditional Branch Completed on BR1. HW branch prediction was not used for this branch. This can be an I-form branch</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PM_BR_UNCOND_CMPL = 0x48a0, <span class="comment">// 00 AND if_pc_br0_completed.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PM_CASTOUT_ISSUED = 0x3094, <span class="comment">// Castouts issued</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PM_CASTOUT_ISSUED_GPR = 0x3096, <span class="comment">// Castouts issued GPR</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        PM_CHIP_PUMP_CPRED = 0x10050, <span class="comment">// correct) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        PM_CLB_HELD = 0x2090, <span class="comment">// CLB Hold: Any Reason</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        PM_CMPLU_STALL = 0x4000a, <span class="comment">// Completion stall</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        PM_CMPLU_STALL_BRU = 0x4d018, <span class="comment">// Completion stall due to a Branch Unit</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PM_CMPLU_STALL_BRU_CRU = 0x2d018, <span class="comment">// Completion stall due to IFU</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        PM_CMPLU_STALL_COQ_FULL = 0x30026, <span class="comment">// Completion stall due to CO q full</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        PM_CMPLU_STALL_DCACHE_MISS = 0x2c012, <span class="comment">// Completion stall by Dcache miss</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        PM_CMPLU_STALL_DMISS_L21_L31 = 0x2c018, <span class="comment">// Completion stall by Dcache miss which resolved on chip (excluding local L2/L3)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        PM_CMPLU_STALL_DMISS_L2L3 = 0x2c016, <span class="comment">// Completion stall by Dcache miss which resolved in L2/L3</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        PM_CMPLU_STALL_DMISS_L2L3_CONFLICT = 0x4c016, <span class="comment">// Completion stall due to cache miss that resolves in the L2 or L3 with a conflict</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        PM_CMPLU_STALL_DMISS_L3MISS = 0x4c01a, <span class="comment">// Completion stall due to cache miss resolving missed the L3</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PM_CMPLU_STALL_DMISS_LMEM = 0x4c018, <span class="comment">// Completion stall due to cache miss that resolves in local memory</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        PM_CMPLU_STALL_DMISS_REMOTE = 0x2c01c, <span class="comment">// Completion stall by Dcache miss which resolved from remote chip (cache or memory)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PM_CMPLU_STALL_ERAT_MISS = 0x4c012, <span class="comment">// Completion stall due to LSU reject ERAT miss</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PM_CMPLU_STALL_FLUSH = 0x30038, <span class="comment">// completion stall due to flush by own thread</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PM_CMPLU_STALL_FXLONG = 0x4d016, <span class="comment">// Completion stall due to a long latency fixed point instruction</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PM_CMPLU_STALL_FXU = 0x2d016, <span class="comment">// Completion stall due to FXU</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PM_CMPLU_STALL_HWSYNC = 0x30036, <span class="comment">// completion stall due to hwsync</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PM_CMPLU_STALL_LOAD_FINISH = 0x4d014, <span class="comment">// Completion stall due to a Load finish</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PM_CMPLU_STALL_LSU = 0x2c010, <span class="comment">// Completion stall by LSU instruction</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PM_CMPLU_STALL_LWSYNC = 0x10036, <span class="comment">// completion stall due to isync/lwsync</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PM_CMPLU_STALL_MEM_ECC_DELAY = 0x30028, <span class="comment">// Completion stall due to mem ECC delay</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PM_CMPLU_STALL_NO_NTF = 0x2e01c, <span class="comment">// Completion stall due to nop</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        PM_CMPLU_STALL_NTCG_FLUSH = 0x2e01e, <span class="comment">// Completion stall due to ntcg flush</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        PM_CMPLU_STALL_OTHER_CMPL = 0x30006, <span class="comment">// Instructions core completed while this tread was stalled</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        PM_CMPLU_STALL_REJECT = 0x4c010, <span class="comment">// Completion stall due to LSU reject</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        PM_CMPLU_STALL_REJECT_LHS = 0x2c01a, <span class="comment">// Completion stall due to reject (load hit store)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        PM_CMPLU_STALL_REJ_LMQ_FULL = 0x4c014, <span class="comment">// Completion stall due to LSU reject LMQ full</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        PM_CMPLU_STALL_SCALAR = 0x4d010, <span class="comment">// Completion stall due to VSU scalar instruction</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        PM_CMPLU_STALL_SCALAR_LONG = 0x2d010, <span class="comment">// Completion stall due to VSU scalar long latency instruction</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        PM_CMPLU_STALL_STORE = 0x2c014, <span class="comment">// Completion stall by stores this includes store agen finishes in pipe LS0/LS1 and store data finishes in LS2/LS3</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        PM_CMPLU_STALL_ST_FWD = 0x4c01c, <span class="comment">// Completion stall due to store forward</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        PM_CMPLU_STALL_THRD = 0x1001c, <span class="comment">// Completion Stalled due to thread conflict. Group ready to complete but it was another thread&#39;s turn</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        PM_CMPLU_STALL_VECTOR = 0x2d014, <span class="comment">// Completion stall due to VSU vector instruction</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        PM_CMPLU_STALL_VECTOR_LONG = 0x4d012, <span class="comment">// Completion stall due to VSU vector long instruction</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        PM_CMPLU_STALL_VSU = 0x2d012, <span class="comment">// Completion stall due to VSU instruction</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        PM_CO0_ALLOC = 0x16083, <span class="comment">// CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        PM_CO0_BUSY = 0x16082, <span class="comment">// CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PM_CO_DISP_FAIL = 0x517082, <span class="comment">// CO dispatch failed due to all CO machines being busy</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        PM_CO_TM_SC_FOOTPRINT = 0x527084, <span class="comment">// L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        PM_CO_USAGE = 0x3608a, <span class="comment">// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 CO machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        PM_CRU_FIN = 0x40066, <span class="comment">// IFU Finished a (non-branch) instruction</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PM_CYC = 0x1e, <span class="comment">// Cycles</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        PM_DATA_ALL_CHIP_PUMP_CPRED = 0x61c050, <span class="comment">// correct) for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PM_DATA_ALL_FROM_DL2L3_MOD = 0x64c048, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PM_DATA_ALL_FROM_DL2L3_SHR = 0x63c048, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PM_DATA_ALL_FROM_DL4 = 0x63c04c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PM_DATA_ALL_FROM_DMEM = 0x64c04c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PM_DATA_ALL_FROM_L2 = 0x61c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PM_DATA_ALL_FROM_L21_MOD = 0x64c046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PM_DATA_ALL_FROM_L21_SHR = 0x63c046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PM_DATA_ALL_FROM_L2MISS_MOD = 0x61c04e, <span class="comment">// The processor&#39;s data cache was reloaded from a localtion other than the local core&#39;s L2 due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PM_DATA_ALL_FROM_L2_DISP_CONFLICT_LDHITST = 0x63c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with load hit store conflict due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PM_DATA_ALL_FROM_L2_DISP_CONFLICT_OTHER = 0x64c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with dispatch conflict due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PM_DATA_ALL_FROM_L2_MEPF = 0x62c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        PM_DATA_ALL_FROM_L2_NO_CONFLICT = 0x61c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 without conflict due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        PM_DATA_ALL_FROM_L3 = 0x64c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        PM_DATA_ALL_FROM_L31_ECO_MOD = 0x64c044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        PM_DATA_ALL_FROM_L31_ECO_SHR = 0x63c044, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        PM_DATA_ALL_FROM_L31_MOD = 0x62c044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        PM_DATA_ALL_FROM_L31_SHR = 0x61c046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        PM_DATA_ALL_FROM_L3MISS_MOD = 0x64c04e, <span class="comment">// The processor&#39;s data cache was reloaded from a localtion other than the local core&#39;s L3 due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PM_DATA_ALL_FROM_L3_DISP_CONFLICT = 0x63c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 with dispatch conflict due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PM_DATA_ALL_FROM_L3_MEPF = 0x62c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PM_DATA_ALL_FROM_L3_NO_CONFLICT = 0x61c044, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without conflict due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PM_DATA_ALL_FROM_LL4 = 0x61c04c, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s L4 cache due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PM_DATA_ALL_FROM_LMEM = 0x62c048, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s Memory due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PM_DATA_ALL_FROM_MEMORY = 0x62c04c, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PM_DATA_ALL_FROM_OFF_CHIP_CACHE = 0x64c04a, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        PM_DATA_ALL_FROM_ON_CHIP_CACHE = 0x61c048, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        PM_DATA_ALL_FROM_RL2L3_MOD = 0x62c046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        PM_DATA_ALL_FROM_RL2L3_SHR = 0x61c04a, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        PM_DATA_ALL_FROM_RL4 = 0x62c04a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        PM_DATA_ALL_FROM_RMEM = 0x63c04a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to either demand loads or data prefetch</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        PM_DATA_ALL_GRP_PUMP_CPRED = 0x62c050, <span class="comment">// correct) for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        PM_DATA_ALL_GRP_PUMP_MPRED = 0x62c052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        PM_DATA_ALL_GRP_PUMP_MPRED_RTY = 0x61c052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        PM_DATA_ALL_PUMP_CPRED = 0x61c054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        PM_DATA_ALL_PUMP_MPRED = 0x64c052, <span class="comment">// Pump misprediction. Counts across all types of pumps for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        PM_DATA_ALL_SYS_PUMP_CPRED = 0x63c050, <span class="comment">// correct) for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        PM_DATA_ALL_SYS_PUMP_MPRED = 0x63c052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        PM_DATA_ALL_SYS_PUMP_MPRED_RTY = 0x64c050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for either demand loads or data prefetch</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        PM_DATA_CHIP_PUMP_CPRED = 0x1c050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        PM_DATA_FROM_DL2L3_MOD = 0x4c048, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        PM_DATA_FROM_DL2L3_SHR = 0x3c048, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        PM_DATA_FROM_DL4 = 0x3c04c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to a demand load</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        PM_DATA_FROM_DMEM = 0x4c04c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to a demand load</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        PM_DATA_FROM_L2 = 0x1c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 due to a demand load</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        PM_DATA_FROM_L21_MOD = 0x4c046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        PM_DATA_FROM_L21_SHR = 0x3c046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        PM_DATA_FROM_L2MISS = 0x200fe, <span class="comment">// Demand LD - L2 Miss (not L2 hit)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        PM_DATA_FROM_L2MISS_MOD = 0x1c04e, <span class="comment">// The processor&#39;s data cache was reloaded from a localtion other than the local core&#39;s L2 due to a demand load</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST = 0x3c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with load hit store conflict due to a demand load</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        PM_DATA_FROM_L2_DISP_CONFLICT_OTHER = 0x4c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with dispatch conflict due to a demand load</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        PM_DATA_FROM_L2_MEPF = 0x2c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state due to a demand load</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        PM_DATA_FROM_L2_NO_CONFLICT = 0x1c040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 without conflict due to a demand load</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        PM_DATA_FROM_L3 = 0x4c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 due to a demand load</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        PM_DATA_FROM_L31_ECO_MOD = 0x4c044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        PM_DATA_FROM_L31_ECO_SHR = 0x3c044, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        PM_DATA_FROM_L31_MOD = 0x2c044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        PM_DATA_FROM_L31_SHR = 0x1c046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        PM_DATA_FROM_L3MISS = 0x300fe, <span class="comment">// Demand LD - L3 Miss (not L2 hit and not L3 hit)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        PM_DATA_FROM_L3MISS_MOD = 0x4c04e, <span class="comment">// The processor&#39;s data cache was reloaded from a localtion other than the local core&#39;s L3 due to a demand load</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PM_DATA_FROM_L3_DISP_CONFLICT = 0x3c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 with dispatch conflict due to a demand load</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PM_DATA_FROM_L3_MEPF = 0x2c042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state due to a demand load</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PM_DATA_FROM_L3_NO_CONFLICT = 0x1c044, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without conflict due to a demand load</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PM_DATA_FROM_LL4 = 0x1c04c, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s L4 cache due to a demand load</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PM_DATA_FROM_LMEM = 0x2c048, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s Memory due to a demand load</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PM_DATA_FROM_MEM = 0x400fe, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PM_DATA_FROM_MEMORY = 0x2c04c, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PM_DATA_FROM_OFF_CHIP_CACHE = 0x4c04a, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a demand load</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PM_DATA_FROM_ON_CHIP_CACHE = 0x1c048, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        PM_DATA_FROM_RL2L3_MOD = 0x2c046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        PM_DATA_FROM_RL2L3_SHR = 0x1c04a, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        PM_DATA_FROM_RL4 = 0x2c04a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to a demand load</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        PM_DATA_FROM_RMEM = 0x3c04a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to a demand load</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PM_DATA_GRP_PUMP_CPRED = 0x2c050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        PM_DATA_GRP_PUMP_MPRED = 0x2c052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        PM_DATA_GRP_PUMP_MPRED_RTY = 0x1c052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        PM_DATA_PUMP_CPRED = 0x1c054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for a demand load</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        PM_DATA_PUMP_MPRED = 0x4c052, <span class="comment">// Pump misprediction. Counts across all types of pumps for a demand load</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PM_DATA_SYS_PUMP_CPRED = 0x3c050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        PM_DATA_SYS_PUMP_MPRED = 0x3c052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for a demand load</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        PM_DATA_SYS_PUMP_MPRED_RTY = 0x4c050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        PM_DATA_TABLEWALK_CYC = 0x3001a, <span class="comment">// Tablwalk Cycles (could be 1 or 2 active)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        PM_DC_COLLISIONS = 0xe0bc, <span class="comment">// DATA Cache collisions</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        PM_DC_PREF_STREAM_ALLOC = 0x1e050, <span class="comment">// Stream marked valid. The stream could have been allocated through the hardware prefetch mechanism or through software. This is combined ls0 and ls1</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        PM_DC_PREF_STREAM_CONF = 0x2e050, <span class="comment">// A demand load referenced a line in an active prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software. Combine up + down</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        PM_DC_PREF_STREAM_FUZZY_CONF = 0x4e050, <span class="comment">// A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        PM_DC_PREF_STREAM_STRIDED_CONF = 0x3e050, <span class="comment">// A demand load referenced a line in an active strided prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        PM_DERAT_MISS_16G = 0x4c054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 16G</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PM_DERAT_MISS_16M = 0x3c054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 16M</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        PM_DERAT_MISS_4K = 0x1c056, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 4K</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        PM_DERAT_MISS_64K = 0x2c054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 64K</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        PM_DFU = 0xb0ba, <span class="comment">// Finish DFU (all finish)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        PM_DFU_DCFFIX = 0xb0be, <span class="comment">// Convert from fixed opcode finish (dcffix</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        PM_DFU_DENBCD = 0xb0bc, <span class="comment">// BCD-&gt;DPD opcode finish (denbcd</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        PM_DFU_MC = 0xb0b8, <span class="comment">// Finish DFU multicycle</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        PM_DISP_CLB_HELD_BAL = 0x2092, <span class="comment">// Dispatch/CLB Hold: Balance</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        PM_DISP_CLB_HELD_RES = 0x2094, <span class="comment">// Dispatch/CLB Hold: Resource</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PM_DISP_CLB_HELD_SB = 0x20a8, <span class="comment">// Dispatch/CLB Hold: Scoreboard</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PM_DISP_CLB_HELD_SYNC = 0x2098, <span class="comment">// Dispatch/CLB Hold: Sync type instruction</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        PM_DISP_CLB_HELD_TLBIE = 0x2096, <span class="comment">// Dispatch Hold: Due to TLBIE</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        PM_DISP_HELD = 0x10006, <span class="comment">// Dispatch Held</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        PM_DISP_HELD_IQ_FULL = 0x20006, <span class="comment">// Dispatch held due to Issue q full</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        PM_DISP_HELD_MAP_FULL = 0x1002a, <span class="comment">// Dispatch for this thread was held because the Mappers were full</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        PM_DISP_HELD_SRQ_FULL = 0x30018, <span class="comment">// Dispatch held due SRQ no room</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        PM_DISP_HELD_SYNC_HOLD = 0x4003c, <span class="comment">// Dispatch held due to SYNC hold</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        PM_DISP_HOLD_GCT_FULL = 0x30a6, <span class="comment">// Dispatch Hold Due to no space in the GCT</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        PM_DISP_WT = 0x30008, <span class="comment">// Dispatched Starved</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        PM_DPTEG_FROM_DL2L3_MOD = 0x4e048, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        PM_DPTEG_FROM_DL2L3_SHR = 0x3e048, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        PM_DPTEG_FROM_DL4 = 0x3e04c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a data side request</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        PM_DPTEG_FROM_DMEM = 0x4e04c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a data side request</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        PM_DPTEG_FROM_L2 = 0x1e042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a data side request</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        PM_DPTEG_FROM_L21_MOD = 0x4e046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        PM_DPTEG_FROM_L21_SHR = 0x3e046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        PM_DPTEG_FROM_L2MISS = 0x1e04e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L2 due to a data side request</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        PM_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST = 0x3e040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with load hit store conflict due to a data side request</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        PM_DPTEG_FROM_L2_DISP_CONFLICT_OTHER = 0x4e040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with dispatch conflict due to a data side request</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        PM_DPTEG_FROM_L2_MEPF = 0x2e040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to a data side request</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        PM_DPTEG_FROM_L2_NO_CONFLICT = 0x1e040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a data side request</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        PM_DPTEG_FROM_L3 = 0x4e042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a data side request</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        PM_DPTEG_FROM_L31_ECO_MOD = 0x4e044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        PM_DPTEG_FROM_L31_ECO_SHR = 0x3e044, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        PM_DPTEG_FROM_L31_MOD = 0x2e044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        PM_DPTEG_FROM_L31_SHR = 0x1e046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        PM_DPTEG_FROM_L3MISS = 0x4e04e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L3 due to a data side request</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        PM_DPTEG_FROM_L3_DISP_CONFLICT = 0x3e042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a data side request</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        PM_DPTEG_FROM_L3_MEPF = 0x2e042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to a data side request</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        PM_DPTEG_FROM_L3_NO_CONFLICT = 0x1e044, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a data side request</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        PM_DPTEG_FROM_LL4 = 0x1e04c, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a data side request</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        PM_DPTEG_FROM_LMEM = 0x2e048, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a data side request</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        PM_DPTEG_FROM_MEMORY = 0x2e04c, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        PM_DPTEG_FROM_OFF_CHIP_CACHE = 0x4e04a, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a data side request</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        PM_DPTEG_FROM_ON_CHIP_CACHE = 0x1e048, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a data side request</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        PM_DPTEG_FROM_RL2L3_MOD = 0x2e046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        PM_DPTEG_FROM_RL2L3_SHR = 0x1e04a, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        PM_DPTEG_FROM_RL4 = 0x2e04a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a data side request</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        PM_DPTEG_FROM_RMEM = 0x3e04a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a data side request</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        PM_DSLB_MISS = 0xd094, <span class="comment">// Data SLB Miss - Total of all segment sizes</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        PM_DTLB_MISS = 0x300fc, <span class="comment">// Data PTEG reload</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        PM_DTLB_MISS_16G = 0x1c058, <span class="comment">// Data TLB Miss page size 16G</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        PM_DTLB_MISS_16M = 0x4c056, <span class="comment">// Data TLB Miss page size 16M</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        PM_DTLB_MISS_4K = 0x2c056, <span class="comment">// Data TLB Miss page size 4k</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        PM_DTLB_MISS_64K = 0x3c056, <span class="comment">// Data TLB Miss page size 64K</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        PM_EAT_FORCE_MISPRED = 0x50a8, <span class="comment">// XL-form branch was mispredicted due to the predicted target address missing from EAT. The EAT forces a mispredict in this case since there is no predicated target to validate. This is a rare case that may occur when the EAT is full and a branch is issue</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        PM_EAT_FULL_CYC = 0x4084, <span class="comment">// Cycles No room in EAT</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        PM_EE_OFF_EXT_INT = 0x2080, <span class="comment">// Ee off and external interrupt</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        PM_EXT_INT = 0x200f8, <span class="comment">// external interrupt</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        PM_FAV_TBEGIN = 0x20b4, <span class="comment">// Dispatch time Favored tbegin</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        PM_FLOP = 0x100f4, <span class="comment">// Floating Point Operation Finished</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        PM_FLOP_SUM_SCALAR = 0xa0ae, <span class="comment">// flops summary scalar instructions</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        PM_FLOP_SUM_VEC = 0xa0ac, <span class="comment">// flops summary vector instructions</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        PM_FLUSH = 0x400f8, <span class="comment">// Flush (any type)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        PM_FLUSH_BR_MPRED = 0x2084, <span class="comment">// Flush caused by branch mispredict</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        PM_FLUSH_COMPLETION = 0x30012, <span class="comment">// Completion Flush</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        PM_FLUSH_DISP = 0x2082, <span class="comment">// Dispatch flush</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        PM_FLUSH_DISP_SB = 0x208c, <span class="comment">// Dispatch Flush: Scoreboard</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        PM_FLUSH_DISP_SYNC = 0x2088, <span class="comment">// Dispatch Flush: Sync</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        PM_FLUSH_DISP_TLBIE = 0x208a, <span class="comment">// Dispatch Flush: TLBIE</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        PM_FLUSH_LSU = 0x208e, <span class="comment">// Flush initiated by LSU</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        PM_FLUSH_PARTIAL = 0x2086, <span class="comment">// Partial flush</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        PM_FPU0_FCONV = 0xa0b0, <span class="comment">// Convert instruction executed</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        PM_FPU0_FEST = 0xa0b8, <span class="comment">// Estimate instruction executed</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        PM_FPU0_FRSP = 0xa0b4, <span class="comment">// Round to single precision instruction executed</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        PM_FPU1_FCONV = 0xa0b2, <span class="comment">// Convert instruction executed</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        PM_FPU1_FEST = 0xa0ba, <span class="comment">// Estimate instruction executed</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        PM_FPU1_FRSP = 0xa0b6, <span class="comment">// Round to single precision instruction executed</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        PM_FREQ_DOWN = 0x3000c, <span class="comment">// Power Management: Below Threshold B</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        PM_FREQ_UP = 0x4000c, <span class="comment">// Power Management: Above Threshold A</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        PM_FUSION_TOC_GRP0_1 = 0x50b0, <span class="comment">// One pair of instructions fused with TOC in Group0</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        PM_FUSION_TOC_GRP0_2 = 0x50ae, <span class="comment">// Two pairs of instructions fused with TOCin Group0</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        PM_FUSION_TOC_GRP0_3 = 0x50ac, <span class="comment">// Three pairs of instructions fused with TOC in Group0</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        PM_FUSION_TOC_GRP1_1 = 0x50b2, <span class="comment">// One pair of instructions fused with TOX in Group1</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        PM_FUSION_VSX_GRP0_1 = 0x50b8, <span class="comment">// One pair of instructions fused with VSX in Group0</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        PM_FUSION_VSX_GRP0_2 = 0x50b6, <span class="comment">// Two pairs of instructions fused with VSX in Group0</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        PM_FUSION_VSX_GRP0_3 = 0x50b4, <span class="comment">// Three pairs of instructions fused with VSX in Group0</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        PM_FUSION_VSX_GRP1_1 = 0x50ba, <span class="comment">// One pair of instructions fused with VSX in Group1</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        PM_FXU0_BUSY_FXU1_IDLE = 0x3000e, <span class="comment">// fxu0 busy and fxu1 idle</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        PM_FXU0_FIN = 0x10004, <span class="comment">// The fixed point unit Unit 0 finished an instruction. Instructions that finish may not necessary complete.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        PM_FXU1_BUSY_FXU0_IDLE = 0x4000e, <span class="comment">// fxu0 idle and fxu1 busy.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        PM_FXU1_FIN = 0x40004, <span class="comment">// FXU1 Finished</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        PM_FXU_BUSY = 0x2000e, <span class="comment">// fxu0 busy and fxu1 busy.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        PM_FXU_IDLE = 0x1000e, <span class="comment">// fxu0 idle and fxu1 idle</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        PM_GCT_EMPTY_CYC = 0x20008, <span class="comment">// No itags assigned either thread (GCT Empty)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        PM_GCT_MERGE = 0x30a4, <span class="comment">// Group dispatched on a merged GCT empty. GCT entries can be merged only within the same thread</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        PM_GCT_NOSLOT_BR_MPRED = 0x4d01e, <span class="comment">// Gct empty for this thread due to branch mispred</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        PM_GCT_NOSLOT_BR_MPRED_ICMISS = 0x4d01a, <span class="comment">// Gct empty for this thread due to Icache Miss and branch mispred</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        PM_GCT_NOSLOT_CYC = 0x100f8, <span class="comment">// No itags assigned</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        PM_GCT_NOSLOT_DISP_HELD_ISSQ = 0x2d01e, <span class="comment">// Gct empty for this thread due to dispatch hold on this thread due to Issue q full</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        PM_GCT_NOSLOT_DISP_HELD_MAP = 0x4d01c, <span class="comment">// Gct empty for this thread due to dispatch hold on this thread due to Mapper full</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        PM_GCT_NOSLOT_DISP_HELD_OTHER = 0x2e010, <span class="comment">// Gct empty for this thread due to dispatch hold on this thread due to sync</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        PM_GCT_NOSLOT_DISP_HELD_SRQ = 0x2d01c, <span class="comment">// Gct empty for this thread due to dispatch hold on this thread due to SRQ full</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        PM_GCT_NOSLOT_IC_L3MISS = 0x4e010, <span class="comment">// Gct empty for this thread due to icach l3 miss</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        PM_GCT_NOSLOT_IC_MISS = 0x2d01a, <span class="comment">// Gct empty for this thread due to Icache Miss</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        PM_GCT_UTIL_11_14_ENTRIES = 0x20a2, <span class="comment">// GCT Utilization 11-14 entries</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        PM_GCT_UTIL_15_17_ENTRIES = 0x20a4, <span class="comment">// GCT Utilization 15-17 entries</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        PM_GCT_UTIL_18_ENTRIES = 0x20a6, <span class="comment">// GCT Utilization 18+ entries</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        PM_GCT_UTIL_1_2_ENTRIES = 0x209c, <span class="comment">// GCT Utilization 1-2 entries</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        PM_GCT_UTIL_3_6_ENTRIES = 0x209e, <span class="comment">// GCT Utilization 3-6 entries</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        PM_GCT_UTIL_7_10_ENTRIES = 0x20a0, <span class="comment">// GCT Utilization 7-10 entries</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PM_GRP_BR_MPRED_NONSPEC = 0x1000a, <span class="comment">// Group experienced non-speculative branch redirect</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        PM_GRP_CMPL = 0x30004, <span class="comment">// group completed</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        PM_GRP_DISP = 0x3000a, <span class="comment">// group dispatch</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        PM_GRP_IC_MISS_NONSPEC = 0x1000c, <span class="comment">// Group experienced non-speculative I cache miss</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        PM_GRP_MRK = 0x10130, <span class="comment">// Instruction Marked</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        PM_GRP_NON_FULL_GROUP = 0x509c, <span class="comment">// GROUPs where we did not have 6 non branch instructions in the group(ST mode)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        PM_GRP_PUMP_CPRED = 0x20050, <span class="comment">// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        PM_GRP_PUMP_MPRED = 0x20052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        PM_GRP_PUMP_MPRED_RTY = 0x10052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        PM_GRP_TERM_2ND_BRANCH = 0x50a4, <span class="comment">// There were enough instructions in the Ibuffer</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PM_GRP_TERM_FPU_AFTER_BR = 0x50a6, <span class="comment">// There were enough instructions in the Ibuffer</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        PM_GRP_TERM_NOINST = 0x509e, <span class="comment">// Do not fill every slot in the group</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        PM_GRP_TERM_OTHER = 0x50a0, <span class="comment">// There were enough instructions in the Ibuffer</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        PM_GRP_TERM_SLOT_LIMIT = 0x50a2, <span class="comment">// There were enough instructions in the Ibuffer</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        PM_HV_CYC = 0x2000a, <span class="comment">// Cycles in which msr_hv is high. Note that this event does not take msr_pr into consideration</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        PM_IBUF_FULL_CYC = 0x4086, <span class="comment">// Cycles No room in ibuff</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        PM_IC_DEMAND_CYC = 0x10018, <span class="comment">// Cycles when a demand ifetch was pending</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        PM_IC_DEMAND_L2_BHT_REDIRECT = 0x4098, <span class="comment">// L2 I cache demand request due to BHT redirect</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        PM_IC_DEMAND_L2_BR_REDIRECT = 0x409a, <span class="comment">// L2 I cache demand request due to branch Mispredict (15 cycle path)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        PM_IC_DEMAND_REQ = 0x4088, <span class="comment">// Demand Instruction fetch request</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        PM_IC_INVALIDATE = 0x508a, <span class="comment">// Ic line invalidated</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        PM_IC_PREF_CANCEL_HIT = 0x4092, <span class="comment">// Prefetch Canceled due to icache hit</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        PM_IC_PREF_CANCEL_L2 = 0x4094, <span class="comment">// L2 Squashed request</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        PM_IC_PREF_CANCEL_PAGE = 0x4090, <span class="comment">// Prefetch Canceled due to page boundary</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        PM_IC_PREF_REQ = 0x408a, <span class="comment">// Instruction prefetch requests</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        PM_IC_PREF_WRITE = 0x408e, <span class="comment">// Instruction prefetch written into IL1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        PM_IC_RELOAD_PRIVATE = 0x4096, <span class="comment">// Reloading line was brought in private for a specific thread. Most lines are brought in shared for all eight thrreads. If RA does not match then invalidates and then brings it shared to other thread. In P7 line brought in private</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        PM_IERAT_RELOAD = 0x100f6, <span class="comment">// Number of I-ERAT reloads</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        PM_IERAT_RELOAD_16M = 0x4006a, <span class="comment">// IERAT Reloaded (Miss) for a 16M page</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        PM_IERAT_RELOAD_4K = 0x20064, <span class="comment">// IERAT Miss (Not implemented as DI on POWER6)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        PM_IERAT_RELOAD_64K = 0x3006a, <span class="comment">// IERAT Reloaded (Miss) for a 64k page</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        PM_IFETCH_THROTTLE = 0x3405e, <span class="comment">// Cycles in which Instruction fetch throttle was active</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        PM_IFU_L2_TOUCH = 0x5088, <span class="comment">// L2 touch to update MRU on a line</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        PM_INST_ALL_CHIP_PUMP_CPRED = 0x514050, <span class="comment">// correct) for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        PM_INST_ALL_FROM_DL2L3_MOD = 0x544048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        PM_INST_ALL_FROM_DL2L3_SHR = 0x534048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        PM_INST_ALL_FROM_DL4 = 0x53404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        PM_INST_ALL_FROM_DMEM = 0x54404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        PM_INST_ALL_FROM_L2 = 0x514042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        PM_INST_ALL_FROM_L21_MOD = 0x544046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        PM_INST_ALL_FROM_L21_SHR = 0x534046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        PM_INST_ALL_FROM_L2MISS = 0x51404e, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a localtion other than the local core&#39;s L2 due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        PM_INST_ALL_FROM_L2_DISP_CONFLICT_LDHITST = 0x534040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with load hit store conflict due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        PM_INST_ALL_FROM_L2_DISP_CONFLICT_OTHER = 0x544040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with dispatch conflict due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        PM_INST_ALL_FROM_L2_MEPF = 0x524040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        PM_INST_ALL_FROM_L2_NO_CONFLICT = 0x514040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 without conflict due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        PM_INST_ALL_FROM_L3 = 0x544042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        PM_INST_ALL_FROM_L31_ECO_MOD = 0x544044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        PM_INST_ALL_FROM_L31_ECO_SHR = 0x534044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        PM_INST_ALL_FROM_L31_MOD = 0x524044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        PM_INST_ALL_FROM_L31_SHR = 0x514046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        PM_INST_ALL_FROM_L3MISS_MOD = 0x54404e, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a localtion other than the local core&#39;s L3 due to a instruction fetch</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        PM_INST_ALL_FROM_L3_DISP_CONFLICT = 0x534042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 with dispatch conflict due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        PM_INST_ALL_FROM_L3_MEPF = 0x524042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        PM_INST_ALL_FROM_L3_NO_CONFLICT = 0x514044, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without conflict due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        PM_INST_ALL_FROM_LL4 = 0x51404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s L4 cache due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        PM_INST_ALL_FROM_LMEM = 0x524048, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s Memory due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        PM_INST_ALL_FROM_MEMORY = 0x52404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a memory location including L4 from local remote or distant due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        PM_INST_ALL_FROM_OFF_CHIP_CACHE = 0x54404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        PM_INST_ALL_FROM_ON_CHIP_CACHE = 0x514048, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        PM_INST_ALL_FROM_RL2L3_MOD = 0x524046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        PM_INST_ALL_FROM_RL2L3_SHR = 0x51404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        PM_INST_ALL_FROM_RL4 = 0x52404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        PM_INST_ALL_FROM_RMEM = 0x53404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to instruction fetches and prefetches</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        PM_INST_ALL_GRP_PUMP_CPRED = 0x524050, <span class="comment">// correct) for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        PM_INST_ALL_GRP_PUMP_MPRED = 0x524052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        PM_INST_ALL_GRP_PUMP_MPRED_RTY = 0x514052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        PM_INST_ALL_PUMP_CPRED = 0x514054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        PM_INST_ALL_PUMP_MPRED = 0x544052, <span class="comment">// Pump misprediction. Counts across all types of pumps for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        PM_INST_ALL_SYS_PUMP_CPRED = 0x534050, <span class="comment">// correct) for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        PM_INST_ALL_SYS_PUMP_MPRED = 0x534052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        PM_INST_ALL_SYS_PUMP_MPRED_RTY = 0x544050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for instruction fetches and prefetches</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        PM_INST_CHIP_PUMP_CPRED = 0x14050, <span class="comment">// correct) for an instruction fetch</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        PM_INST_CMPL = 0x2, <span class="comment">// Number of PowerPC Instructions that completed.</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        PM_INST_DISP = 0x200f2, <span class="comment">// PPC Dispatched</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        PM_INST_FROM_DL2L3_MOD = 0x44048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        PM_INST_FROM_DL2L3_SHR = 0x34048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        PM_INST_FROM_DL4 = 0x3404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        PM_INST_FROM_DMEM = 0x4404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        PM_INST_FROM_L1 = 0x4080, <span class="comment">// Instruction fetches from L1</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        PM_INST_FROM_L2 = 0x14042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        PM_INST_FROM_L21_MOD = 0x44046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        PM_INST_FROM_L21_SHR = 0x34046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        PM_INST_FROM_L2MISS = 0x1404e, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a localtion other than the local core&#39;s L2 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        PM_INST_FROM_L2_DISP_CONFLICT_LDHITST = 0x34040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with load hit store conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        PM_INST_FROM_L2_DISP_CONFLICT_OTHER = 0x44040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with dispatch conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        PM_INST_FROM_L2_MEPF = 0x24040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        PM_INST_FROM_L2_NO_CONFLICT = 0x14040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 without conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        PM_INST_FROM_L3 = 0x44042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        PM_INST_FROM_L31_ECO_MOD = 0x44044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        PM_INST_FROM_L31_ECO_SHR = 0x34044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        PM_INST_FROM_L31_MOD = 0x24044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        PM_INST_FROM_L31_SHR = 0x14046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        PM_INST_FROM_L3MISS = 0x300fa, <span class="comment">// Marked instruction was reloaded from a location beyond the local chiplet</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        PM_INST_FROM_L3MISS_MOD = 0x4404e, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a localtion other than the local core&#39;s L3 due to a instruction fetch</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        PM_INST_FROM_L3_DISP_CONFLICT = 0x34042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 with dispatch conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        PM_INST_FROM_L3_MEPF = 0x24042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        PM_INST_FROM_L3_NO_CONFLICT = 0x14044, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        PM_INST_FROM_LL4 = 0x1404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s L4 cache due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        PM_INST_FROM_LMEM = 0x24048, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s Memory due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        PM_INST_FROM_MEMORY = 0x2404c, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        PM_INST_FROM_OFF_CHIP_CACHE = 0x4404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        PM_INST_FROM_ON_CHIP_CACHE = 0x14048, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        PM_INST_FROM_RL2L3_MOD = 0x24046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        PM_INST_FROM_RL2L3_SHR = 0x1404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        PM_INST_FROM_RL4 = 0x2404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        PM_INST_FROM_RMEM = 0x3404a, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        PM_INST_GRP_PUMP_CPRED = 0x24050, <span class="comment">// correct) for an instruction fetch</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        PM_INST_GRP_PUMP_MPRED = 0x24052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        PM_INST_GRP_PUMP_MPRED_RTY = 0x14052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        PM_INST_IMC_MATCH_CMPL = 0x1003a, <span class="comment">// IMC Match Count (Not architected in P8)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        PM_INST_IMC_MATCH_DISP = 0x30016, <span class="comment">// Matched Instructions Dispatched</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        PM_INST_PUMP_CPRED = 0x14054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for an instruction fetch</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        PM_INST_PUMP_MPRED = 0x44052, <span class="comment">// Pump misprediction. Counts across all types of pumps for an instruction fetch</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        PM_INST_SYS_PUMP_CPRED = 0x34050, <span class="comment">// correct) for an instruction fetch</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        PM_INST_SYS_PUMP_MPRED = 0x34052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for an instruction fetch</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        PM_INST_SYS_PUMP_MPRED_RTY = 0x44050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        PM_IOPS_CMPL = 0x10014, <span class="comment">// Internal Operations completed</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        PM_IOPS_DISP = 0x30014, <span class="comment">// Internal Operations dispatched</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        PM_IPTEG_FROM_DL2L3_MOD = 0x45048, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        PM_IPTEG_FROM_DL2L3_SHR = 0x35048, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        PM_IPTEG_FROM_DL4 = 0x3504c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a instruction side request</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        PM_IPTEG_FROM_DMEM = 0x4504c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a instruction side request</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        PM_IPTEG_FROM_L2 = 0x15042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a instruction side request</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        PM_IPTEG_FROM_L21_MOD = 0x45046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        PM_IPTEG_FROM_L21_SHR = 0x35046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PM_IPTEG_FROM_L2MISS = 0x1504e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L2 due to a instruction side request</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        PM_IPTEG_FROM_L2_DISP_CONFLICT_LDHITST = 0x35040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with load hit store conflict due to a instruction side request</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        PM_IPTEG_FROM_L2_DISP_CONFLICT_OTHER = 0x45040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with dispatch conflict due to a instruction side request</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        PM_IPTEG_FROM_L2_MEPF = 0x25040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to a instruction side request</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        PM_IPTEG_FROM_L2_NO_CONFLICT = 0x15040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a instruction side request</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        PM_IPTEG_FROM_L3 = 0x45042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a instruction side request</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        PM_IPTEG_FROM_L31_ECO_MOD = 0x45044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        PM_IPTEG_FROM_L31_ECO_SHR = 0x35044, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        PM_IPTEG_FROM_L31_MOD = 0x25044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        PM_IPTEG_FROM_L31_SHR = 0x15046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        PM_IPTEG_FROM_L3MISS = 0x4504e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L3 due to a instruction side request</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        PM_IPTEG_FROM_L3_DISP_CONFLICT = 0x35042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a instruction side request</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        PM_IPTEG_FROM_L3_MEPF = 0x25042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to a instruction side request</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        PM_IPTEG_FROM_L3_NO_CONFLICT = 0x15044, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a instruction side request</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        PM_IPTEG_FROM_LL4 = 0x1504c, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a instruction side request</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        PM_IPTEG_FROM_LMEM = 0x25048, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a instruction side request</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        PM_IPTEG_FROM_MEMORY = 0x2504c, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        PM_IPTEG_FROM_OFF_CHIP_CACHE = 0x4504a, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a instruction side request</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        PM_IPTEG_FROM_ON_CHIP_CACHE = 0x15048, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        PM_IPTEG_FROM_RL2L3_MOD = 0x25046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        PM_IPTEG_FROM_RL2L3_SHR = 0x1504a, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        PM_IPTEG_FROM_RL4 = 0x2504a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a instruction side request</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        PM_IPTEG_FROM_RMEM = 0x3504a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a instruction side request</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        PM_ISIDE_DISP = 0x617082, <span class="comment">// All i-side dispatch attempts</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        PM_ISIDE_DISP_FAIL = 0x627084, <span class="comment">// All i-side dispatch attempts that failed due to a addr collision with another machine</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        PM_ISIDE_DISP_FAIL_OTHER = 0x627086, <span class="comment">// All i-side dispatch attempts that failed due to a reason other than addrs collision</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        PM_ISIDE_L2MEMACC = 0x4608e, <span class="comment">// valid when first beat of data comes in for an i-side fetch where data came from mem(or L4)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        PM_ISIDE_MRU_TOUCH = 0x44608e, <span class="comment">// Iside L2 MRU touch</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        PM_ISLB_MISS = 0xd096, <span class="comment">// I SLB Miss.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        PM_ISU_REF_FX0 = 0x30ac, <span class="comment">// FX0 ISU reject</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        PM_ISU_REF_FX1 = 0x30ae, <span class="comment">// FX1 ISU reject</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        PM_ISU_REF_FXU = 0x38ac, <span class="comment">// FXU ISU reject from either pipe</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        PM_ISU_REF_LS0 = 0x30b0, <span class="comment">// LS0 ISU reject</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        PM_ISU_REF_LS1 = 0x30b2, <span class="comment">// LS1 ISU reject</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        PM_ISU_REF_LS2 = 0x30b4, <span class="comment">// LS2 ISU reject</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        PM_ISU_REF_LS3 = 0x30b6, <span class="comment">// LS3 ISU reject</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        PM_ISU_REJECTS_ALL = 0x309c, <span class="comment">// All isu rejects could be more than 1 per cycle</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        PM_ISU_REJECT_RES_NA = 0x30a2, <span class="comment">// ISU reject due to resource not available</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        PM_ISU_REJECT_SAR_BYPASS = 0x309e, <span class="comment">// Reject because of SAR bypass</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        PM_ISU_REJECT_SRC_NA = 0x30a0, <span class="comment">// ISU reject due to source not available</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        PM_ISU_REJ_VS0 = 0x30a8, <span class="comment">// VS0 ISU reject</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        PM_ISU_REJ_VS1 = 0x30aa, <span class="comment">// VS1 ISU reject</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        PM_ISU_REJ_VSU = 0x38a8, <span class="comment">// VSU ISU reject from either pipe</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        PM_ISYNC = 0x30b8, <span class="comment">// Isync count per thread</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        PM_ITLB_MISS = 0x400fc, <span class="comment">// ITLB Reloaded (always zero on POWER6)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        PM_L1MISS_LAT_EXC_1024 = 0x67200301eaull, <span class="comment">// L1 misses that took longer than 1024 cyles to resolve (miss to reload)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        PM_L1MISS_LAT_EXC_2048 = 0x67200401ecull, <span class="comment">// L1 misses that took longer than 2048 cyles to resolve (miss to reload)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        PM_L1MISS_LAT_EXC_256 = 0x67200101e8ull, <span class="comment">// L1 misses that took longer than 256 cyles to resolve (miss to reload)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        PM_L1MISS_LAT_EXC_32 = 0x67200201e6ull, <span class="comment">// L1 misses that took longer than 32 cyles to resolve (miss to reload)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        PM_L1PF_L2MEMACC = 0x26086, <span class="comment">// valid when first beat of data comes in for an L1pref where data came from mem(or L4)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        PM_L1_DCACHE_RELOADED_ALL = 0x1002c, <span class="comment">// L1 data cache reloaded for demand or prefetch</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        PM_L1_DCACHE_RELOAD_VALID = 0x300f6, <span class="comment">// DL1 reloaded due to Demand Load</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        PM_L1_DEMAND_WRITE = 0x408c, <span class="comment">// Instruction Demand sectors wriittent into IL1</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        PM_L1_ICACHE_MISS = 0x200fd, <span class="comment">// Demand iCache Miss</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        PM_L1_ICACHE_RELOADED_ALL = 0x40012, <span class="comment">// Counts all Icache reloads includes demand</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        PM_L1_ICACHE_RELOADED_PREF = 0x30068, <span class="comment">// Counts all Icache prefetch reloads (includes demand turned into prefetch)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        PM_L2_CASTOUT_MOD = 0x417080, <span class="comment">// L2 Castouts - Modified (M</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        PM_L2_CASTOUT_SHR = 0x417082, <span class="comment">// L2 Castouts - Shared (T</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        PM_L2_CHIP_PUMP = 0x27084, <span class="comment">// RC requests that were local on chip pump attempts</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        PM_L2_DC_INV = 0x427086, <span class="comment">// Dcache invalidates from L2</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        PM_L2_DISP_ALL_L2MISS = 0x44608c, <span class="comment">// All successful Ld/St dispatches for this thread that were an L2miss.</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        PM_L2_GROUP_PUMP = 0x27086, <span class="comment">// RC requests that were on Node Pump attempts</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        PM_L2_GRP_GUESS_CORRECT = 0x626084, <span class="comment">// L2 guess grp and guess was correct (data intra-6chip AND ^on-chip)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        PM_L2_GRP_GUESS_WRONG = 0x626086, <span class="comment">// L2 guess grp and guess was not correct (ie data on-chip OR beyond-6chip)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        PM_L2_IC_INV = 0x427084, <span class="comment">// Icache Invalidates from L2</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        PM_L2_INST = 0x436088, <span class="comment">// All successful I-side dispatches for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        PM_L2_INST_MISS = 0x43608a, <span class="comment">// All successful i-side dispatches that were an L2miss for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        PM_L2_LD = 0x416080, <span class="comment">// All successful D-side Load dispatches for this thread</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        PM_L2_LD_DISP = 0x437088, <span class="comment">// All successful load dispatches</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        PM_L2_LD_HIT = 0x43708a, <span class="comment">// All successful load dispatches that were L2 hits</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        PM_L2_LD_MISS = 0x426084, <span class="comment">// All successful D-Side Load dispatches that were an L2miss for this thread</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        PM_L2_LOC_GUESS_CORRECT = 0x616080, <span class="comment">// L2 guess loc and guess was correct (ie data local)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        PM_L2_LOC_GUESS_WRONG = 0x616082, <span class="comment">// L2 guess loc and guess was not correct (ie data not on chip)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        PM_L2_RCLD_DISP = 0x516080, <span class="comment">// L2 RC load dispatch attempt</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        PM_L2_RCLD_DISP_FAIL_ADDR = 0x516082, <span class="comment">// L2 RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        PM_L2_RCLD_DISP_FAIL_OTHER = 0x526084, <span class="comment">// L2 RC load dispatch attempt failed due to other reasons</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        PM_L2_RCST_DISP = 0x536088, <span class="comment">// L2 RC store dispatch attempt</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        PM_L2_RCST_DISP_FAIL_ADDR = 0x53608a, <span class="comment">// L2 RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        PM_L2_RCST_DISP_FAIL_OTHER = 0x54608c, <span class="comment">// L2 RC store dispatch attempt failed due to other reasons</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        PM_L2_RC_ST_DONE = 0x537088, <span class="comment">// RC did st to line that was Tx or Sx</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        PM_L2_RTY_LD = 0x63708a, <span class="comment">// RC retries on PB for any load from core</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        PM_L2_RTY_ST = 0x3708a, <span class="comment">// RC retries on PB for any store from core</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        PM_L2_SN_M_RD_DONE = 0x54708c, <span class="comment">// SNP dispatched for a read and was M</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        PM_L2_SN_M_WR_DONE = 0x54708e, <span class="comment">// SNP dispatched for a write and was M</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        PM_L2_SN_SX_I_DONE = 0x53708a, <span class="comment">// SNP dispatched and went from Sx or Tx to Ix</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        PM_L2_ST = 0x17080, <span class="comment">// All successful D-side store dispatches for this thread</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        PM_L2_ST_DISP = 0x44708c, <span class="comment">// All successful store dispatches</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        PM_L2_ST_HIT = 0x44708e, <span class="comment">// All successful store dispatches that were L2Hits</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        PM_L2_ST_MISS = 0x17082, <span class="comment">// All successful D-side store dispatches for this thread that were L2 Miss</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        PM_L2_SYS_GUESS_CORRECT = 0x636088, <span class="comment">// L2 guess sys and guess was correct (ie data beyond-6chip)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        PM_L2_SYS_GUESS_WRONG = 0x63608a, <span class="comment">// L2 guess sys and guess was not correct (ie data ^beyond-6chip)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        PM_L2_SYS_PUMP = 0x617080, <span class="comment">// RC requests that were system pump attempts</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        PM_L2_TM_REQ_ABORT = 0x1e05e, <span class="comment">// TM abort</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        PM_L2_TM_ST_ABORT_SISTER = 0x3e05c, <span class="comment">// TM marked store abort</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        PM_L3_CINJ = 0x23808a, <span class="comment">// l3 ci of cache inject</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        PM_L3_CI_HIT = 0x128084, <span class="comment">// L3 Castins Hit (total count</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        PM_L3_CI_MISS = 0x128086, <span class="comment">// L3 castins miss (total count</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        PM_L3_CI_USAGE = 0x819082, <span class="comment">// rotating sample of 16 CI or CO actives</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        PM_L3_CO = 0x438088, <span class="comment">// l3 castout occurring (does not include casthrough or log writes (cinj/dmaw)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        PM_L3_CO0_ALLOC = 0x83908b, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        PM_L3_CO0_BUSY = 0x83908a, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        PM_L3_CO_L31 = 0x28086, <span class="comment">// L3 CO to L3.1 OR of port 0 and 1 (lossy)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        PM_L3_CO_LCO = 0x238088, <span class="comment">// Total L3 castouts occurred on LCO</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        PM_L3_CO_MEM = 0x28084, <span class="comment">// L3 CO to memory OR of port 0 and 1 (lossy)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        PM_L3_CO_MEPF = 0x18082, <span class="comment">// L3 CO of line in Mep state (includes casthrough)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        PM_L3_GRP_GUESS_CORRECT = 0xb19082, <span class="comment">// group and data from same group (near) (pred successful)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        PM_L3_GRP_GUESS_WRONG_HIGH = 0xb3908a, <span class="comment">// group but data from local node. Predition too high</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        PM_L3_GRP_GUESS_WRONG_LOW = 0xb39088, <span class="comment">// group but data from outside group (far or rem). Prediction too Low</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        PM_L3_HIT = 0x218080, <span class="comment">// L3 Hits</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        PM_L3_L2_CO_HIT = 0x138088, <span class="comment">// L2 castout hits</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        PM_L3_L2_CO_MISS = 0x13808a, <span class="comment">// L2 castout miss</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        PM_L3_LAT_CI_HIT = 0x14808c, <span class="comment">// L3 Lateral Castins Hit</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        PM_L3_LAT_CI_MISS = 0x14808e, <span class="comment">// L3 Lateral Castins Miss</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        PM_L3_LD_HIT = 0x228084, <span class="comment">// L3 demand LD Hits</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        PM_L3_LD_MISS = 0x228086, <span class="comment">// L3 demand LD Miss</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        PM_L3_LD_PREF = 0x1e052, <span class="comment">// L3 Load Prefetches</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        PM_L3_LOC_GUESS_CORRECT = 0xb19080, <span class="comment">// node/chip and data from local node (local) (pred successful)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        PM_L3_LOC_GUESS_WRONG = 0xb29086, <span class="comment">// node but data from out side local node (near or far or rem). Prediction too Low</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        PM_L3_MISS = 0x218082, <span class="comment">// L3 Misses</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        PM_L3_P0_CO_L31 = 0x54808c, <span class="comment">// l3 CO to L3.1 (lco) port 0</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        PM_L3_P0_CO_MEM = 0x538088, <span class="comment">// l3 CO to memory port 0</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        PM_L3_P0_CO_RTY = 0x929084, <span class="comment">// L3 CO received retry port 0</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        PM_L3_P0_GRP_PUMP = 0xa29084, <span class="comment">// L3 pf sent with grp scope port 0</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        PM_L3_P0_LCO_DATA = 0x528084, <span class="comment">// lco sent with data port 0</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        PM_L3_P0_LCO_NO_DATA = 0x518080, <span class="comment">// dataless l3 lco sent port 0</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        PM_L3_P0_LCO_RTY = 0xa4908c, <span class="comment">// L3 LCO received retry port 0</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        PM_L3_P0_NODE_PUMP = 0xa19080, <span class="comment">// L3 pf sent with nodal scope port 0</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        PM_L3_P0_PF_RTY = 0x919080, <span class="comment">// L3 PF received retry port 0</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        PM_L3_P0_SN_HIT = 0x939088, <span class="comment">// L3 snoop hit port 0</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        PM_L3_P0_SN_INV = 0x118080, <span class="comment">// Port0 snooper detects someone doing a store to a line that is Sx</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        PM_L3_P0_SN_MISS = 0x94908c, <span class="comment">// L3 snoop miss port 0</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        PM_L3_P0_SYS_PUMP = 0xa39088, <span class="comment">// L3 pf sent with sys scope port 0</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        PM_L3_P1_CO_L31 = 0x54808e, <span class="comment">// l3 CO to L3.1 (lco) port 1</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        PM_L3_P1_CO_MEM = 0x53808a, <span class="comment">// l3 CO to memory port 1</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        PM_L3_P1_CO_RTY = 0x929086, <span class="comment">// L3 CO received retry port 1</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        PM_L3_P1_GRP_PUMP = 0xa29086, <span class="comment">// L3 pf sent with grp scope port 1</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        PM_L3_P1_LCO_DATA = 0x528086, <span class="comment">// lco sent with data port 1</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        PM_L3_P1_LCO_NO_DATA = 0x518082, <span class="comment">// dataless l3 lco sent port 1</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        PM_L3_P1_LCO_RTY = 0xa4908e, <span class="comment">// L3 LCO received retry port 1</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        PM_L3_P1_NODE_PUMP = 0xa19082, <span class="comment">// L3 pf sent with nodal scope port 1</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        PM_L3_P1_PF_RTY = 0x919082, <span class="comment">// L3 PF received retry port 1</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        PM_L3_P1_SN_HIT = 0x93908a, <span class="comment">// L3 snoop hit port 1</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        PM_L3_P1_SN_INV = 0x118082, <span class="comment">// Port1 snooper detects someone doing a store to a line that is Sx</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        PM_L3_P1_SN_MISS = 0x94908e, <span class="comment">// L3 snoop miss port 1</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        PM_L3_P1_SYS_PUMP = 0xa3908a, <span class="comment">// L3 pf sent with sys scope port 1</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        PM_L3_PF0_ALLOC = 0x84908d, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        PM_L3_PF0_BUSY = 0x84908c, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        PM_L3_PF_HIT_L3 = 0x428084, <span class="comment">// l3 pf hit in l3</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        PM_L3_PF_MISS_L3 = 0x18080, <span class="comment">// L3 Prefetch missed in L3</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        PM_L3_PF_OFF_CHIP_CACHE = 0x3808a, <span class="comment">// L3 Prefetch from Off chip cache</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        PM_L3_PF_OFF_CHIP_MEM = 0x4808e, <span class="comment">// L3 Prefetch from Off chip memory</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        PM_L3_PF_ON_CHIP_CACHE = 0x38088, <span class="comment">// L3 Prefetch from On chip cache</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        PM_L3_PF_ON_CHIP_MEM = 0x4808c, <span class="comment">// L3 Prefetch from On chip memory</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        PM_L3_PF_USAGE = 0x829084, <span class="comment">// rotating sample of 32 PF actives</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        PM_L3_PREF_ALL = 0x4e052, <span class="comment">// Total HW L3 prefetches(Load+store)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        PM_L3_RD0_ALLOC = 0x84908f, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        PM_L3_RD0_BUSY = 0x84908e, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        PM_L3_RD_USAGE = 0x829086, <span class="comment">// rotating sample of 16 RD actives</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        PM_L3_SN0_ALLOC = 0x839089, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        PM_L3_SN0_BUSY = 0x839088, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        PM_L3_SN_USAGE = 0x819080, <span class="comment">// rotating sample of 8 snoop valids</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        PM_L3_ST_PREF = 0x2e052, <span class="comment">// L3 store Prefetches</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        PM_L3_SW_PREF = 0x3e052, <span class="comment">// Data stream touchto L3</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        PM_L3_SYS_GUESS_CORRECT = 0xb29084, <span class="comment">// system and data from outside group (far or rem)(pred successful)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        PM_L3_SYS_GUESS_WRONG = 0xb4908c, <span class="comment">// system but data from local or near. Predction too high</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        PM_L3_TRANS_PF = 0x24808e, <span class="comment">// L3 Transient prefetch</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        PM_L3_WI0_ALLOC = 0x18081, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        PM_L3_WI0_BUSY = 0x418080, <span class="comment">// lifetime</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        PM_L3_WI_USAGE = 0x418082, <span class="comment">// rotating sample of 8 WI actives</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        PM_LARX_FIN = 0x3c058, <span class="comment">// Larx finished</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        PM_LD_CMPL = 0x1002e, <span class="comment">// count of Loads completed</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        PM_LD_L3MISS_PEND_CYC = 0x10062, <span class="comment">// Cycles L3 miss was pending for this thread</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        PM_LD_MISS_L1 = 0x3e054, <span class="comment">// Load Missed L1</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        PM_LD_REF_L1 = 0x100ee, <span class="comment">// All L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        PM_LD_REF_L1_LSU0 = 0xc080, <span class="comment">// LS0 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        PM_LD_REF_L1_LSU1 = 0xc082, <span class="comment">// LS1 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        PM_LD_REF_L1_LSU2 = 0xc094, <span class="comment">// LS2 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        PM_LD_REF_L1_LSU3 = 0xc096, <span class="comment">// LS3 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        PM_LINK_STACK_INVALID_PTR = 0x509a, <span class="comment">// A flush were LS ptr is invalid</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        PM_LINK_STACK_WRONG_ADD_PRED = 0x5098, <span class="comment">// Link stack predicts wrong address</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        PM_LS0_ERAT_MISS_PREF = 0xe080, <span class="comment">// LS0 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        PM_LS0_L1_PREF = 0xd0b8, <span class="comment">// LS0 L1 cache data prefetches</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        PM_LS0_L1_SW_PREF = 0xc098, <span class="comment">// Software L1 Prefetches</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        PM_LS1_ERAT_MISS_PREF = 0xe082, <span class="comment">// LS1 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        PM_LS1_L1_PREF = 0xd0ba, <span class="comment">// LS1 L1 cache data prefetches</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        PM_LS1_L1_SW_PREF = 0xc09a, <span class="comment">// Software L1 Prefetches</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        PM_LSU0_FLUSH_LRQ = 0xc0b0, <span class="comment">// LS0 Flush: LRQ</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        PM_LSU0_FLUSH_SRQ = 0xc0b8, <span class="comment">// LS0 Flush: SRQ</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        PM_LSU0_FLUSH_ULD = 0xc0a4, <span class="comment">// LS0 Flush: Unaligned Load</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        PM_LSU0_FLUSH_UST = 0xc0ac, <span class="comment">// LS0 Flush: Unaligned Store</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        PM_LSU0_L1_CAM_CANCEL = 0xf088, <span class="comment">// ls0 l1 tm cam cancel</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        PM_LSU0_LARX_FIN = 0x1e056, <span class="comment">// Larx finished in LSU pipe0</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        PM_LSU0_LMQ_LHR_MERGE = 0xd08c, <span class="comment">// LS0 Load Merged with another cacheline request</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        PM_LSU0_NCLD = 0xc08c, <span class="comment">// LS0 Non-cachable Loads counted at finish</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        PM_LSU0_PRIMARY_ERAT_HIT = 0xe090, <span class="comment">// Primary ERAT hit</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        PM_LSU0_REJECT = 0x1e05a, <span class="comment">// LSU0 reject</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        PM_LSU0_SRQ_STFWD = 0xc09c, <span class="comment">// LS0 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        PM_LSU0_STORE_REJECT = 0xf084, <span class="comment">// ls0 store reject</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        PM_LSU0_TMA_REQ_L2 = 0xe0a8, <span class="comment">// addrs only req to L2 only on the first one</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        PM_LSU0_TM_L1_HIT = 0xe098, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        PM_LSU0_TM_L1_MISS = 0xe0a0, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        PM_LSU1_FLUSH_LRQ = 0xc0b2, <span class="comment">// LS1 Flush: LRQ</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        PM_LSU1_FLUSH_SRQ = 0xc0ba, <span class="comment">// LS1 Flush: SRQ</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        PM_LSU1_FLUSH_ULD = 0xc0a6, <span class="comment">// LS 1 Flush: Unaligned Load</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        PM_LSU1_FLUSH_UST = 0xc0ae, <span class="comment">// LS1 Flush: Unaligned Store</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        PM_LSU1_L1_CAM_CANCEL = 0xf08a, <span class="comment">// ls1 l1 tm cam cancel</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        PM_LSU1_LARX_FIN = 0x2e056, <span class="comment">// Larx finished in LSU pipe1</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        PM_LSU1_LMQ_LHR_MERGE = 0xd08e, <span class="comment">// LS1 Load Merge with another cacheline request</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        PM_LSU1_NCLD = 0xc08e, <span class="comment">// LS1 Non-cachable Loads counted at finish</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        PM_LSU1_PRIMARY_ERAT_HIT = 0xe092, <span class="comment">// Primary ERAT hit</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        PM_LSU1_REJECT = 0x2e05a, <span class="comment">// LSU1 reject</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        PM_LSU1_SRQ_STFWD = 0xc09e, <span class="comment">// LS1 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        PM_LSU1_STORE_REJECT = 0xf086, <span class="comment">// ls1 store reject</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        PM_LSU1_TMA_REQ_L2 = 0xe0aa, <span class="comment">// addrs only req to L2 only on the first one</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        PM_LSU1_TM_L1_HIT = 0xe09a, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        PM_LSU1_TM_L1_MISS = 0xe0a2, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        PM_LSU2_FLUSH_LRQ = 0xc0b4, <span class="comment">// LS02Flush: LRQ</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        PM_LSU2_FLUSH_SRQ = 0xc0bc, <span class="comment">// LS2 Flush: SRQ</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        PM_LSU2_FLUSH_ULD = 0xc0a8, <span class="comment">// LS3 Flush: Unaligned Load</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        PM_LSU2_L1_CAM_CANCEL = 0xf08c, <span class="comment">// ls2 l1 tm cam cancel</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        PM_LSU2_LARX_FIN = 0x3e056, <span class="comment">// Larx finished in LSU pipe2</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        PM_LSU2_LDF = 0xc084, <span class="comment">// LS2 Scalar Loads</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        PM_LSU2_LDX = 0xc088, <span class="comment">// LS0 Vector Loads</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        PM_LSU2_LMQ_LHR_MERGE = 0xd090, <span class="comment">// LS0 Load Merged with another cacheline request</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        PM_LSU2_PRIMARY_ERAT_HIT = 0xe094, <span class="comment">// Primary ERAT hit</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        PM_LSU2_REJECT = 0x3e05a, <span class="comment">// LSU2 reject</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        PM_LSU2_SRQ_STFWD = 0xc0a0, <span class="comment">// LS2 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        PM_LSU2_TMA_REQ_L2 = 0xe0ac, <span class="comment">// addrs only req to L2 only on the first one</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        PM_LSU2_TM_L1_HIT = 0xe09c, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        PM_LSU2_TM_L1_MISS = 0xe0a4, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        PM_LSU3_FLUSH_LRQ = 0xc0b6, <span class="comment">// LS3 Flush: LRQ</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        PM_LSU3_FLUSH_SRQ = 0xc0be, <span class="comment">// LS13 Flush: SRQ</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        PM_LSU3_FLUSH_ULD = 0xc0aa, <span class="comment">// LS 14Flush: Unaligned Load</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        PM_LSU3_L1_CAM_CANCEL = 0xf08e, <span class="comment">// ls3 l1 tm cam cancel</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        PM_LSU3_LARX_FIN = 0x4e056, <span class="comment">// Larx finished in LSU pipe3</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        PM_LSU3_LDF = 0xc086, <span class="comment">// LS3 Scalar Loads</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        PM_LSU3_LDX = 0xc08a, <span class="comment">// LS1 Vector Loads</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        PM_LSU3_LMQ_LHR_MERGE = 0xd092, <span class="comment">// LS1 Load Merge with another cacheline request</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        PM_LSU3_PRIMARY_ERAT_HIT = 0xe096, <span class="comment">// Primary ERAT hit</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        PM_LSU3_REJECT = 0x4e05a, <span class="comment">// LSU3 reject</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        PM_LSU3_SRQ_STFWD = 0xc0a2, <span class="comment">// LS3 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        PM_LSU3_TMA_REQ_L2 = 0xe0ae, <span class="comment">// addrs only req to L2 only on the first one</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        PM_LSU3_TM_L1_HIT = 0xe09e, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        PM_LSU3_TM_L1_MISS = 0xe0a6, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        PM_LSU_DERAT_MISS = 0x200f6, <span class="comment">// DERAT Reloaded due to a DERAT miss</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        PM_LSU_ERAT_MISS_PREF = 0xe880, <span class="comment">// Erat miss due to prefetch</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        PM_LSU_FIN = 0x30066, <span class="comment">// LSU Finished an instruction (up to 2 per cycle)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        PM_LSU_FLUSH_UST = 0xc8ac, <span class="comment">// Unaligned Store Flush on either pipe</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        PM_LSU_FOUR_TABLEWALK_CYC = 0xd0a4, <span class="comment">// Cycles when four tablewalks pending on this thread</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        PM_LSU_FX_FIN = 0x10066, <span class="comment">// LSU Finished a FX operation (up to 2 per cycle</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        PM_LSU_L1_PREF = 0xd8b8, <span class="comment">// hw initiated</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        PM_LSU_L1_SW_PREF = 0xc898, <span class="comment">// Software L1 Prefetches</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        PM_LSU_LDF = 0xc884, <span class="comment">// FPU loads only on LS2/LS3 ie LU0/LU1</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        PM_LSU_LDX = 0xc888, <span class="comment">// Vector loads can issue only on LS2/LS3</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        PM_LSU_LMQ_FULL_CYC = 0xd0a2, <span class="comment">// LMQ full</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        PM_LSU_LMQ_S0_ALLOC = 0xd0a1, <span class="comment">// Per thread - use edge detect to count allocates On a per thread basis</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        PM_LSU_LMQ_S0_VALID = 0xd0a0, <span class="comment">// Slot 0 of LMQ valid</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_ALL_CYC = 0x3001c, <span class="comment">// ALL threads lsu empty (lmq and srq empty)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x2003e, <span class="comment">// LSU empty (lmq and srq empty)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        PM_LSU_LRQ_S0_ALLOC = 0xd09f, <span class="comment">// Per thread - use edge detect to count allocates On a per thread basis</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        PM_LSU_LRQ_S0_VALID = 0xd09e, <span class="comment">// Slot 0 of LRQ valid</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        PM_LSU_LRQ_S43_ALLOC = 0xf091, <span class="comment">// LRQ slot 43 was released</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        PM_LSU_LRQ_S43_VALID = 0xf090, <span class="comment">// LRQ slot 43 was busy</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        PM_LSU_MRK_DERAT_MISS = 0x30162, <span class="comment">// DERAT Reloaded (Miss)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        PM_LSU_NCLD = 0xc88c, <span class="comment">// count at finish so can return only on ls0 or ls1</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        PM_LSU_NCST = 0xc092, <span class="comment">// Non-cachable Stores sent to nest</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        PM_LSU_REJECT = 0x10064, <span class="comment">// LSU Reject (up to 4 per cycle)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        PM_LSU_REJECT_ERAT_MISS = 0x2e05c, <span class="comment">// LSU Reject due to ERAT (up to 4 per cycles)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        PM_LSU_REJECT_LHS = 0x4e05c, <span class="comment">// LSU Reject due to LHS (up to 4 per cycle)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        PM_LSU_REJECT_LMQ_FULL = 0x1e05c, <span class="comment">// LSU reject due to LMQ full (4 per cycle)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        PM_LSU_SET_MPRED = 0xd082, <span class="comment">// Line already in cache at reload time</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        PM_LSU_SRQ_EMPTY_CYC = 0x40008, <span class="comment">// ALL threads srq empty</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        PM_LSU_SRQ_FULL_CYC = 0x1001a, <span class="comment">// Storage Queue is full and is blocking dispatch</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        PM_LSU_SRQ_S0_ALLOC = 0xd09d, <span class="comment">// Per thread - use edge detect to count allocates On a per thread basis</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        PM_LSU_SRQ_S0_VALID = 0xd09c, <span class="comment">// Slot 0 of SRQ valid</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        PM_LSU_SRQ_S39_ALLOC = 0xf093, <span class="comment">// SRQ slot 39 was released</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        PM_LSU_SRQ_S39_VALID = 0xf092, <span class="comment">// SRQ slot 39 was busy</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        PM_LSU_SRQ_SYNC = 0xd09b, <span class="comment">// A sync in the SRQ ended</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        PM_LSU_SRQ_SYNC_CYC = 0xd09a, <span class="comment">// A sync is in the SRQ (edge detect to count)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        PM_LSU_STORE_REJECT = 0xf084, <span class="comment">// Store reject on either pipe</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        PM_LSU_TWO_TABLEWALK_CYC = 0xd0a6, <span class="comment">// Cycles when two tablewalks pending on this thread</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        PM_LWSYNC = 0x5094, <span class="comment">// threaded version</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        PM_LWSYNC_HELD = 0x209a, <span class="comment">// LWSYNC held at dispatch</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        PM_MEM_CO = 0x4c058, <span class="comment">// Memory castouts from this lpar</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        PM_MEM_LOC_THRESH_IFU = 0x10058, <span class="comment">// Local Memory above threshold for IFU speculation control</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        PM_MEM_LOC_THRESH_LSU_HIGH = 0x40056, <span class="comment">// Local memory above threshold for LSU medium</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        PM_MEM_LOC_THRESH_LSU_MED = 0x1c05e, <span class="comment">// Local memory above theshold for data prefetch</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        PM_MEM_PREF = 0x2c058, <span class="comment">// Memory prefetch for this lpar. Includes L4</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        PM_MEM_READ = 0x10056, <span class="comment">// Reads from Memory from this lpar (includes data/inst/xlate/l1prefetch/inst prefetch). Includes L4</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        PM_MEM_RWITM = 0x3c05e, <span class="comment">// Memory rwitm for this lpar</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        PM_MRK_BACK_BR_CMPL = 0x3515e, <span class="comment">// Marked branch instruction completed with a target address less than current instruction address</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        PM_MRK_BRU_FIN = 0x2013a, <span class="comment">// bru marked instr finish</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        PM_MRK_BR_CMPL = 0x1016e, <span class="comment">// Branch Instruction completed</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        PM_MRK_BR_MPRED_CMPL = 0x301e4, <span class="comment">// Marked Branch Mispredicted</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        PM_MRK_BR_TAKEN_CMPL = 0x101e2, <span class="comment">// Marked Branch Taken completed</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        PM_MRK_CRU_FIN = 0x3013a, <span class="comment">// IFU non-branch finished</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD = 0x4d148, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD_CYC = 0x2d128, <span class="comment">// Duration in cycles to reload with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR = 0x3d148, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR_CYC = 0x2c128, <span class="comment">// Duration in cycles to reload with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        PM_MRK_DATA_FROM_DL4 = 0x3d14c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        PM_MRK_DATA_FROM_DL4_CYC = 0x2c12c, <span class="comment">// Duration in cycles to reload from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        PM_MRK_DATA_FROM_DMEM = 0x4d14c, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        PM_MRK_DATA_FROM_DMEM_CYC = 0x2d12c, <span class="comment">// Duration in cycles to reload from another chip&#39;s memory on the same Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        PM_MRK_DATA_FROM_L2 = 0x1d142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        PM_MRK_DATA_FROM_L21_MOD = 0x4d146, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        PM_MRK_DATA_FROM_L21_MOD_CYC = 0x2d126, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        PM_MRK_DATA_FROM_L21_SHR = 0x3d146, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        PM_MRK_DATA_FROM_L21_SHR_CYC = 0x2c126, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        PM_MRK_DATA_FROM_L2MISS = 0x1d14e, <span class="comment">// Data cache reload L2 miss</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        PM_MRK_DATA_FROM_L2MISS_CYC = 0x4c12e, <span class="comment">// Duration in cycles to reload from a localtion other than the local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        PM_MRK_DATA_FROM_L2_CYC = 0x4c122, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST = 0x3d140, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with load hit store conflict due to a marked load</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC = 0x2c120, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 with load hit store conflict due to a marked load</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER = 0x4d140, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC = 0x2d120, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        PM_MRK_DATA_FROM_L2_MEPF = 0x2d140, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to a marked load</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        PM_MRK_DATA_FROM_L2_MEPF_CYC = 0x4d120, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to a marked load</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        PM_MRK_DATA_FROM_L2_NO_CONFLICT = 0x1d140, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 without conflict due to a marked load</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC = 0x4c120, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 without conflict due to a marked load</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        PM_MRK_DATA_FROM_L3 = 0x4d142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_MOD = 0x4d144, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_MOD_CYC = 0x2d124, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_SHR = 0x3d144, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_SHR_CYC = 0x2c124, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        PM_MRK_DATA_FROM_L31_MOD = 0x2d144, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        PM_MRK_DATA_FROM_L31_MOD_CYC = 0x4d124, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        PM_MRK_DATA_FROM_L31_SHR = 0x1d146, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        PM_MRK_DATA_FROM_L31_SHR_CYC = 0x4c126, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        PM_MRK_DATA_FROM_L3MISS = 0x201e4, <span class="comment">// The processor&#39;s data cache was reloaded from a localtion other than the local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        PM_MRK_DATA_FROM_L3MISS_CYC = 0x2d12e, <span class="comment">// Duration in cycles to reload from a localtion other than the local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        PM_MRK_DATA_FROM_L3_CYC = 0x2d122, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        PM_MRK_DATA_FROM_L3_DISP_CONFLICT = 0x3d142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC = 0x2c122, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        PM_MRK_DATA_FROM_L3_MEPF = 0x2d142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to a marked load</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        PM_MRK_DATA_FROM_L3_MEPF_CYC = 0x4d122, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to a marked load</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        PM_MRK_DATA_FROM_L3_NO_CONFLICT = 0x1d144, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without conflict due to a marked load</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC = 0x4c124, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 without conflict due to a marked load</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        PM_MRK_DATA_FROM_LL4 = 0x1d14c, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s L4 cache due to a marked load</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        PM_MRK_DATA_FROM_LL4_CYC = 0x4c12c, <span class="comment">// Duration in cycles to reload from the local chip&#39;s L4 cache due to a marked load</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        PM_MRK_DATA_FROM_LMEM = 0x2d148, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s Memory due to a marked load</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        PM_MRK_DATA_FROM_LMEM_CYC = 0x4d128, <span class="comment">// Duration in cycles to reload from the local chip&#39;s Memory due to a marked load</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        PM_MRK_DATA_FROM_MEM = 0x201e0, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        PM_MRK_DATA_FROM_MEMORY = 0x2d14c, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        PM_MRK_DATA_FROM_MEMORY_CYC = 0x4d12c, <span class="comment">// Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        PM_MRK_DATA_FROM_OFF_CHIP_CACHE = 0x4d14a, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked load</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC = 0x2d12a, <span class="comment">// Duration in cycles to reload either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked load</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        PM_MRK_DATA_FROM_ON_CHIP_CACHE = 0x1d148, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC = 0x4c128, <span class="comment">// Duration in cycles to reload either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD = 0x2d146, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD_CYC = 0x4d126, <span class="comment">// Duration in cycles to reload with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR = 0x1d14a, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR_CYC = 0x4c12a, <span class="comment">// Duration in cycles to reload with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        PM_MRK_DATA_FROM_RL4 = 0x2d14a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        PM_MRK_DATA_FROM_RL4_CYC = 0x4d12a, <span class="comment">// Duration in cycles to reload from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        PM_MRK_DATA_FROM_RMEM = 0x3d14a, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        PM_MRK_DATA_FROM_RMEM_CYC = 0x2c12a, <span class="comment">// Duration in cycles to reload from another chip&#39;s memory on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        PM_MRK_DCACHE_RELOAD_INTV = 0x40118, <span class="comment">// Combined Intervention event</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        PM_MRK_DERAT_MISS = 0x301e6, <span class="comment">// Erat Miss (TLB Access) All page sizes</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        PM_MRK_DERAT_MISS_16G = 0x4d154, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 16G</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        PM_MRK_DERAT_MISS_16M = 0x3d154, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 16M</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        PM_MRK_DERAT_MISS_4K = 0x1d156, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 4K</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        PM_MRK_DERAT_MISS_64K = 0x2d154, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 64K</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        PM_MRK_DFU_FIN = 0x20132, <span class="comment">// Decimal Unit marked Instruction Finish</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        PM_MRK_DPTEG_FROM_DL2L3_MOD = 0x4f148, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        PM_MRK_DPTEG_FROM_DL2L3_SHR = 0x3f148, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        PM_MRK_DPTEG_FROM_DL4 = 0x3f14c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked data side request</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        PM_MRK_DPTEG_FROM_DMEM = 0x4f14c, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a marked data side request</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        PM_MRK_DPTEG_FROM_L2 = 0x1f142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a marked data side request</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        PM_MRK_DPTEG_FROM_L21_MOD = 0x4f146, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        PM_MRK_DPTEG_FROM_L21_SHR = 0x3f146, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        PM_MRK_DPTEG_FROM_L2MISS = 0x1f14e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L2 due to a marked data side request</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST = 0x3f140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with load hit store conflict due to a marked data side request</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_OTHER = 0x4f140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 with dispatch conflict due to a marked data side request</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        PM_MRK_DPTEG_FROM_L2_MEPF = 0x2f140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state. due to a marked data side request</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        PM_MRK_DPTEG_FROM_L2_NO_CONFLICT = 0x1f140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a marked data side request</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        PM_MRK_DPTEG_FROM_L3 = 0x4f142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a marked data side request</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        PM_MRK_DPTEG_FROM_L31_ECO_MOD = 0x4f144, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        PM_MRK_DPTEG_FROM_L31_ECO_SHR = 0x3f144, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        PM_MRK_DPTEG_FROM_L31_MOD = 0x2f144, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        PM_MRK_DPTEG_FROM_L31_SHR = 0x1f146, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        PM_MRK_DPTEG_FROM_L3MISS = 0x4f14e, <span class="comment">// A Page Table Entry was loaded into the TLB from a localtion other than the local core&#39;s L3 due to a marked data side request</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT = 0x3f142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a marked data side request</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        PM_MRK_DPTEG_FROM_L3_MEPF = 0x2f142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state. due to a marked data side request</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        PM_MRK_DPTEG_FROM_L3_NO_CONFLICT = 0x1f144, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a marked data side request</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        PM_MRK_DPTEG_FROM_LL4 = 0x1f14c, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a marked data side request</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        PM_MRK_DPTEG_FROM_LMEM = 0x2f148, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a marked data side request</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        PM_MRK_DPTEG_FROM_MEMORY = 0x2f14c, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE = 0x4f14a, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked data side request</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        PM_MRK_DPTEG_FROM_ON_CHIP_CACHE = 0x1f148, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked data side request</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        PM_MRK_DPTEG_FROM_RL2L3_MOD = 0x2f146, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        PM_MRK_DPTEG_FROM_RL2L3_SHR = 0x1f14a, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        PM_MRK_DPTEG_FROM_RL4 = 0x2f14a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked data side request</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        PM_MRK_DPTEG_FROM_RMEM = 0x3f14a, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a marked data side request</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        PM_MRK_DTLB_MISS = 0x401e4, <span class="comment">// Marked dtlb miss</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        PM_MRK_DTLB_MISS_16G = 0x1d158, <span class="comment">// Marked Data TLB Miss page size 16G</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        PM_MRK_DTLB_MISS_16M = 0x4d156, <span class="comment">// Marked Data TLB Miss page size 16M</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        PM_MRK_DTLB_MISS_4K = 0x2d156, <span class="comment">// Marked Data TLB Miss page size 4k</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        PM_MRK_DTLB_MISS_64K = 0x3d156, <span class="comment">// Marked Data TLB Miss page size 64K</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        PM_MRK_FAB_RSP_BKILL = 0x40154, <span class="comment">// Marked store had to do a bkill</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        PM_MRK_FAB_RSP_BKILL_CYC = 0x2f150, <span class="comment">// cycles L2 RC took for a bkill</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        PM_MRK_FAB_RSP_CLAIM_RTY = 0x3015e, <span class="comment">// Sampled store did a rwitm and got a rty</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        PM_MRK_FAB_RSP_DCLAIM = 0x30154, <span class="comment">// Marked store had to do a dclaim</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        PM_MRK_FAB_RSP_DCLAIM_CYC = 0x2f152, <span class="comment">// cycles L2 RC took for a dclaim</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        PM_MRK_FAB_RSP_MATCH = 0x30156, <span class="comment">// ttype and cresp matched as specified in MMCR1</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        PM_MRK_FAB_RSP_MATCH_CYC = 0x4f152, <span class="comment">// cresp/ttype match cycles</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        PM_MRK_FAB_RSP_RD_RTY = 0x4015e, <span class="comment">// Sampled L2 reads retry count</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        PM_MRK_FAB_RSP_RD_T_INTV = 0x1015e, <span class="comment">// Sampled Read got a T intervention</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        PM_MRK_FAB_RSP_RWITM_CYC = 0x4f150, <span class="comment">// cycles L2 RC took for a rwitm</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        PM_MRK_FAB_RSP_RWITM_RTY = 0x2015e, <span class="comment">// Sampled store did a rwitm and got a rty</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        PM_MRK_FILT_MATCH = 0x2013c, <span class="comment">// Marked filter Match</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        PM_MRK_FIN_STALL_CYC = 0x1013c, <span class="comment">// Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count )</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        PM_MRK_FXU_FIN = 0x20134, <span class="comment">// fxu marked instr finish</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        PM_MRK_GRP_CMPL = 0x40130, <span class="comment">// marked instruction finished (completed)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        PM_MRK_GRP_IC_MISS = 0x4013a, <span class="comment">// Marked Group experienced I cache miss</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        PM_MRK_GRP_NTC = 0x3013c, <span class="comment">// Marked group ntc cycles.</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        PM_MRK_INST_CMPL = 0x401e0, <span class="comment">// marked instruction completed</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        PM_MRK_INST_DECODED = 0x20130, <span class="comment">// marked instruction decoded</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        PM_MRK_INST_DISP = 0x101e0, <span class="comment">// The thread has dispatched a randomly sampled marked instruction</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        PM_MRK_INST_FIN = 0x30130, <span class="comment">// marked instruction finished</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        PM_MRK_INST_FROM_L3MISS = 0x401e6, <span class="comment">// Marked instruction was reloaded from a location beyond the local chiplet</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        PM_MRK_INST_ISSUED = 0x10132, <span class="comment">// Marked instruction issued</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        PM_MRK_INST_TIMEO = 0x40134, <span class="comment">// marked Instruction finish timeout (instruction lost)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        PM_MRK_L1_ICACHE_MISS = 0x101e4, <span class="comment">// sampled Instruction suffered an icache Miss</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        PM_MRK_L1_RELOAD_VALID = 0x101ea, <span class="comment">// Marked demand reload</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        PM_MRK_L2_RC_DISP = 0x20114, <span class="comment">// Marked Instruction RC dispatched in L2</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        PM_MRK_L2_RC_DONE = 0x3012a, <span class="comment">// Marked RC done</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        PM_MRK_LARX_FIN = 0x40116, <span class="comment">// Larx finished</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        PM_MRK_LD_MISS_EXPOSED = 0x1013f, <span class="comment">// Marked Load exposed Miss (exposed period ended)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        PM_MRK_LD_MISS_EXPOSED_CYC = 0x1013e, <span class="comment">// Marked Load exposed Miss cycles</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        PM_MRK_LD_MISS_L1 = 0x201e2, <span class="comment">// Marked DL1 Demand Miss counted at exec time</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        PM_MRK_LD_MISS_L1_CYC = 0x4013e, <span class="comment">// Marked ld latency</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        PM_MRK_LSU_FIN = 0x40132, <span class="comment">// lsu marked instr finish</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        PM_MRK_LSU_FLUSH = 0xd180, <span class="comment">// Flush: (marked) : All Cases</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        PM_MRK_LSU_FLUSH_LRQ = 0xd188, <span class="comment">// Flush: (marked) LRQ</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        PM_MRK_LSU_FLUSH_SRQ = 0xd18a, <span class="comment">// Flush: (marked) SRQ</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        PM_MRK_LSU_FLUSH_ULD = 0xd184, <span class="comment">// Flush: (marked) Unaligned Load</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        PM_MRK_LSU_FLUSH_UST = 0xd186, <span class="comment">// Flush: (marked) Unaligned Store</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        PM_MRK_LSU_REJECT = 0x40164, <span class="comment">// LSU marked reject (up to 2 per cycle)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        PM_MRK_LSU_REJECT_ERAT_MISS = 0x30164, <span class="comment">// LSU marked reject due to ERAT (up to 2 per cycle)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        PM_MRK_NTF_FIN = 0x20112, <span class="comment">// Marked next to finish instruction finished</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        PM_MRK_RUN_CYC = 0x1d15e, <span class="comment">// Marked run cycles</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        PM_MRK_SRC_PREF_TRACK_EFF = 0x1d15a, <span class="comment">// Marked src pref track was effective</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        PM_MRK_SRC_PREF_TRACK_INEFF = 0x3d15a, <span class="comment">// Prefetch tracked was ineffective for marked src</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        PM_MRK_SRC_PREF_TRACK_MOD = 0x4d15c, <span class="comment">// Prefetch tracked was moderate for marked src</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        PM_MRK_SRC_PREF_TRACK_MOD_L2 = 0x1d15c, <span class="comment">// Marked src Prefetch Tracked was moderate (source L2)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        PM_MRK_SRC_PREF_TRACK_MOD_L3 = 0x3d15c, <span class="comment">// Prefetch tracked was moderate (L3 hit) for marked src</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        PM_MRK_STALL_CMPLU_CYC = 0x3013e, <span class="comment">// Marked Group completion Stall</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        PM_MRK_STCX_FAIL = 0x3e158, <span class="comment">// marked stcx failed</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        PM_MRK_ST_CMPL = 0x10134, <span class="comment">// marked store completed and sent to nest</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        PM_MRK_ST_CMPL_INT = 0x30134, <span class="comment">// marked store finished with intervention</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        PM_MRK_ST_DRAIN_TO_L2DISP_CYC = 0x3f150, <span class="comment">// cycles to drain st from core to L2</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        PM_MRK_ST_FWD = 0x3012c, <span class="comment">// Marked st forwards</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        PM_MRK_ST_L2DISP_TO_CMPL_CYC = 0x1f150, <span class="comment">// cycles from L2 rc disp to l2 rc completion</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        PM_MRK_ST_NEST = 0x20138, <span class="comment">// Marked store sent to nest</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        PM_MRK_TGT_PREF_TRACK_EFF = 0x1c15a, <span class="comment">// Marked target pref track was effective</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        PM_MRK_TGT_PREF_TRACK_INEFF = 0x3c15a, <span class="comment">// Prefetch tracked was ineffective for marked target</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        PM_MRK_TGT_PREF_TRACK_MOD = 0x4c15c, <span class="comment">// Prefetch tracked was moderate for marked target</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        PM_MRK_TGT_PREF_TRACK_MOD_L2 = 0x1c15c, <span class="comment">// Marked target Prefetch Tracked was moderate (source L2)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        PM_MRK_TGT_PREF_TRACK_MOD_L3 = 0x3c15c, <span class="comment">// Prefetch tracked was moderate (L3 hit) for marked target</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        PM_MRK_VSU_FIN = 0x30132, <span class="comment">// VSU marked instr finish</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        PM_MULT_MRK = 0x3d15e, <span class="comment">// mult marked instr</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        PM_NESTED_TEND = 0x20b0, <span class="comment">// Completion time nested tend</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        PM_NEST_REF_CLK = 0x3006e, <span class="comment">// Multiply by 4 to obtain the number of PB cycles</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        PM_NON_FAV_TBEGIN = 0x20b6, <span class="comment">// Dispatch time non favored tbegin</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        PM_NON_TM_RST_SC = 0x328084, <span class="comment">// non tm snp rst tm sc</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        PM_NTCG_ALL_FIN = 0x2001a, <span class="comment">// Cycles after all instructions have finished to group completed</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        PM_OUTER_TBEGIN = 0x20ac, <span class="comment">// Completion time outer tbegin</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        PM_OUTER_TEND = 0x20ae, <span class="comment">// Completion time outer tend</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        PM_PMC1_OVERFLOW = 0x20010, <span class="comment">// Overflow from counter 1</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        PM_PMC2_OVERFLOW = 0x30010, <span class="comment">// Overflow from counter 2</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        PM_PMC2_REWIND = 0x30020, <span class="comment">// PMC2 Rewind Event (did not match condition)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        PM_PMC2_SAVED = 0x10022, <span class="comment">// PMC2 Rewind Value saved</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        PM_PMC3_OVERFLOW = 0x40010, <span class="comment">// Overflow from counter 3</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        PM_PMC4_OVERFLOW = 0x10010, <span class="comment">// Overflow from counter 4</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        PM_PMC4_REWIND = 0x10020, <span class="comment">// PMC4 Rewind Event</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        PM_PMC4_SAVED = 0x30022, <span class="comment">// PMC4 Rewind Value saved (matched condition)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        PM_PMC5_OVERFLOW = 0x10024, <span class="comment">// Overflow from counter 5</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        PM_PMC6_OVERFLOW = 0x30024, <span class="comment">// Overflow from counter 6</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        PM_PREF_TRACKED = 0x2005a, <span class="comment">// Total number of Prefetch Operations that were tracked</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        PM_PREF_TRACK_EFF = 0x1005a, <span class="comment">// Prefetch Tracked was effective</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        PM_PREF_TRACK_INEFF = 0x3005a, <span class="comment">// Prefetch tracked was ineffective</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        PM_PREF_TRACK_MOD = 0x4005a, <span class="comment">// Prefetch tracked was moderate</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        PM_PREF_TRACK_MOD_L2 = 0x1005c, <span class="comment">// Prefetch Tracked was moderate (source L2)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        PM_PREF_TRACK_MOD_L3 = 0x3005c, <span class="comment">// Prefetch tracked was moderate (L3)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        PM_PROBE_NOP_DISP = 0x40014, <span class="comment">// ProbeNops dispatched</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        PM_PTE_PREFETCH = 0xe084, <span class="comment">// PTE prefetches</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        PM_PUMP_CPRED = 0x10054, <span class="comment">// Pump prediction correct. Counts across all types of pumps for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        PM_PUMP_MPRED = 0x40052, <span class="comment">// Pump misprediction. Counts across all types of pumps for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        PM_RC0_ALLOC = 0x16081, <span class="comment">// RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        PM_RC0_BUSY = 0x16080, <span class="comment">// RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        PM_RC_LIFETIME_EXC_1024 = 0xde200301eaull, <span class="comment">// Number of times the RC machine for a sampled instruction was active for more than 1024 cycles</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        PM_RC_LIFETIME_EXC_2048 = 0xde200401ecull, <span class="comment">// Number of times the RC machine for a sampled instruction was active for more than 2048 cycles</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        PM_RC_LIFETIME_EXC_256 = 0xde200101e8ull, <span class="comment">// Number of times the RC machine for a sampled instruction was active for more than 256 cycles</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        PM_RC_LIFETIME_EXC_32 = 0xde200201e6ull, <span class="comment">// Number of times the RC machine for a sampled instruction was active for more than 32 cycles</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        PM_RC_USAGE = 0x36088, <span class="comment">// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 RC machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        PM_RD_CLEARING_SC = 0x34808e, <span class="comment">// rd clearing sc</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        PM_RD_FORMING_SC = 0x34808c, <span class="comment">// rd forming sc</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        PM_RD_HIT_PF = 0x428086, <span class="comment">// rd machine hit l3 pf machine</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        PM_REAL_SRQ_FULL = 0x20004, <span class="comment">// Out of real srq entries</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        PM_RUN_CYC = 0x600f4, <span class="comment">// Run_cycles</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        PM_RUN_CYC_SMT2_MODE = 0x3006c, <span class="comment">// Cycles run latch is set and core is in SMT2 mode</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        PM_RUN_CYC_SMT2_SHRD_MODE = 0x2006a, <span class="comment">// cycles this threads run latch is set and the core is in SMT2 shared mode</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        PM_RUN_CYC_SMT2_SPLIT_MODE = 0x1006a, <span class="comment">// Cycles run latch is set and core is in SMT2-split mode</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        PM_RUN_CYC_SMT4_MODE = 0x2006c, <span class="comment">// cycles this threads run latch is set and the core is in SMT4 mode</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        PM_RUN_CYC_SMT8_MODE = 0x4006c, <span class="comment">// Cycles run latch is set and core is in SMT8 mode</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        PM_RUN_CYC_ST_MODE = 0x1006c, <span class="comment">// Cycles run latch is set and core is in ST mode</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        PM_RUN_INST_CMPL = 0x500fa, <span class="comment">// Run_Instructions</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        PM_RUN_PURR = 0x400f4, <span class="comment">// Run_PURR</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        PM_RUN_SPURR = 0x10008, <span class="comment">// Run SPURR</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        PM_SEC_ERAT_HIT = 0xf082, <span class="comment">// secondary ERAT Hit</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        PM_SHL_CREATED = 0x508c, <span class="comment">// Store-Hit-Load Table Entry Created</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        PM_SHL_ST_CONVERT = 0x508e, <span class="comment">// Store-Hit-Load Table Read Hit with entry Enabled</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        PM_SHL_ST_DISABLE = 0x5090, <span class="comment">// Store-Hit-Load Table Read Hit with entry Disabled (entry was disabled due to the entry shown to not prevent the flush)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        PM_SN0_ALLOC = 0x26085, <span class="comment">// SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        PM_SN0_BUSY = 0x26084, <span class="comment">// SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        PM_SNOOP_TLBIE = 0xd0b2, <span class="comment">// TLBIE snoop</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        PM_SNP_TM_HIT_M = 0x338088, <span class="comment">// snp tm st hit m mu</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        PM_SNP_TM_HIT_T = 0x33808a, <span class="comment">// snp tm_st_hit t tn te</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        PM_SN_USAGE = 0x4608c, <span class="comment">// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 SN machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        PM_STALL_END_GCT_EMPTY = 0x10028, <span class="comment">// Count ended because GCT went empty</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        PM_STCX_FAIL = 0x1e058, <span class="comment">// stcx failed</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        PM_STCX_LSU = 0xc090, <span class="comment">// STCX executed reported at sent to nest</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        PM_ST_CAUSED_FAIL = 0x717080, <span class="comment">// Non TM St caused any thread to fail</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        PM_ST_CMPL = 0x20016, <span class="comment">// Store completion count</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        PM_ST_FIN = 0x200f0, <span class="comment">// Store Instructions Finished</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        PM_ST_FWD = 0x20018, <span class="comment">// Store forwards that finished</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        PM_ST_MISS_L1 = 0x300f0, <span class="comment">// Store Missed L1</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        PM_SUSPENDED = 0x0, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        PM_SWAP_CANCEL = 0x3090, <span class="comment">// SWAP cancel</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        PM_SWAP_CANCEL_GPR = 0x3092, <span class="comment">// SWAP cancel</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        PM_SWAP_COMPLETE = 0x308c, <span class="comment">// swap cast in completed</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        PM_SWAP_COMPLETE_GPR = 0x308e, <span class="comment">// swap cast in completed fpr gpr</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        PM_SYNC_MRK_BR_LINK = 0x15152, <span class="comment">// Marked Branch and link branch that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        PM_SYNC_MRK_BR_MPRED = 0x1515c, <span class="comment">// Marked Branch mispredict that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        PM_SYNC_MRK_FX_DIVIDE = 0x15156, <span class="comment">// Marked fixed point divide that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        PM_SYNC_MRK_L2HIT = 0x15158, <span class="comment">// Marked L2 Hits that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        PM_SYNC_MRK_L2MISS = 0x1515a, <span class="comment">// Marked L2 Miss that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        PM_SYNC_MRK_L3MISS = 0x15154, <span class="comment">// Marked L3 misses that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        PM_SYNC_MRK_PROBE_NOP = 0x15150, <span class="comment">// Marked probeNops which can cause synchronous interrupts</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        PM_SYS_PUMP_CPRED = 0x30050, <span class="comment">// Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        PM_SYS_PUMP_MPRED = 0x30052, <span class="comment">// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        PM_SYS_PUMP_MPRED_RTY = 0x40050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        PM_TABLEWALK_CYC = 0x10026, <span class="comment">// Cycles when a tablewalk (I or D) is active</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        PM_TABLEWALK_CYC_PREF = 0xe086, <span class="comment">// tablewalk qualified for pte prefetches</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;        PM_TABORT_TRECLAIM = 0x20b2, <span class="comment">// Completion time tabortnoncd</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        PM_TB_BIT_TRANS = 0x300f8, <span class="comment">// timebase event</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        PM_TEND_PEND_CYC = 0xe0ba, <span class="comment">// TEND latency per thread</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        PM_THRD_ALL_RUN_CYC = 0x2000c, <span class="comment">// All Threads in Run_cycles (was both threads in run_cycles)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        PM_THRD_CONC_RUN_INST = 0x300f4, <span class="comment">// PPC Instructions Finished when both threads in run_cycles</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        PM_THRD_GRP_CMPL_BOTH_CYC = 0x10012, <span class="comment">// Cycles group completed on both completion slots by any thread</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        PM_THRD_PRIO_0_1_CYC = 0x40bc, <span class="comment">// Cycles thread running at priority level 0 or 1</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        PM_THRD_PRIO_2_3_CYC = 0x40be, <span class="comment">// Cycles thread running at priority level 2 or 3</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        PM_THRD_PRIO_4_5_CYC = 0x5080, <span class="comment">// Cycles thread running at priority level 4 or 5</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;        PM_THRD_PRIO_6_7_CYC = 0x5082, <span class="comment">// Cycles thread running at priority level 6 or 7</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;        PM_THRD_REBAL_CYC = 0x3098, <span class="comment">// cycles rebalance was active</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        PM_THRESH_EXC_1024 = 0x301ea, <span class="comment">// Threshold counter exceeded a value of 1024</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        PM_THRESH_EXC_128 = 0x401ea, <span class="comment">// Threshold counter exceeded a value of 128</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        PM_THRESH_EXC_2048 = 0x401ec, <span class="comment">// Threshold counter exceeded a value of 2048</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        PM_THRESH_EXC_256 = 0x101e8, <span class="comment">// Threshold counter exceed a count of 256</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        PM_THRESH_EXC_32 = 0x201e6, <span class="comment">// Threshold counter exceeded a value of 32</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        PM_THRESH_EXC_4096 = 0x101e6, <span class="comment">// Threshold counter exceed a count of 4096</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        PM_THRESH_EXC_512 = 0x201e8, <span class="comment">// Threshold counter exceeded a value of 512</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        PM_THRESH_EXC_64 = 0x301e8, <span class="comment">// IFU non-branch finished</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        PM_THRESH_MET = 0x101ec, <span class="comment">// threshold exceeded</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        PM_THRESH_NOT_MET = 0x4016e, <span class="comment">// Threshold counter did not meet threshold</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        PM_TLBIE_FIN = 0x30058, <span class="comment">// tlbie finished</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        PM_TLB_MISS = 0x20066, <span class="comment">// TLB Miss (I + D)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        PM_TM_BEGIN_ALL = 0x20b8, <span class="comment">// Tm any tbegin</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        PM_TM_CAM_OVERFLOW = 0x318082, <span class="comment">// l3 tm cam overflow during L2 co of SC</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        PM_TM_CAP_OVERFLOW = 0x74708c, <span class="comment">// TM Footprint Capactiy Overflow</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        PM_TM_END_ALL = 0x20ba, <span class="comment">// Tm any tend</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        PM_TM_FAIL_CONF_NON_TM = 0x3086, <span class="comment">// TEXAS fail reason @ completion</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        PM_TM_FAIL_CON_TM = 0x3088, <span class="comment">// TEXAS fail reason @ completion</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        PM_TM_FAIL_DISALLOW = 0xe0b2, <span class="comment">// TM fail disallow</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        PM_TM_FAIL_FOOTPRINT_OVERFLOW = 0x3084, <span class="comment">// TEXAS fail reason @ completion</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        PM_TM_FAIL_NON_TX_CONFLICT = 0xe0b8, <span class="comment">// Non transactional conflict from LSU whtver gets repoted to texas</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        PM_TM_FAIL_SELF = 0x308a, <span class="comment">// TEXAS fail reason @ completion</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        PM_TM_FAIL_TLBIE = 0xe0b4, <span class="comment">// TLBIE hit bloom filter</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        PM_TM_FAIL_TX_CONFLICT = 0xe0b6, <span class="comment">// Transactional conflict from LSU</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        PM_TM_FAV_CAUSED_FAIL = 0x727086, <span class="comment">// TM Load (fav) caused another thread to fail</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        PM_TM_LD_CAUSED_FAIL = 0x717082, <span class="comment">// Non TM Ld caused any thread to fail</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        PM_TM_LD_CONF = 0x727084, <span class="comment">// TM Load (fav or non-fav) ran into conflict (failed)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        PM_TM_RST_SC = 0x328086, <span class="comment">// tm snp rst tm sc</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        PM_TM_SC_CO = 0x318080, <span class="comment">// l3 castout tm Sc line</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        PM_TM_ST_CAUSED_FAIL = 0x73708a, <span class="comment">// TM Store (fav or non-fav) caused another thread to fail</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        PM_TM_ST_CONF = 0x737088, <span class="comment">// TM Store (fav or non-fav) ran into conflict (failed)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        PM_TM_TBEGIN = 0x20bc, <span class="comment">// Tm nested tbegin</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        PM_TM_TRANS_RUN_CYC = 0x10060, <span class="comment">// run cycles in transactional state</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        PM_TM_TRANS_RUN_INST = 0x30060, <span class="comment">// Instructions completed in transactional state</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        PM_TM_TRESUME = 0x3080, <span class="comment">// Tm resume</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        PM_TM_TSUSPEND = 0x20be, <span class="comment">// Tm suspend</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        PM_TM_TX_PASS_RUN_CYC = 0x2e012, <span class="comment">// cycles spent in successful transactions</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        PM_TM_TX_PASS_RUN_INST = 0x4e014, <span class="comment">// run instructions spent in successful transactions.</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;        PM_UP_PREF_L3 = 0xe08c, <span class="comment">// Micropartition prefetch</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;        PM_UP_PREF_POINTER = 0xe08e, <span class="comment">// Micrpartition pointer prefetches</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;        PM_VSU0_16FLOP = 0xa0a4, <span class="comment">// Sixteen flops operation (SP vector versions of fdiv</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        PM_VSU0_1FLOP = 0xa080, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;        PM_VSU0_2FLOP = 0xa098, <span class="comment">// two flops operation (scalar fmadd</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        PM_VSU0_4FLOP = 0xa09c, <span class="comment">// four flops operation (scalar fdiv</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        PM_VSU0_8FLOP = 0xa0a0, <span class="comment">// eight flops operation (DP vector versions of fdiv</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        PM_VSU0_COMPLEX_ISSUED = 0xb0a4, <span class="comment">// Complex VMX instruction issued</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;        PM_VSU0_CY_ISSUED = 0xb0b4, <span class="comment">// Cryptographic instruction RFC02196 Issued</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        PM_VSU0_DD_ISSUED = 0xb0a8, <span class="comment">// 64BIT Decimal Issued</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        PM_VSU0_DP_2FLOP = 0xa08c, <span class="comment">// DP vector version of fmul</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        PM_VSU0_DP_FMA = 0xa090, <span class="comment">// DP vector version of fmadd</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        PM_VSU0_DP_FSQRT_FDIV = 0xa094, <span class="comment">// DP vector versions of fdiv</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        PM_VSU0_DQ_ISSUED = 0xb0ac, <span class="comment">// 128BIT Decimal Issued</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        PM_VSU0_EX_ISSUED = 0xb0b0, <span class="comment">// Direct move 32/64b VRFtoGPR RFC02206 Issued</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;        PM_VSU0_FIN = 0xa0bc, <span class="comment">// VSU0 Finished an instruction</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        PM_VSU0_FMA = 0xa084, <span class="comment">// two flops operation (fmadd</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        PM_VSU0_FPSCR = 0xb098, <span class="comment">// Move to/from FPSCR type instruction issued on Pipe 0</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        PM_VSU0_FSQRT_FDIV = 0xa088, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        PM_VSU0_PERMUTE_ISSUED = 0xb090, <span class="comment">// Permute VMX Instruction Issued</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        PM_VSU0_SCALAR_DP_ISSUED = 0xb088, <span class="comment">// Double Precision scalar instruction issued on Pipe0</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        PM_VSU0_SIMPLE_ISSUED = 0xb094, <span class="comment">// Simple VMX instruction issued</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        PM_VSU0_SINGLE = 0xa0a8, <span class="comment">// FPU single precision</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        PM_VSU0_SQ = 0xb09c, <span class="comment">// Store Vector Issued</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        PM_VSU0_STF = 0xb08c, <span class="comment">// FPU store (SP or DP) issued on Pipe0</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        PM_VSU0_VECTOR_DP_ISSUED = 0xb080, <span class="comment">// Double Precision vector instruction issued on Pipe0</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        PM_VSU0_VECTOR_SP_ISSUED = 0xb084, <span class="comment">// Single Precision vector instruction issued (executed)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        PM_VSU1_16FLOP = 0xa0a6, <span class="comment">// Sixteen flops operation (SP vector versions of fdiv</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;        PM_VSU1_1FLOP = 0xa082, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        PM_VSU1_2FLOP = 0xa09a, <span class="comment">// two flops operation (scalar fmadd</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        PM_VSU1_4FLOP = 0xa09e, <span class="comment">// four flops operation (scalar fdiv</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;        PM_VSU1_8FLOP = 0xa0a2, <span class="comment">// eight flops operation (DP vector versions of fdiv</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;        PM_VSU1_COMPLEX_ISSUED = 0xb0a6, <span class="comment">// Complex VMX instruction issued</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        PM_VSU1_CY_ISSUED = 0xb0b6, <span class="comment">// Cryptographic instruction RFC02196 Issued</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        PM_VSU1_DD_ISSUED = 0xb0aa, <span class="comment">// 64BIT Decimal Issued</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        PM_VSU1_DP_2FLOP = 0xa08e, <span class="comment">// DP vector version of fmul</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        PM_VSU1_DP_FMA = 0xa092, <span class="comment">// DP vector version of fmadd</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        PM_VSU1_DP_FSQRT_FDIV = 0xa096, <span class="comment">// DP vector versions of fdiv</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        PM_VSU1_DQ_ISSUED = 0xb0ae, <span class="comment">// 128BIT Decimal Issued</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        PM_VSU1_EX_ISSUED = 0xb0b2, <span class="comment">// Direct move 32/64b VRFtoGPR RFC02206 Issued</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        PM_VSU1_FIN = 0xa0be, <span class="comment">// VSU1 Finished an instruction</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        PM_VSU1_FMA = 0xa086, <span class="comment">// two flops operation (fmadd</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        PM_VSU1_FPSCR = 0xb09a, <span class="comment">// Move to/from FPSCR type instruction issued on Pipe 0</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;        PM_VSU1_FSQRT_FDIV = 0xa08a, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        PM_VSU1_PERMUTE_ISSUED = 0xb092, <span class="comment">// Permute VMX Instruction Issued</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        PM_VSU1_SCALAR_DP_ISSUED = 0xb08a, <span class="comment">// Double Precision scalar instruction issued on Pipe1</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        PM_VSU1_SIMPLE_ISSUED = 0xb096, <span class="comment">// Simple VMX instruction issued</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        PM_VSU1_SINGLE = 0xa0aa, <span class="comment">// FPU single precision</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        PM_VSU1_SQ = 0xb09e, <span class="comment">// Store Vector Issued</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;        PM_VSU1_STF = 0xb08e, <span class="comment">// FPU store (SP or DP) issued on Pipe1</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        PM_VSU1_VECTOR_DP_ISSUED = 0xb082, <span class="comment">// Double Precision vector instruction issued on Pipe1</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        PM_VSU1_VECTOR_SP_ISSUED = 0xb086, <span class="comment">// Single Precision vector instruction issued (executed)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    };</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;};</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160; </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="keyword">namespace </span>power8 = optkit::ibm::power8;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
