

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_38_2'
================================================================
* Date:           Thu Oct 26 04:37:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.827 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      458|      458|  6.870 us|  6.870 us|  458|  458|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_2  |      456|      456|        20|         19|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      117|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     29|      854|     2481|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      160|     -|
|Register             |        -|      -|      382|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     29|     1236|     2758|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U115  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  343|   708|    0|
    |ddiv_64ns_64ns_64_9_no_dsp_1_U116    |ddiv_64ns_64ns_64_9_no_dsp_1    |        0|   0|    0|     0|    0|
    |dexp_64ns_64ns_64_6_full_dsp_1_U117  |dexp_64ns_64ns_64_6_full_dsp_1  |        0|  26|  511|  1773|    0|
    |fpext_32ns_64_1_no_dsp_1_U114        |fpext_32ns_64_1_no_dsp_1        |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U113      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|    0|     0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                |                                |        0|  29|  854|  2481|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_123_p2   |         +|   0|  0|  12|           5|           1|
    |addr_cmp_fu_145_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln38_fu_117_p2  |      icmp|   0|  0|   9|           5|           5|
    |temp_fu_164_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_175_p2   |       xor|   0|  0|  33|          32|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 117|         108|         137|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  97|         20|    1|         20|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |reuse_addr_reg_fu_48         |   9|          2|   60|        120|
    |reuse_reg_fu_52              |   9|          2|   32|         64|
    |y_pos_fu_56                  |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 160|         34|  102|        222|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add33_i_reg_237              |  64|   0|   64|          0|
    |addr_cmp_reg_222             |   1|   0|    1|          0|
    |ap_CS_fsm                    |  19|   0|   19|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |conv_i_reg_227               |  64|   0|   64|          0|
    |div_i3_reg_242               |  64|   0|   64|          0|
    |icmp_ln38_reg_212            |   1|   0|    1|          0|
    |img_1_addr_reg_216           |   5|   0|   20|         15|
    |reuse_addr_reg_fu_48         |  60|   0|   64|          4|
    |reuse_reg_fu_52              |  32|   0|   32|          0|
    |tmp_2_reg_232                |  64|   0|   64|          0|
    |y_pos_fu_56                  |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 382|   0|  401|         19|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_38_2|  return value|
|img_1_address0  |  out|   20|   ap_memory|                                   img_1|         array|
|img_1_ce0       |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_we0       |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_d0        |  out|   32|   ap_memory|                                   img_1|         array|
|img_1_address1  |  out|   20|   ap_memory|                                   img_1|         array|
|img_1_ce1       |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_q1        |   in|   32|   ap_memory|                                   img_1|         array|
+----------------+-----+-----+------------+----------------------------------------+--------------+

