#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f91d1157440 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -9;
v0x7f91d1158370_0 .var "Attack", 0 0;
v0x7f91d11ab450_0 .net "BWDA", 0 0, L_0x7f91d11adca0;  1 drivers
v0x7f91d11ab530_0 .net "BWDB", 0 0, L_0x7f91d11ade00;  1 drivers
v0x7f91d11ab600_0 .var "Defense", 0 0;
v0x7f91d11ab6d0_0 .var "DisableA", 0 0;
v0x7f91d11ab7a0_0 .var "DisableB", 0 0;
v0x7f91d11ab830_0 .net "Enable", 0 0, v0x7f91d11a6a00_0;  1 drivers
v0x7f91d11ab900_0 .net "FWDA", 0 0, L_0x7f91d11adc30;  1 drivers
v0x7f91d11ab9d0_0 .net "FWDB", 0 0, L_0x7f91d11add90;  1 drivers
v0x7f91d11abae0_0 .var "IR_10K_Reciever", 0 0;
v0x7f91d11abbb0_0 .var "IR_1K_Reciever", 0 0;
v0x7f91d11abc80_0 .var "IR_Ball_Detect", 0 0;
v0x7f91d11abd10_0 .var "Inductance_Sense", 0 0;
v0x7f91d11abe20_0 .net "Kick", 0 0, v0x7f91d11a3ab0_0;  1 drivers
v0x7f91d11abeb0_0 .var "LeftMic", 0 0;
v0x7f91d11abf80_0 .var "Reset", 0 0;
v0x7f91d11ac050_0 .var "RightMic", 0 0;
v0x7f91d11ac220_0 .var "clk", 0 0;
S_0x7f91d11575b0 .scope module, "UUT" "Main" 2 6, 3 12 0, S_0x7f91d1157440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Defense";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "DisableA";
    .port_info 4 /INPUT 1 "DisableB";
    .port_info 5 /INPUT 1 "Inductance_Sense";
    .port_info 6 /INPUT 1 "IR_Ball_Detect";
    .port_info 7 /INPUT 1 "LeftMic";
    .port_info 8 /INPUT 1 "RightMic";
    .port_info 9 /INPUT 1 "IR_1K_Reciever";
    .port_info 10 /INPUT 1 "IR_10K_Reciever";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /OUTPUT 1 "Enable";
    .port_info 13 /OUTPUT 1 "FWDA";
    .port_info 14 /OUTPUT 1 "BWDA";
    .port_info 15 /OUTPUT 1 "FWDB";
    .port_info 16 /OUTPUT 1 "BWDB";
    .port_info 17 /OUTPUT 1 "Kick";
L_0x7f91d11ac620 .functor NOT 1, v0x7f91d11abc80_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11acf10 .functor OR 2, v0x7f91d119fbc0_0, v0x7f91d11a1160_0, C4<00>, C4<00>;
L_0x7f91d11ad000 .functor OR 2, L_0x7f91d11acf10, v0x7f91d11a28d0_0, C4<00>, C4<00>;
L_0x7f91d11ad130 .functor OR 2, v0x7f91d119fc60_0, v0x7f91d11a1240_0, C4<00>, C4<00>;
L_0x7f91d11ad220 .functor OR 2, L_0x7f91d11ad130, v0x7f91d11a2960_0, C4<00>, C4<00>;
L_0x7f91d11ad350 .functor OR 1, v0x7f91d119ff70_0, v0x7f91d11a1530_0, C4<0>, C4<0>;
L_0x7f91d11ad440 .functor OR 1, L_0x7f91d11ad350, v0x7f91d11a2c10_0, C4<0>, C4<0>;
L_0x7f91d11ad570 .functor OR 1, v0x7f91d11a0000_0, v0x7f91d11a15d0_0, C4<0>, C4<0>;
L_0x7f91d11ad660 .functor OR 1, L_0x7f91d11ad570, v0x7f91d11a2d30_0, C4<0>, C4<0>;
L_0x7f91d11ad7a0 .functor OR 1, v0x7f91d119f860_0, v0x7f91d11a0eb0_0, C4<0>, C4<0>;
L_0x7f91d11ad850 .functor OR 1, L_0x7f91d11ad7a0, v0x7f91d11a26c0_0, C4<0>, C4<0>;
L_0x7f91d11ad9e0 .functor OR 1, v0x7f91d119f900_0, v0x7f91d11a0f50_0, C4<0>, C4<0>;
L_0x7f91d11ada90 .functor OR 1, L_0x7f91d11ad9e0, v0x7f91d11a2760_0, C4<0>, C4<0>;
v0x7f91d11a8800_0 .net "Attack", 0 0, v0x7f91d1158370_0;  1 drivers
v0x7f91d11a88b0_0 .net "BWDA", 0 0, L_0x7f91d11adca0;  alias, 1 drivers
v0x7f91d11a8940_0 .net "BWDB", 0 0, L_0x7f91d11ade00;  alias, 1 drivers
v0x7f91d11a89f0_0 .net "BWD_A", 0 0, L_0x7f91d11ad850;  1 drivers
v0x7f91d11a8aa0_0 .net "BWD_A1", 0 0, v0x7f91d119f860_0;  1 drivers
v0x7f91d11a8b70_0 .net "BWD_A2", 0 0, v0x7f91d11a0eb0_0;  1 drivers
v0x7f91d11a8c20_0 .net "BWD_A3", 0 0, v0x7f91d11a26c0_0;  1 drivers
v0x7f91d11a8cd0_0 .net "BWD_B", 0 0, L_0x7f91d11ada90;  1 drivers
v0x7f91d11a8d80_0 .net "BWD_B1", 0 0, v0x7f91d119f900_0;  1 drivers
v0x7f91d11a8eb0_0 .net "BWD_B2", 0 0, v0x7f91d11a0f50_0;  1 drivers
v0x7f91d11a8f40_0 .net "BWD_B3", 0 0, v0x7f91d11a2760_0;  1 drivers
v0x7f91d11a8fd0_0 .net "Ball_Detection_SM_EN", 0 0, v0x7f91d119e500_0;  1 drivers
v0x7f91d11a90a0_0 .net "Ball_SM_Done", 0 0, v0x7f91d119faf0_0;  1 drivers
v0x7f91d11a9170_0 .net "Defense", 0 0, v0x7f91d11ab600_0;  1 drivers
v0x7f91d11a9200_0 .net "Defense_SM_Done", 0 0, v0x7f91d11a2800_0;  1 drivers
v0x7f91d11a92d0_0 .net "Defense_SM_EN", 0 0, v0x7f91d119e970_0;  1 drivers
v0x7f91d11a93a0_0 .net "Direction", 0 0, v0x7f91d11a4870_0;  1 drivers
v0x7f91d11a9530_0 .net "DisableA", 0 0, v0x7f91d11ab6d0_0;  1 drivers
v0x7f91d11a95c0_0 .net "DisableB", 0 0, v0x7f91d11ab7a0_0;  1 drivers
v0x7f91d11a9650_0 .net "Duty_SelA", 1 0, L_0x7f91d11ad000;  1 drivers
v0x7f91d11a96e0_0 .net "Duty_SelA1", 1 0, v0x7f91d119fbc0_0;  1 drivers
v0x7f91d11a9770_0 .net "Duty_SelA2", 1 0, v0x7f91d11a1160_0;  1 drivers
v0x7f91d11a9800_0 .net "Duty_SelA3", 1 0, v0x7f91d11a28d0_0;  1 drivers
v0x7f91d11a9890_0 .net "Duty_SelB", 1 0, L_0x7f91d11ad220;  1 drivers
v0x7f91d11a9920_0 .net "Duty_SelB1", 1 0, v0x7f91d119fc60_0;  1 drivers
v0x7f91d11a99d0_0 .net "Duty_SelB2", 1 0, v0x7f91d11a1240_0;  1 drivers
v0x7f91d11a9a80_0 .net "Duty_SelB3", 1 0, v0x7f91d11a2960_0;  1 drivers
v0x7f91d11a9b30_0 .net "Enable", 0 0, v0x7f91d11a6a00_0;  alias, 1 drivers
v0x7f91d11a9be0_0 .net "FWDA", 0 0, L_0x7f91d11adc30;  alias, 1 drivers
v0x7f91d11a9c90_0 .net "FWDB", 0 0, L_0x7f91d11add90;  alias, 1 drivers
v0x7f91d11a9d40_0 .net "FWD_A", 0 0, L_0x7f91d11ad440;  1 drivers
v0x7f91d11a9df0_0 .net "FWD_A1", 0 0, v0x7f91d119ff70_0;  1 drivers
v0x7f91d11a9ea0_0 .net "FWD_A2", 0 0, v0x7f91d11a1530_0;  1 drivers
v0x7f91d11a9430_0 .net "FWD_A3", 0 0, v0x7f91d11a2c10_0;  1 drivers
v0x7f91d11aa130_0 .net "FWD_B", 0 0, L_0x7f91d11ad660;  1 drivers
v0x7f91d11aa1c0_0 .net "FWD_B1", 0 0, v0x7f91d11a0000_0;  1 drivers
v0x7f91d11aa250_0 .net "FWD_B2", 0 0, v0x7f91d11a15d0_0;  1 drivers
v0x7f91d11aa2e0_0 .net "FWD_B3", 0 0, v0x7f91d11a2d30_0;  1 drivers
v0x7f91d11aa370_0 .net "Goal_Detection_SM_EN", 0 0, v0x7f91d119ea00_0;  1 drivers
v0x7f91d11aa440_0 .net "Goal_SM_Done", 0 0, v0x7f91d11a10b0_0;  1 drivers
v0x7f91d11aa510_0 .net "IR_10K", 0 0, v0x7f91d11a6230_0;  1 drivers
v0x7f91d11aa5e0_0 .net "IR_10K_Reciever", 0 0, v0x7f91d11abae0_0;  1 drivers
v0x7f91d11aa670_0 .net "IR_1K", 0 0, v0x7f91d11a57e0_0;  1 drivers
v0x7f91d11aa740_0 .net "IR_1K_Reciever", 0 0, v0x7f91d11abbb0_0;  1 drivers
v0x7f91d11aa7d0_0 .net "IR_Ball_Detect", 0 0, v0x7f91d11abc80_0;  1 drivers
v0x7f91d11aa860_0 .net "Inductance_Sense", 0 0, v0x7f91d11abd10_0;  1 drivers
v0x7f91d11aa8f0_0 .net "Kick", 0 0, v0x7f91d11a3ab0_0;  alias, 1 drivers
v0x7f91d11aa980_0 .net "Kicker_Done", 0 0, v0x7f91d11a37c0_0;  1 drivers
v0x7f91d11aaa50_0 .net "Kicker_EN", 0 0, v0x7f91d119ed30_0;  1 drivers
v0x7f91d11aab20_0 .net "LeftMic", 0 0, v0x7f91d11abeb0_0;  1 drivers
v0x7f91d11aabb0_0 .net "PWM_Signal_A", 0 0, v0x7f91d11a72d0_0;  1 drivers
v0x7f91d11aac80_0 .net "PWM_Signal_B", 0 0, v0x7f91d11a7990_0;  1 drivers
v0x7f91d11aad50_0 .net "Pause", 0 0, v0x7f91d11a6a90_0;  1 drivers
v0x7f91d11aae60_0 .net "Reset", 0 0, v0x7f91d11abf80_0;  1 drivers
v0x7f91d11aaef0_0 .net "RightMic", 0 0, v0x7f91d11ac050_0;  1 drivers
v0x7f91d11aaf80_0 .net *"_ivl_12", 1 0, L_0x7f91d11acf10;  1 drivers
v0x7f91d11ab010_0 .net *"_ivl_16", 1 0, L_0x7f91d11ad130;  1 drivers
v0x7f91d11ab0a0_0 .net *"_ivl_20", 0 0, L_0x7f91d11ad350;  1 drivers
v0x7f91d11ab130_0 .net *"_ivl_24", 0 0, L_0x7f91d11ad570;  1 drivers
v0x7f91d11ab1c0_0 .net *"_ivl_28", 0 0, L_0x7f91d11ad7a0;  1 drivers
v0x7f91d11ab250_0 .net *"_ivl_32", 0 0, L_0x7f91d11ad9e0;  1 drivers
v0x7f91d11ab2e0_0 .net "clk", 0 0, v0x7f91d11ac220_0;  1 drivers
L_0x7f91d11acdb0 .concat [ 1 1 0 0], v0x7f91d11ab7a0_0, v0x7f91d11ab6d0_0;
S_0x7f91d1147ed0 .scope module, "U0" "Main_State_Machine" 3 28, 4 14 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Defense";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "Ball_SM_Done";
    .port_info 5 /INPUT 1 "Goal_SM_Done";
    .port_info 6 /INPUT 1 "Defense_SM_Done";
    .port_info 7 /INPUT 1 "Shooter_Done";
    .port_info 8 /OUTPUT 1 "Ball_Detection_SM_EN";
    .port_info 9 /OUTPUT 1 "Goal_Detection_SM_EN";
    .port_info 10 /OUTPUT 1 "Defense_SM_EN";
    .port_info 11 /OUTPUT 1 "Shooter_EN";
P_0x7f91d118f2b0 .param/l "BALL_DETECTION" 0 4 21, C4<001>;
P_0x7f91d118f2f0 .param/l "DEFENSE" 0 4 24, C4<100>;
P_0x7f91d118f330 .param/l "GOAL_DETECTION" 0 4 22, C4<010>;
P_0x7f91d118f370 .param/l "IDLE" 0 4 20, C4<000>;
P_0x7f91d118f3b0 .param/l "SHOOT" 0 4 23, C4<011>;
L_0x7f91d11aba60 .functor NOT 1, v0x7f91d119e450_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11ac2b0 .functor AND 1, v0x7f91d119eff0_0, L_0x7f91d11aba60, C4<1>, C4<1>;
L_0x7f91d11ac360 .functor NOT 1, v0x7f91d119e7c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11ac3d0 .functor AND 1, v0x7f91d119f130_0, L_0x7f91d11ac360, C4<1>, C4<1>;
v0x7f91d114c500_0 .net "ATK", 0 0, L_0x7f91d11ac2b0;  1 drivers
v0x7f91d119e3b0_0 .net "Attack", 0 0, v0x7f91d1158370_0;  alias, 1 drivers
v0x7f91d119e450_0 .var "AttackEdge", 0 0;
v0x7f91d119e500_0 .var "Ball_Detection_SM_EN", 0 0;
v0x7f91d119e5a0_0 .net "Ball_SM_Done", 0 0, v0x7f91d119faf0_0;  alias, 1 drivers
v0x7f91d119e680_0 .net "DEF", 0 0, L_0x7f91d11ac3d0;  1 drivers
v0x7f91d119e720_0 .net "Defense", 0 0, v0x7f91d11ab600_0;  alias, 1 drivers
v0x7f91d119e7c0_0 .var "DefenseEdge", 0 0;
v0x7f91d119e860_0 .net "Defense_SM_Done", 0 0, v0x7f91d11a2800_0;  alias, 1 drivers
v0x7f91d119e970_0 .var "Defense_SM_EN", 0 0;
v0x7f91d119ea00_0 .var "Goal_Detection_SM_EN", 0 0;
v0x7f91d119eaa0_0 .net "Goal_SM_Done", 0 0, v0x7f91d11a10b0_0;  alias, 1 drivers
v0x7f91d119eb40_0 .net "Reset", 0 0, v0x7f91d11abf80_0;  alias, 1 drivers
v0x7f91d119ebe0_0 .var "STATE", 2 0;
v0x7f91d119ec90_0 .net "Shooter_Done", 0 0, v0x7f91d11a37c0_0;  alias, 1 drivers
v0x7f91d119ed30_0 .var "Shooter_EN", 0 0;
v0x7f91d119edd0_0 .net *"_ivl_0", 0 0, L_0x7f91d11aba60;  1 drivers
v0x7f91d119ef60_0 .net *"_ivl_4", 0 0, L_0x7f91d11ac360;  1 drivers
v0x7f91d119eff0_0 .var "attack", 0 0;
v0x7f91d119f090_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d119f130_0 .var "defense", 0 0;
E_0x7f91d11115a0 .event posedge, v0x7f91d119f090_0;
E_0x7f91d11399b0 .event negedge, v0x7f91d119f090_0;
S_0x7f91d119f2f0 .scope module, "U1" "BallDirectionControl" 3 30, 5 23 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "BallSignal";
    .port_info 3 /INPUT 1 "Pause";
    .port_info 4 /INPUT 1 "Inductance";
    .port_info 5 /INPUT 1 "Ball_Detect";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f91d119f460 .param/l "IDLE" 0 5 26, C4<000>;
P_0x7f91d119f4a0 .param/l "INDUCTANCE" 0 5 28, C4<010>;
P_0x7f91d119f4e0 .param/l "PAUSE" 0 5 27, C4<001>;
P_0x7f91d119f520 .param/l "TURN_LEFT" 0 5 30, C4<100>;
P_0x7f91d119f560 .param/l "TURN_RIGHT" 0 5 29, C4<011>;
L_0x7f91d11ac480 .functor NOT 1, v0x7f91d119fee0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11ac510 .functor AND 1, v0x7f91d11a06e0_0, L_0x7f91d11ac480, C4<1>, C4<1>;
v0x7f91d119f860_0 .var "BWD_A", 0 0;
v0x7f91d119f900_0 .var "BWD_B", 0 0;
v0x7f91d119f9a0_0 .net "BallSignal", 0 0, v0x7f91d11a4870_0;  alias, 1 drivers
v0x7f91d119fa50_0 .net "Ball_Detect", 0 0, L_0x7f91d11ac620;  1 drivers
v0x7f91d119faf0_0 .var "Done", 0 0;
v0x7f91d119fbc0_0 .var "Duty_SelA", 1 0;
v0x7f91d119fc60_0 .var "Duty_SelB", 1 0;
v0x7f91d119fd10_0 .net "EN", 0 0, L_0x7f91d11ac510;  1 drivers
v0x7f91d119fdb0_0 .net "Enable", 0 0, v0x7f91d119e500_0;  alias, 1 drivers
v0x7f91d119fee0_0 .var "Enable_Edge", 0 0;
v0x7f91d119ff70_0 .var "FWD_A", 0 0;
v0x7f91d11a0000_0 .var "FWD_B", 0 0;
v0x7f91d11a0090_0 .var "IND_COUNT", 28 0;
v0x7f91d11a0120_0 .var "IND_FLG", 0 0;
v0x7f91d11a01c0_0 .net "Inductance", 0 0, v0x7f91d11abd10_0;  alias, 1 drivers
v0x7f91d11a0260_0 .var "PREV_STATE", 2 0;
v0x7f91d11a0310_0 .net "Pause", 0 0, v0x7f91d11a6a90_0;  alias, 1 drivers
v0x7f91d11a04b0_0 .var "STATE", 2 0;
v0x7f91d11a0580_0 .net *"_ivl_0", 0 0, L_0x7f91d11ac480;  1 drivers
v0x7f91d11a0630_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a06e0_0 .var "enable", 0 0;
S_0x7f91d11a0830 .scope module, "U2" "GoalDirectionControl" 3 33, 6 21 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "IR_1k";
    .port_info 5 /INPUT 1 "IR_10k";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f91d11a0a10 .param/l "IDLE" 0 6 26, C4<000>;
P_0x7f91d11a0a50 .param/l "INDUCTANCE" 0 6 31, C4<101>;
P_0x7f91d11a0a90 .param/l "PAUSE" 0 6 30, C4<100>;
P_0x7f91d11a0ad0 .param/l "SMALL_LEFT" 0 6 29, C4<011>;
P_0x7f91d11a0b10 .param/l "SMALL_RIGHT" 0 6 28, C4<010>;
P_0x7f91d11a0b50 .param/l "TURN_RIGHT" 0 6 27, C4<001>;
L_0x7f91d11ac6d0 .functor NOT 1, v0x7f91d11a1420_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11ac760 .functor AND 1, v0x7f91d11a1eb0_0, L_0x7f91d11ac6d0, C4<1>, C4<1>;
v0x7f91d11a0eb0_0 .var "BWD_A", 0 0;
v0x7f91d11a0f50_0 .var "BWD_B", 0 0;
v0x7f91d11a0ff0_0 .var "COUNT", 28 0;
v0x7f91d11a10b0_0 .var "Done", 0 0;
v0x7f91d11a1160_0 .var "Duty_SelA", 1 0;
v0x7f91d11a1240_0 .var "Duty_SelB", 1 0;
v0x7f91d11a12f0_0 .net "EN", 0 0, L_0x7f91d11ac760;  1 drivers
v0x7f91d11a1390_0 .net "Enable", 0 0, v0x7f91d119ea00_0;  alias, 1 drivers
v0x7f91d11a1420_0 .var "Enable_Edge", 0 0;
v0x7f91d11a1530_0 .var "FWD_A", 0 0;
v0x7f91d11a15d0_0 .var "FWD_B", 0 0;
v0x7f91d11a1670_0 .var "IND_FLG", 0 0;
v0x7f91d11a1710_0 .net "IR_10k", 0 0, v0x7f91d11a6230_0;  alias, 1 drivers
v0x7f91d11a17b0_0 .net "IR_1k", 0 0, v0x7f91d11a57e0_0;  alias, 1 drivers
v0x7f91d11a1850_0 .net "Inductance", 0 0, v0x7f91d11abd10_0;  alias, 1 drivers
v0x7f91d11a1900_0 .var "PREV_STATE", 2 0;
v0x7f91d11a1990_0 .net "Pause", 0 0, v0x7f91d11a6a90_0;  alias, 1 drivers
v0x7f91d11a1b20_0 .var "SL_FLG", 0 0;
v0x7f91d11a1bb0_0 .var "SR_FLG", 0 0;
v0x7f91d11a1c40_0 .var "STATE", 2 0;
v0x7f91d11a1d50_0 .net *"_ivl_0", 0 0, L_0x7f91d11ac6d0;  1 drivers
v0x7f91d11a1de0_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a1eb0_0 .var "enable", 0 0;
S_0x7f91d11a1ff0 .scope module, "U3" "DC_Defence" 3 35, 7 2 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "MicrophoneDirection";
    .port_info 5 /OUTPUT 2 "DutyCycleA";
    .port_info 6 /OUTPUT 2 "DutyCycleB";
    .port_info 7 /OUTPUT 1 "FWDA";
    .port_info 8 /OUTPUT 1 "FWDB";
    .port_info 9 /OUTPUT 1 "BWDA";
    .port_info 10 /OUTPUT 1 "BWDB";
    .port_info 11 /OUTPUT 1 "Done";
P_0x7f91d11a21b0 .param/l "IDLE" 0 7 7, C4<000>;
P_0x7f91d11a21f0 .param/l "INDUCTANCE" 0 7 12, C4<101>;
P_0x7f91d11a2230 .param/l "INDUCTANCE_PAUSE" 0 7 13, C4<110>;
P_0x7f91d11a2270 .param/l "LEFT_PAUSE" 0 7 11, C4<100>;
P_0x7f91d11a22b0 .param/l "RIGHT_PAUSE" 0 7 10, C4<011>;
P_0x7f91d11a22f0 .param/l "TURN_LEFT" 0 7 9, C4<010>;
P_0x7f91d11a2330 .param/l "TURN_RIGHT" 0 7 8, C4<001>;
L_0x7f91d11ac870 .functor NOT 1, v0x7f91d11a2b80_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11ac8e0 .functor AND 1, v0x7f91d11a3220_0, L_0x7f91d11ac870, C4<1>, C4<1>;
v0x7f91d11a26c0_0 .var "BWDA", 0 0;
v0x7f91d11a2760_0 .var "BWDB", 0 0;
v0x7f91d11a2800_0 .var "Done", 0 0;
v0x7f91d11a28d0_0 .var "DutyCycleA", 1 0;
v0x7f91d11a2960_0 .var "DutyCycleB", 1 0;
v0x7f91d11a2a50_0 .net "EN", 0 0, L_0x7f91d11ac8e0;  1 drivers
v0x7f91d11a2af0_0 .net "Enable", 0 0, v0x7f91d119e970_0;  alias, 1 drivers
v0x7f91d11a2b80_0 .var "Enable_Edge", 0 0;
v0x7f91d11a2c10_0 .var "FWDA", 0 0;
v0x7f91d11a2d30_0 .var "FWDB", 0 0;
v0x7f91d11a2dd0_0 .net "Inductance", 0 0, v0x7f91d11abd10_0;  alias, 1 drivers
v0x7f91d11a2e60_0 .net "MicrophoneDirection", 0 0, v0x7f91d11a4870_0;  alias, 1 drivers
v0x7f91d11a2ef0_0 .net "Pause", 0 0, v0x7f91d11a6a90_0;  alias, 1 drivers
v0x7f91d11a2fc0_0 .var "STATE", 2 0;
v0x7f91d11a30e0_0 .net *"_ivl_0", 0 0, L_0x7f91d11ac870;  1 drivers
v0x7f91d11a3190_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a3220_0 .var "enable", 0 0;
S_0x7f91d11a3460 .scope module, "U4" "Kicker" 3 37, 8 2 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /OUTPUT 1 "Kick";
    .port_info 3 /OUTPUT 1 "Done";
P_0x7f91d11a3610 .param/l "IDLE" 0 8 6, C4<0>;
P_0x7f91d11a3650 .param/l "KICK" 0 8 7, C4<1>;
L_0x7f91d11ac9f0 .functor NOT 1, v0x7f91d11a39e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d11aca80 .functor AND 1, v0x7f91d119ed30_0, L_0x7f91d11ac9f0, C4<1>, C4<1>;
v0x7f91d11a3730_0 .var "Count", 3 0;
v0x7f91d11a37c0_0 .var "Done", 0 0;
v0x7f91d11a3880_0 .net "EN", 0 0, L_0x7f91d11aca80;  1 drivers
v0x7f91d11a3930_0 .net "Enable", 0 0, v0x7f91d119ed30_0;  alias, 1 drivers
v0x7f91d11a39e0_0 .var "EnableEdge", 0 0;
v0x7f91d11a3ab0_0 .var "Kick", 0 0;
v0x7f91d11a3b40_0 .var "STATE", 0 0;
v0x7f91d11a3c50_0 .net *"_ivl_0", 0 0, L_0x7f91d11ac9f0;  1 drivers
v0x7f91d11a3d00_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
S_0x7f91d11a3e30 .scope module, "U5" "MicFFs" 3 39, 9 28 0, S_0x7f91d11575b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RightMic";
    .port_info 2 /INPUT 1 "LeftMic";
    .port_info 3 /OUTPUT 1 "Direction";
L_0x7f91d11acb70 .functor OR 1, v0x7f91d11a4b50_0, v0x7f91d11a4be0_0, C4<0>, C4<0>;
L_0x7f91d11acc40 .functor OR 1, v0x7f91d11a4e60_0, v0x7f91d11a4dd0_0, C4<0>, C4<0>;
v0x7f91d11a4960_0 .net "CLK", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a4a00_0 .net "Direction", 0 0, v0x7f91d11a4870_0;  alias, 1 drivers
v0x7f91d11a4aa0_0 .net "L", 0 0, L_0x7f91d11acb70;  1 drivers
v0x7f91d11a4b50_0 .var "LLMic", 0 0;
v0x7f91d11a4be0_0 .var "LMic", 0 0;
v0x7f91d11a4cb0_0 .net "LeftMic", 0 0, v0x7f91d11abeb0_0;  alias, 1 drivers
v0x7f91d11a4d40_0 .net "R", 0 0, L_0x7f91d11acc40;  1 drivers
v0x7f91d11a4dd0_0 .var "RMic", 0 0;
v0x7f91d11a4e60_0 .var "RRMic", 0 0;
v0x7f91d11a4f80_0 .net "RightMic", 0 0, v0x7f91d11ac050_0;  alias, 1 drivers
v0x7f91d11a5020_0 .net "W1", 0 0, v0x7f91d11a4400_0;  1 drivers
S_0x7f91d11a4050 .scope module, "U0" "FF" 9 41, 9 20 0, S_0x7f91d11a3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7f91d11a42b0_0 .net "CLK", 0 0, L_0x7f91d11acb70;  alias, 1 drivers
v0x7f91d11a4360_0 .net "D", 0 0, L_0x7f91d11acc40;  alias, 1 drivers
v0x7f91d11a4400_0 .var "Q", 0 0;
E_0x7f91d11a4260 .event posedge, v0x7f91d11a42b0_0;
S_0x7f91d11a4500 .scope module, "U1" "FF" 9 42, 9 20 0, S_0x7f91d11a3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7f91d11a4720_0 .net "CLK", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a47b0_0 .net "D", 0 0, v0x7f91d11a4400_0;  alias, 1 drivers
v0x7f91d11a4870_0 .var "Q", 0 0;
S_0x7f91d11a50f0 .scope module, "U6A" "FrequencyCounter_1K" 3 40, 10 20 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir1k";
v0x7f91d11a53c0_0 .var "EdgeTest", 1 0;
v0x7f91d11a5480_0 .var "Hz", 15 0;
v0x7f91d11a5520_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a55d0_0 .var "count", 23 0;
L_0x7f91d1273008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f91d11a5660_0 .net "enable", 0 0, L_0x7f91d1273008;  1 drivers
v0x7f91d11a5740_0 .net "ir", 0 0, v0x7f91d11abbb0_0;  alias, 1 drivers
v0x7f91d11a57e0_0 .var "ir1k", 0 0;
L_0x7f91d1273050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f91d11a5870_0 .net "reset", 0 0, L_0x7f91d1273050;  1 drivers
v0x7f91d11a5900_0 .var "temp", 15 0;
E_0x7f91d11a5360 .event posedge, v0x7f91d11a5870_0, v0x7f91d119f090_0;
S_0x7f91d11a5ab0 .scope module, "U6B" "FrequencyCounter_10K" 3 41, 11 20 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir10k";
v0x7f91d11a5d10_0 .var "EdgeTest", 1 0;
v0x7f91d11a5dd0_0 .var "Hz", 15 0;
v0x7f91d11a5e80_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a6030_0 .var "count", 23 0;
L_0x7f91d1273098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f91d11a60d0_0 .net "enable", 0 0, L_0x7f91d1273098;  1 drivers
v0x7f91d11a61a0_0 .net "ir", 0 0, v0x7f91d11abae0_0;  alias, 1 drivers
v0x7f91d11a6230_0 .var "ir10k", 0 0;
L_0x7f91d12730e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f91d11a62c0_0 .net "reset", 0 0, L_0x7f91d12730e0;  1 drivers
v0x7f91d11a6350_0 .var "temp", 15 0;
E_0x7f91d11a56f0 .event posedge, v0x7f91d11a62c0_0, v0x7f91d119f090_0;
S_0x7f91d11a64a0 .scope module, "U7" "DisableHandler" 3 43, 12 2 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SnsDisable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Enable";
    .port_info 3 /OUTPUT 1 "Pause";
P_0x7f91d11a66e0 .param/l "Debounce" 0 12 7, C4<10>;
P_0x7f91d11a6720 .param/l "Disable" 0 12 6, C4<01>;
P_0x7f91d11a6760 .param/l "FullCount" 0 12 8, C4<1000111100001101000110000000>;
P_0x7f91d11a67a0 .param/l "HalfCount" 0 12 8, C4<0100011110000110100011000000>;
P_0x7f91d11a67e0 .param/l "Idle" 0 12 5, C4<00>;
v0x7f91d11a6a00_0 .var "Enable", 0 0;
v0x7f91d11a6a90_0 .var "Pause", 0 0;
v0x7f91d11a6b20_0 .var "STATE", 1 0;
v0x7f91d11a6bb0_0 .net "SnsDisable", 1 0, L_0x7f91d11acdb0;  1 drivers
v0x7f91d11a6c50_0 .var "Timer", 27 0;
v0x7f91d11a6d40_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
S_0x7f91d11a6e10 .scope module, "U8A" "MotorPWM" 3 46, 13 18 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f91d11a6fd0 .param/l "HalfDuty" 0 13 21, C4<01100001101010>;
P_0x7f91d11a7010 .param/l "QuarterDuty" 0 13 20, C4<01001110001000>;
P_0x7f91d11a7050 .param/l "ThreeQuarterDuty" 0 13 22, C4<10011100010000>;
v0x7f91d11a7210_0 .net "DutyCycle", 1 0, L_0x7f91d11ad000;  alias, 1 drivers
v0x7f91d11a72d0_0 .var "PulseSignal", 0 0;
v0x7f91d11a7370_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a7400_0 .var "count", 13 0;
S_0x7f91d11a74d0 .scope module, "U8B" "MotorPWM" 3 47, 13 18 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f91d11a7690 .param/l "HalfDuty" 0 13 21, C4<01100001101010>;
P_0x7f91d11a76d0 .param/l "QuarterDuty" 0 13 20, C4<01001110001000>;
P_0x7f91d11a7710 .param/l "ThreeQuarterDuty" 0 13 22, C4<10011100010000>;
v0x7f91d11a78d0_0 .net "DutyCycle", 1 0, L_0x7f91d11ad220;  alias, 1 drivers
v0x7f91d11a7990_0 .var "PulseSignal", 0 0;
v0x7f91d11a7a30_0 .net "clk", 0 0, v0x7f91d11ac220_0;  alias, 1 drivers
v0x7f91d11a7ac0_0 .var "count", 13 0;
S_0x7f91d11a7b90 .scope module, "U9A" "PWMEncoder" 3 52, 14 19 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f91d11adc30 .functor AND 1, L_0x7f91d11ad440, v0x7f91d11a72d0_0, C4<1>, C4<1>;
L_0x7f91d11adca0 .functor AND 1, L_0x7f91d11ad850, v0x7f91d11a72d0_0, C4<1>, C4<1>;
v0x7f91d11a7e00_0 .net "BWD", 0 0, L_0x7f91d11ad850;  alias, 1 drivers
v0x7f91d11a7eb0_0 .net "FWD", 0 0, L_0x7f91d11ad440;  alias, 1 drivers
v0x7f91d11a7f50_0 .net "Pulse", 0 0, v0x7f91d11a72d0_0;  alias, 1 drivers
v0x7f91d11a8000_0 .net "SerialOut1", 0 0, L_0x7f91d11adc30;  alias, 1 drivers
v0x7f91d11a8090_0 .net "SerialOut2", 0 0, L_0x7f91d11adca0;  alias, 1 drivers
S_0x7f91d11a81e0 .scope module, "U9B" "PWMEncoder" 3 53, 14 19 0, S_0x7f91d11575b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f91d11add90 .functor AND 1, L_0x7f91d11ad660, v0x7f91d11a7990_0, C4<1>, C4<1>;
L_0x7f91d11ade00 .functor AND 1, L_0x7f91d11ada90, v0x7f91d11a7990_0, C4<1>, C4<1>;
v0x7f91d11a8420_0 .net "BWD", 0 0, L_0x7f91d11ada90;  alias, 1 drivers
v0x7f91d11a84b0_0 .net "FWD", 0 0, L_0x7f91d11ad660;  alias, 1 drivers
v0x7f91d11a8550_0 .net "Pulse", 0 0, v0x7f91d11a7990_0;  alias, 1 drivers
v0x7f91d11a8620_0 .net "SerialOut1", 0 0, L_0x7f91d11add90;  alias, 1 drivers
v0x7f91d11a86b0_0 .net "SerialOut2", 0 0, L_0x7f91d11ade00;  alias, 1 drivers
    .scope S_0x7f91d1147ed0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119f130_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f91d1147ed0;
T_1 ;
    %wait E_0x7f91d11399b0;
    %load/vec4 v0x7f91d119e3b0_0;
    %assign/vec4 v0x7f91d119eff0_0, 0;
    %load/vec4 v0x7f91d119e720_0;
    %assign/vec4 v0x7f91d119f130_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f91d1147ed0;
T_2 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d119eff0_0;
    %store/vec4 v0x7f91d119e450_0, 0, 1;
    %load/vec4 v0x7f91d119f130_0;
    %store/vec4 v0x7f91d119e7c0_0, 0, 1;
    %load/vec4 v0x7f91d119eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f91d119ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7f91d119e680_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x7f91d114c500_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 9;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 9;
 ; End of false expr.
    %blend;
T_2.11;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7f91d119e5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7f91d119eaa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7f91d119ec90_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f91d119e860_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v0x7f91d119ebe0_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %load/vec4 v0x7f91d119ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %jmp T_2.25;
T_2.20 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %jmp T_2.25;
T_2.21 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %jmp T_2.25;
T_2.22 ;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119ea00_0, 0, 1;
    %store/vec4 v0x7f91d119e500_0, 0, 1;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f91d119f2f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119faf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a0260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0090_0, 0, 29;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d119fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a06e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f91d119f2f0;
T_4 ;
    %wait E_0x7f91d11399b0;
    %load/vec4 v0x7f91d119fdb0_0;
    %store/vec4 v0x7f91d11a06e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f91d119f2f0;
T_5 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a06e0_0;
    %store/vec4 v0x7f91d119fee0_0, 0, 1;
    %load/vec4 v0x7f91d119fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d119faf0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f91d11a04b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x7f91d119fd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x7f91d11a0310_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %load/vec4 v0x7f91d11a0260_0;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7f91d11a0120_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %load/vec4 v0x7f91d11a01c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.15, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.16, 9;
T_5.15 ; End of true expr.
    %load/vec4 v0x7f91d11a0260_0;
    %jmp/0 T_5.16, 9;
 ; End of false expr.
    %blend;
T_5.16;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f91d11a0260_0, 0, 3;
    %load/vec4 v0x7f91d11a0310_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v0x7f91d11a01c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.19, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.20, 9;
T_5.19 ; End of true expr.
    %load/vec4 v0x7f91d119f9a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.21, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.22, 10;
T_5.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_5.22, 10;
 ; End of false expr.
    %blend;
T_5.22;
    %jmp/0 T_5.20, 9;
 ; End of false expr.
    %blend;
T_5.20;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f91d11a0260_0, 0, 3;
    %load/vec4 v0x7f91d11a0310_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0x7f91d11a01c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.25, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.26, 9;
T_5.25 ; End of true expr.
    %load/vec4 v0x7f91d119f9a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.27, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.28, 10;
T_5.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_5.28, 10;
 ; End of false expr.
    %blend;
T_5.28;
    %jmp/0 T_5.26, 9;
 ; End of false expr.
    %blend;
T_5.26;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0x7f91d11a04b0_0, 0, 3;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %load/vec4 v0x7f91d11a04b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %jmp T_5.34;
T_5.29 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %jmp T_5.34;
T_5.30 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %jmp T_5.34;
T_5.31 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %load/vec4 v0x7f91d11a0090_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f91d11a0090_0, 0, 29;
    %load/vec4 v0x7f91d11a0090_0;
    %cmpi/e 300000000, 0, 29;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0090_0, 0, 29;
T_5.35 ;
    %jmp T_5.34;
T_5.32 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d119f900_0, 0, 1;
    %store/vec4 v0x7f91d119f860_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0000_0, 0, 1;
    %store/vec4 v0x7f91d119ff70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d119fbc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d119fc60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a0120_0, 0, 1;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f91d11a0830;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a1900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1eb0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f91d11a0830;
T_7 ;
    %wait E_0x7f91d11399b0;
    %load/vec4 v0x7f91d11a1390_0;
    %store/vec4 v0x7f91d11a1eb0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f91d11a0830;
T_8 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a1eb0_0;
    %store/vec4 v0x7f91d11a1420_0, 0, 1;
    %load/vec4 v0x7f91d11a1c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x7f91d11a12f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f91d11a1900_0, 0, 3;
    %load/vec4 v0x7f91d11a1990_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x7f91d11a1850_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.11, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_8.12, 9;
T_8.11 ; End of true expr.
    %load/vec4 v0x7f91d11a17b0_0;
    %flag_set/vec4 10;
    %jmp/0 T_8.13, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_8.14, 10;
T_8.13 ; End of true expr.
    %load/vec4 v0x7f91d11a1710_0;
    %flag_set/vec4 11;
    %jmp/0 T_8.15, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_8.16, 11;
T_8.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_8.16, 11;
 ; End of false expr.
    %blend;
T_8.16;
    %jmp/0 T_8.14, 10;
 ; End of false expr.
    %blend;
T_8.14;
    %jmp/0 T_8.12, 9;
 ; End of false expr.
    %blend;
T_8.12;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7f91d11a1bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f91d11a1900_0, 0, 3;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7f91d11a1b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f91d11a1900_0, 0, 3;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7f91d11a1990_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %load/vec4 v0x7f91d11a1900_0;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x7f91d11a1670_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %load/vec4 v0x7f91d11a1850_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_8.26, 9;
T_8.25 ; End of true expr.
    %load/vec4 v0x7f91d11a1900_0;
    %jmp/0 T_8.26, 9;
 ; End of false expr.
    %blend;
T_8.26;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f91d11a1c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %jmp T_8.33;
T_8.27 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %jmp T_8.33;
T_8.28 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %jmp T_8.33;
T_8.29 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %load/vec4 v0x7f91d11a0ff0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %load/vec4 v0x7f91d11a0ff0_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_8.34, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
T_8.34 ;
    %jmp T_8.33;
T_8.30 ;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %load/vec4 v0x7f91d11a0ff0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %load/vec4 v0x7f91d11a0ff0_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_8.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a1c40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
T_8.36 ;
    %jmp T_8.33;
T_8.31 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %jmp T_8.33;
T_8.32 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a0f50_0, 0, 1;
    %store/vec4 v0x7f91d11a0eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a15d0_0, 0, 1;
    %store/vec4 v0x7f91d11a1530_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a1240_0, 0, 2;
    %store/vec4 v0x7f91d11a1160_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a10b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a1b20_0, 0, 1;
    %store/vec4 v0x7f91d11a1bb0_0, 0, 1;
    %load/vec4 v0x7f91d11a0ff0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
    %load/vec4 v0x7f91d11a0ff0_0;
    %cmpi/e 200000000, 0, 29;
    %jmp/0xz  T_8.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a1670_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f91d11a0ff0_0, 0, 29;
T_8.38 ;
    %jmp T_8.33;
T_8.33 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f91d11a1ff0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a3220_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f91d11a1ff0;
T_10 ;
    %wait E_0x7f91d11399b0;
    %load/vec4 v0x7f91d11a2af0_0;
    %store/vec4 v0x7f91d11a3220_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f91d11a1ff0;
T_11 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a3220_0;
    %store/vec4 v0x7f91d11a2b80_0, 0, 1;
    %load/vec4 v0x7f91d11a2fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x7f91d11a2a50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.13, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.14, 9;
T_11.13 ; End of true expr.
    %load/vec4 v0x7f91d11a2e60_0;
    %flag_set/vec4 10;
    %jmp/0 T_11.15, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_11.16, 10;
T_11.15 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_11.16, 10;
 ; End of false expr.
    %blend;
T_11.16;
    %jmp/0 T_11.14, 9;
 ; End of false expr.
    %blend;
T_11.14;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_11.18, 8;
T_11.17 ; End of true expr.
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.19, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.20, 9;
T_11.19 ; End of true expr.
    %load/vec4 v0x7f91d11a2e60_0;
    %flag_set/vec4 10;
    %jmp/0 T_11.21, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_11.22, 10;
T_11.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_11.22, 10;
 ; End of false expr.
    %blend;
T_11.22;
    %jmp/0 T_11.20, 9;
 ; End of false expr.
    %blend;
T_11.20;
    %jmp/0 T_11.18, 8;
 ; End of false expr.
    %blend;
T_11.18;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.26, 9;
T_11.25 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_11.26, 9;
 ; End of false expr.
    %blend;
T_11.26;
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.27, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_11.28, 8;
T_11.27 ; End of true expr.
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.29, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.30, 9;
T_11.29 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_11.30, 9;
 ; End of false expr.
    %blend;
T_11.30;
    %jmp/0 T_11.28, 8;
 ; End of false expr.
    %blend;
T_11.28;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.31, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_11.32, 8;
T_11.31 ; End of true expr.
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.33, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.34, 9;
T_11.33 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_11.34, 9;
 ; End of false expr.
    %blend;
T_11.34;
    %jmp/0 T_11.32, 8;
 ; End of false expr.
    %blend;
T_11.32;
    %assign/vec4 v0x7f91d11a2fc0_0, 0;
    %load/vec4 v0x7f91d11a2dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.35, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.36, 8;
T_11.35 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.36, 8;
 ; End of false expr.
    %blend;
T_11.36;
    %assign/vec4 v0x7f91d11a2800_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x7f91d11a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.37, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_11.38, 8;
T_11.37 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_11.38, 8;
 ; End of false expr.
    %blend;
T_11.38;
    %store/vec4 v0x7f91d11a2fc0_0, 0, 3;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7f91d11a2fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.45, 6;
    %jmp T_11.46;
T_11.39 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.40 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.41 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.42 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.44 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.45 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a26c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f91d11a2d30_0, 0, 1;
    %store/vec4 v0x7f91d11a2c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f91d11a2960_0, 0, 2;
    %store/vec4 v0x7f91d11a28d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a2800_0, 0, 1;
    %jmp T_11.46;
T_11.46 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f91d11a3460;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a37c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a3b40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f91d11a3730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a39e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7f91d11a3460;
T_13 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a3930_0;
    %store/vec4 v0x7f91d11a39e0_0, 0, 1;
    %load/vec4 v0x7f91d11a3b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x7f91d11a3880_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.4, 8;
T_13.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.4, 8;
 ; End of false expr.
    %blend;
T_13.4;
    %store/vec4 v0x7f91d11a3b40_0, 0, 1;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x7f91d11a3730_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_13.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.6, 8;
T_13.5 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.6, 8;
 ; End of false expr.
    %blend;
T_13.6;
    %store/vec4 v0x7f91d11a3b40_0, 0, 1;
    %load/vec4 v0x7f91d11a3730_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.8, 8;
T_13.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.8, 8;
 ; End of false expr.
    %blend;
T_13.8;
    %store/vec4 v0x7f91d11a37c0_0, 0, 1;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %load/vec4 v0x7f91d11a3b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a3ab0_0, 0, 1;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7f91d11a3730_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f91d11a3730_0, 0, 4;
    %load/vec4 v0x7f91d11a3730_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v0x7f91d11a3ab0_0, 0, 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f91d11a4050;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4400_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7f91d11a4050;
T_15 ;
    %wait E_0x7f91d11a4260;
    %load/vec4 v0x7f91d11a4360_0;
    %store/vec4 v0x7f91d11a4400_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f91d11a4500;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4870_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f91d11a4500;
T_17 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a47b0_0;
    %store/vec4 v0x7f91d11a4870_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f91d11a3e30;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a4b50_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7f91d11a3e30;
T_19 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a4f80_0;
    %store/vec4 v0x7f91d11a4e60_0, 0, 1;
    %load/vec4 v0x7f91d11a4cb0_0;
    %store/vec4 v0x7f91d11a4b50_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f91d11a3e30;
T_20 ;
    %wait E_0x7f91d11399b0;
    %load/vec4 v0x7f91d11a4f80_0;
    %store/vec4 v0x7f91d11a4dd0_0, 0, 1;
    %load/vec4 v0x7f91d11a4cb0_0;
    %store/vec4 v0x7f91d11a4be0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f91d11a50f0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a57e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a53c0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f91d11a5480_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f91d11a5900_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7f91d11a55d0_0, 0, 24;
    %end;
    .thread T_21;
    .scope S_0x7f91d11a50f0;
T_22 ;
    %wait E_0x7f91d11a5360;
    %load/vec4 v0x7f91d11a5870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a5480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d11a57e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a5900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a55d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f91d11a5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7f91d11a5740_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f91d11a53c0_0, 4, 5;
    %load/vec4 v0x7f91d11a53c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v0x7f91d11a53c0_0;
    %parti/s 1, 1, 2;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x7f91d11a5900_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f91d11a5900_0, 0;
T_22.4 ;
    %load/vec4 v0x7f91d11a53c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f91d11a53c0_0, 4, 5;
    %load/vec4 v0x7f91d11a55d0_0;
    %cmpi/e 10000000, 0, 24;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x7f91d11a5900_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7f91d11a5480_0, 0;
    %load/vec4 v0x7f91d11a5480_0;
    %pad/u 32;
    %cmpi/u 900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_22.11, 5;
    %load/vec4 v0x7f91d11a5480_0;
    %pad/u 32;
    %cmpi/u 1200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91d11a57e0_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d11a57e0_0, 0;
T_22.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a5900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a55d0_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x7f91d11a55d0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7f91d11a55d0_0, 0;
T_22.8 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a5900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a55d0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f91d11a5ab0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a6230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a5d10_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f91d11a5dd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f91d11a6350_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7f91d11a6030_0, 0, 24;
    %end;
    .thread T_23;
    .scope S_0x7f91d11a5ab0;
T_24 ;
    %wait E_0x7f91d11a56f0;
    %load/vec4 v0x7f91d11a62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d11a6230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a6350_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a6030_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f91d11a60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7f91d11a61a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f91d11a5d10_0, 4, 5;
    %load/vec4 v0x7f91d11a5d10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x7f91d11a5d10_0;
    %parti/s 1, 1, 2;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x7f91d11a6350_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f91d11a6350_0, 0;
T_24.4 ;
    %load/vec4 v0x7f91d11a5d10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f91d11a5d10_0, 4, 5;
    %load/vec4 v0x7f91d11a6030_0;
    %pad/u 32;
    %cmpi/e 10000000, 0, 32;
    %jmp/0xz  T_24.7, 4;
    %load/vec4 v0x7f91d11a6350_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7f91d11a5dd0_0, 0;
    %load/vec4 v0x7f91d11a5dd0_0;
    %pad/u 32;
    %cmpi/u 9000, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.11, 5;
    %load/vec4 v0x7f91d11a5dd0_0;
    %pad/u 32;
    %cmpi/u 11000, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91d11a6230_0, 0;
    %jmp T_24.10;
T_24.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d11a6230_0, 0;
T_24.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a6350_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a6030_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x7f91d11a6030_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7f91d11a6030_0, 0;
T_24.8 ;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f91d11a6350_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f91d11a6030_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f91d11a64a0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a6a90_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7f91d11a6c50_0, 0, 28;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d11a6b20_0, 0, 2;
    %end;
    .thread T_25;
    .scope S_0x7f91d11a64a0;
T_26 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a6b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0x7f91d11a6bb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f91d11a6bb0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_26.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %store/vec4 v0x7f91d11a6b20_0, 0, 2;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0x7f91d11a6c50_0;
    %cmpi/u 75000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_26.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_26.7, 8;
T_26.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_26.7, 8;
 ; End of false expr.
    %blend;
T_26.7;
    %store/vec4 v0x7f91d11a6b20_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7f91d11a6c50_0;
    %cmpi/u 150000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %store/vec4 v0x7f91d11a6b20_0, 0, 2;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7f91d11a6b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %jmp T_26.13;
T_26.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a6a90_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7f91d11a6c50_0, 0, 28;
    %jmp T_26.13;
T_26.11 ;
    %load/vec4 v0x7f91d11a6c50_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7f91d11a6c50_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a6a90_0, 0, 1;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x7f91d11a6c50_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7f91d11a6c50_0, 0, 28;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a6a90_0, 0, 1;
    %jmp T_26.13;
T_26.13 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f91d11a6e10;
T_27 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f91d11a7400_0, 0, 14;
    %end;
    .thread T_27;
    .scope S_0x7f91d11a6e10;
T_28 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a7400_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f91d11a7400_0, 0, 14;
    %load/vec4 v0x7f91d11a7400_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f91d11a7400_0, 0, 14;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f91d11a7400_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f91d11a7400_0, 0, 14;
T_28.1 ;
    %load/vec4 v0x7f91d11a7210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
    %jmp T_28.7;
T_28.2 ;
    %load/vec4 v0x7f91d11a7400_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_28.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
    %jmp T_28.9;
T_28.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
T_28.9 ;
    %jmp T_28.7;
T_28.3 ;
    %load/vec4 v0x7f91d11a7400_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_28.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
T_28.11 ;
    %jmp T_28.7;
T_28.4 ;
    %load/vec4 v0x7f91d11a7400_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
    %jmp T_28.13;
T_28.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
T_28.13 ;
    %jmp T_28.7;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a72d0_0, 0, 1;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f91d11a74d0;
T_29 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f91d11a7ac0_0, 0, 14;
    %end;
    .thread T_29;
    .scope S_0x7f91d11a74d0;
T_30 ;
    %wait E_0x7f91d11115a0;
    %load/vec4 v0x7f91d11a7ac0_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f91d11a7ac0_0, 0, 14;
    %load/vec4 v0x7f91d11a7ac0_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f91d11a7ac0_0, 0, 14;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f91d11a7ac0_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f91d11a7ac0_0, 0, 14;
T_30.1 ;
    %load/vec4 v0x7f91d11a78d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
    %jmp T_30.7;
T_30.2 ;
    %load/vec4 v0x7f91d11a7ac0_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_30.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
T_30.9 ;
    %jmp T_30.7;
T_30.3 ;
    %load/vec4 v0x7f91d11a7ac0_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_30.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
T_30.11 ;
    %jmp T_30.7;
T_30.4 ;
    %load/vec4 v0x7f91d11a7ac0_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
    %jmp T_30.13;
T_30.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
T_30.13 ;
    %jmp T_30.7;
T_30.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11a7990_0, 0, 1;
    %jmp T_30.7;
T_30.7 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f91d1157440;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11ab600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d1158370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11ab6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11abc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11ac050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11ac220_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7f91d1157440;
T_32 ;
    %load/vec4 v0x7f91d11ac220_0;
    %inv;
    %store/vec4 v0x7f91d11ac220_0, 0, 1;
    %delay 1, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f91d1157440;
T_33 ;
    %vpi_call 2 13 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f91d1157440 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d1158370_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d1158370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d11abc80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11abeb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d11ac050_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "MainProject/Main_TB.v";
    "./MainProject/Main.v";
    "./MainProject/MainStateMachine/MainStateMachine.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Rev2.v";
    "./MainProject/DriveTrain/DirectionControl/DC_IR_Rev1.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Defence.v";
    "./MainProject/KickerSolinoid/Kicker.v";
    "./MainProject/Sensors/Microphone/MicrophoneFFs.v";
    "./MainProject/Sensors/IR/1_kHz_Frequency_Counter.v";
    "./MainProject/Sensors/IR/10_kHz_Frequency_Counter.v";
    "./MainProject/DriveTrain/DisableHandler/DisableHandler.v";
    "./MainProject/DriveTrain/MotorPWM/MotorPWM.v";
    "./MainProject/DriveTrain/PWMEncoder/PWMEncoder.v";
