{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676310645323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676310645324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 12:50:45 2023 " "Processing started: Mon Feb 13 12:50:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676310645324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676310645324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676310645324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676310646146 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1676310646326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/elec374/RISC_Computer_Design/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676310646366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676310646471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676310646471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676310646588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"and_or:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 Add_rca_32:add_instance " "Elaborating entity \"Add_rca_32\" for hierarchy \"Add_rca_32:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 Add_rca_32:add_instance\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_rca_32 Sub_rca_32:sub_instance " "Elaborating entity \"Sub_rca_32\" for hierarchy \"Sub_rca_32:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310646996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"negate:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:shift_right_instance " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:shift_right_instance\"" {  } { { "ALU.v" "shift_right_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:shift_left_instance " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:shift_left_instance\"" {  } { { "ALU.v" "shift_left_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ror:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"rol:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"shra:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_instance " "Elaborating entity \"mult\" for hierarchy \"mult:mult_instance\"" {  } { { "ALU.v" "mult_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647304 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(27) " "Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676310647312 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(29) " "Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676310647312 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(31) " "Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676310647312 "|ALU|mult:mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div_instance " "Elaborating entity \"div\" for hierarchy \"div:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676310647315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 div.v(35) " "Verilog HDL assignment warning at div.v(35): truncated value with size 65 to match size of target (33)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676310647320 "|ALU|div:div_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qflag div.v(11) " "Verilog HDL Always Construct warning at div.v(11): inferring latch(es) for variable \"Qflag\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676310647337 "|ALU|div:div_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mflag div.v(11) " "Verilog HDL Always Construct warning at div.v(11): inferring latch(es) for variable \"Mflag\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676310647337 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[0\] div.v(22) " "Inferred latch for \"Mflag\[0\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647345 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[1\] div.v(22) " "Inferred latch for \"Mflag\[1\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647345 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[2\] div.v(22) " "Inferred latch for \"Mflag\[2\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647345 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[3\] div.v(22) " "Inferred latch for \"Mflag\[3\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[4\] div.v(22) " "Inferred latch for \"Mflag\[4\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[5\] div.v(22) " "Inferred latch for \"Mflag\[5\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[6\] div.v(22) " "Inferred latch for \"Mflag\[6\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[7\] div.v(22) " "Inferred latch for \"Mflag\[7\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[8\] div.v(22) " "Inferred latch for \"Mflag\[8\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[9\] div.v(22) " "Inferred latch for \"Mflag\[9\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[10\] div.v(22) " "Inferred latch for \"Mflag\[10\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[11\] div.v(22) " "Inferred latch for \"Mflag\[11\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647346 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[12\] div.v(22) " "Inferred latch for \"Mflag\[12\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[13\] div.v(22) " "Inferred latch for \"Mflag\[13\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[14\] div.v(22) " "Inferred latch for \"Mflag\[14\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[15\] div.v(22) " "Inferred latch for \"Mflag\[15\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[16\] div.v(22) " "Inferred latch for \"Mflag\[16\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[17\] div.v(22) " "Inferred latch for \"Mflag\[17\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[18\] div.v(22) " "Inferred latch for \"Mflag\[18\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[19\] div.v(22) " "Inferred latch for \"Mflag\[19\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[20\] div.v(22) " "Inferred latch for \"Mflag\[20\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647347 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[21\] div.v(22) " "Inferred latch for \"Mflag\[21\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[22\] div.v(22) " "Inferred latch for \"Mflag\[22\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[23\] div.v(22) " "Inferred latch for \"Mflag\[23\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[24\] div.v(22) " "Inferred latch for \"Mflag\[24\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[25\] div.v(22) " "Inferred latch for \"Mflag\[25\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[26\] div.v(22) " "Inferred latch for \"Mflag\[26\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[27\] div.v(22) " "Inferred latch for \"Mflag\[27\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[28\] div.v(22) " "Inferred latch for \"Mflag\[28\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[29\] div.v(22) " "Inferred latch for \"Mflag\[29\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[30\] div.v(22) " "Inferred latch for \"Mflag\[30\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647348 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mflag\[31\] div.v(22) " "Inferred latch for \"Mflag\[31\]\" at div.v(22)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[0\] div.v(16) " "Inferred latch for \"Qflag\[0\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[1\] div.v(16) " "Inferred latch for \"Qflag\[1\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[2\] div.v(16) " "Inferred latch for \"Qflag\[2\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[3\] div.v(16) " "Inferred latch for \"Qflag\[3\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[4\] div.v(16) " "Inferred latch for \"Qflag\[4\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[5\] div.v(16) " "Inferred latch for \"Qflag\[5\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647349 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[6\] div.v(16) " "Inferred latch for \"Qflag\[6\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[7\] div.v(16) " "Inferred latch for \"Qflag\[7\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[8\] div.v(16) " "Inferred latch for \"Qflag\[8\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[9\] div.v(16) " "Inferred latch for \"Qflag\[9\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[10\] div.v(16) " "Inferred latch for \"Qflag\[10\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[11\] div.v(16) " "Inferred latch for \"Qflag\[11\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[12\] div.v(16) " "Inferred latch for \"Qflag\[12\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[13\] div.v(16) " "Inferred latch for \"Qflag\[13\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647350 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[14\] div.v(16) " "Inferred latch for \"Qflag\[14\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[15\] div.v(16) " "Inferred latch for \"Qflag\[15\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[16\] div.v(16) " "Inferred latch for \"Qflag\[16\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[17\] div.v(16) " "Inferred latch for \"Qflag\[17\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[18\] div.v(16) " "Inferred latch for \"Qflag\[18\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[19\] div.v(16) " "Inferred latch for \"Qflag\[19\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[20\] div.v(16) " "Inferred latch for \"Qflag\[20\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[21\] div.v(16) " "Inferred latch for \"Qflag\[21\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647351 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[22\] div.v(16) " "Inferred latch for \"Qflag\[22\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[23\] div.v(16) " "Inferred latch for \"Qflag\[23\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[24\] div.v(16) " "Inferred latch for \"Qflag\[24\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[25\] div.v(16) " "Inferred latch for \"Qflag\[25\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[26\] div.v(16) " "Inferred latch for \"Qflag\[26\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[27\] div.v(16) " "Inferred latch for \"Qflag\[27\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[28\] div.v(16) " "Inferred latch for \"Qflag\[28\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[29\] div.v(16) " "Inferred latch for \"Qflag\[29\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647352 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[30\] div.v(16) " "Inferred latch for \"Qflag\[30\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647353 "|ALU|div:div_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qflag\[31\] div.v(16) " "Inferred latch for \"Qflag\[31\]\" at div.v(16)" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/elec374/RISC_Computer_Design/div.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676310647353 "|ALU|div:div_instance"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676310651763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676310653848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/RISC_Computer_Design/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676310659211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676310660266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676310660266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2727 " "Implemented 2727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676310660917 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676310660917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2594 " "Implemented 2594 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676310660917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676310660917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676310660971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 12:51:00 2023 " "Processing ended: Mon Feb 13 12:51:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676310660971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676310660971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676310660971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676310660971 ""}
