{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665493011950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493011951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 09:56:51 2022 " "Processing started: Tue Oct 11 09:56:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493011951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493011951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493011952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665493016560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665493016560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicLed-logic " "Found design unit 1: LogicLed-logic" {  } { { "LogicLed.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicLed.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493052981 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicLed " "Found entity 1: LogicLed" {  } { { "LogicLed.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicLed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493052981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493052981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493052993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493052993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493052993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053007 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053021 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053053 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053067 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053083 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053096 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/logicaDesvio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053112 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053128 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053145 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053161 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-comportamento " "Found design unit 1: TopLevel-comportamento" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-decoder " "Found design unit 1: decoder3x8-decoder" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053194 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicsevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicsevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicSevenSeg-logic " "Found design unit 1: LogicSevenSeg-logic" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicSevenSeg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053207 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicSevenSeg " "Found entity 1: LogicSevenSeg" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicSevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053224 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053237 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logickeyswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logickeyswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicKeySwitch-logic " "Found design unit 1: LogicKeySwitch-logic" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicKeySwitch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicKeySwitch " "Found entity 1: LogicKeySwitch" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicKeySwitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493053250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493053250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665493053394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "decoderBloco TopLevel.vhd(38) " "VHDL Signal Declaration warning at TopLevel.vhd(38): used implicit default value for signal \"decoderBloco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665493053418 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "TopLevel.vhd" "CPU" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:CPU\|muxGenerico2x1:MUX_item " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:CPU\|muxGenerico2x1:MUX_item\"" {  } { { "Processador.vhd" "MUX_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:CPU\|logicaDesvio:LogicaDesvio_item " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:CPU\|logicaDesvio:LogicaDesvio_item\"" {  } { { "Processador.vhd" "LogicaDesvio_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:CPU\|muxGenerico4x1:MUX_JMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:CPU\|muxGenerico4x1:MUX_JMP\"" {  } { { "Processador.vhd" "MUX_JMP" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:CPU\|decoderInstru:DECODER_item " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:CPU\|decoderInstru:DECODER_item\"" {  } { { "Processador.vhd" "DECODER_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:REGA_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:REGA_item\"" {  } { { "Processador.vhd" "REGA_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:PC_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:PC_item\"" {  } { { "Processador.vhd" "PC_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:CPU\|somaConstante:incrementaPC_item " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:CPU\|somaConstante:incrementaPC_item\"" {  } { { "Processador.vhd" "incrementaPC_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:CPU\|ULASomaSub:ULA_item " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:CPU\|ULASomaSub:ULA_item\"" {  } { { "Processador.vhd" "ULA_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Processador:CPU\|flipflop:FLAG_zero_item " "Elaborating entity \"flipflop\" for hierarchy \"Processador:CPU\|flipflop:FLAG_zero_item\"" {  } { { "Processador.vhd" "FLAG_zero_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/Processador.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicLed LogicLed:LogicLed_item " "Elaborating entity \"LogicLed\" for hierarchy \"LogicLed:LogicLed_item\"" {  } { { "TopLevel.vhd" "LogicLed_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 LogicLed:LogicLed_item\|decoder3x8:DecoderBloco_item " "Elaborating entity \"decoder3x8\" for hierarchy \"LogicLed:LogicLed_item\|decoder3x8:DecoderBloco_item\"" {  } { { "LogicLed.vhd" "DecoderBloco_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicLed.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicSevenSeg LogicSevenSeg:LogicSevenSeg_item " "Elaborating entity \"LogicSevenSeg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\"" {  } { { "TopLevel.vhd" "LogicSevenSeg_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicSevenSeg.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0Conversor_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicSevenSeg.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicKeySwitch LogicKeySwitch:LogicKeySwitch_item " "Elaborating entity \"LogicKeySwitch\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\"" {  } { { "TopLevel.vhd" "LogicKeySwitch_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item\"" {  } { { "LogicKeySwitch.vhd" "Fpga_Reset_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicKeySwitch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector LogicKeySwitch:LogicKeySwitch_item\|edgeDetector:EdgeDetector0_item A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|edgeDetector:EdgeDetector0_item\"" {  } { { "LogicKeySwitch.vhd" "EdgeDetector0_item" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/LogicKeySwitch.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493053895 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1665493054847 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM\|memROM " "RAM logic \"memoriaROM:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/memoriaROM.vhd" 64 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665493054847 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665493054847 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[7\]\" " "Converted tri-state node \"Data_out_MEM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[6\]\" " "Converted tri-state node \"Data_out_MEM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[5\]\" " "Converted tri-state node \"Data_out_MEM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[4\]\" " "Converted tri-state node \"Data_out_MEM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[3\]\" " "Converted tri-state node \"Data_out_MEM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[2\]\" " "Converted tri-state node \"Data_out_MEM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[1\]\" " "Converted tri-state node \"Data_out_MEM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[0\]\" " "Converted tri-state node \"Data_out_MEM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665493054867 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665493054867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] GND " "Pin \"Hex3\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] GND " "Pin \"Hex3\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] GND " "Pin \"Hex3\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[3\] GND " "Pin \"Hex3\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[4\] GND " "Pin \"Hex3\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[5\] GND " "Pin \"Hex3\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[6\] VCC " "Pin \"Hex3\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493056054 "|TopLevel|Hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665493056054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665493056275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665493057518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493057518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665493057911 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665493057911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665493057911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665493057911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493057974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 09:57:37 2022 " "Processing ended: Tue Oct 11 09:57:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493057974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493057974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493057974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493057974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665493061439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493061441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 09:57:39 2022 " "Processing started: Tue Oct 11 09:57:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493061441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665493061441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665493061441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665493063773 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1665493063774 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1665493063774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665493064038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665493064038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665493064052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665493064121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665493064121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665493064664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665493064841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665493065873 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 107 " "No exact pin location assignment(s) for 39 pins of 107 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665493066287 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665493074074 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 49 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1665493074536 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1665493074536 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1665493074536 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_U7 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1665493074540 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1665493074540 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1665493074540 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493074541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665493074590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665493074592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665493074594 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665493074595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665493074596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665493074596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665493076593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665493076595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665493076600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665493076601 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665493076602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665493076639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665493076640 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665493076640 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493076995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665493082453 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665493083249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493086890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665493090949 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665493097479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493097480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665493100620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665493108143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665493108143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665493112538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665493112538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493112546 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.75 " "Total time spent on timing analysis during the Fitter is 1.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665493122119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665493122156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665493123573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665493123573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665493125125 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665493139336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/output_files/TopLevel.fit.smsg " "Generated suppressed messages file C:/Users/jeans/Desktop/Insper/6Semestre/DesComp/Aula8d/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665493140060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6272 " "Peak virtual memory: 6272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493141814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 09:59:01 2022 " "Processing ended: Tue Oct 11 09:59:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493141814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493141814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493141814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665493141814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665493144857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493144859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 09:59:04 2022 " "Processing started: Tue Oct 11 09:59:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493144859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665493144859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665493144859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665493149424 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665493159344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493159832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 09:59:19 2022 " "Processing ended: Tue Oct 11 09:59:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493159832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493159832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493159832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665493159832 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665493160579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665493162236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493162237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 09:59:21 2022 " "Processing started: Tue Oct 11 09:59:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493162237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665493162237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665493162237 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665493162457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665493163683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665493163683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493163751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493163751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665493164450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665493164456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665493164456 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665493164456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665493164461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665493164463 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665493164469 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665493164511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665493164548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665493164548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.925 " "Worst-case setup slack is -8.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.925            -223.652 KEY\[0\]  " "   -8.925            -223.652 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.282              -3.282 CLOCK_50  " "   -3.282              -3.282 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.462 " "Worst-case hold slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 KEY\[0\]  " "    0.462               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 CLOCK_50  " "    0.692               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.214 " "Worst-case recovery slack is -5.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214             -10.424 KEY\[0\]  " "   -5.214             -10.424 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.937 " "Worst-case removal slack is 1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937               0.000 KEY\[0\]  " "    1.937               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.731 " "Worst-case minimum pulse width slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -1.269 CLOCK_50  " "   -0.731              -1.269 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583             -60.934 KEY\[0\]  " "   -0.583             -60.934 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493164590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493164590 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665493164620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665493164688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665493166612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665493166748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665493166761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665493166761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.981 " "Worst-case setup slack is -8.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.981            -221.547 KEY\[0\]  " "   -8.981            -221.547 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218              -3.218 CLOCK_50  " "   -3.218              -3.218 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493166768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[0\]  " "    0.387               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 CLOCK_50  " "    0.564               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493166778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.210 " "Worst-case recovery slack is -5.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.210             -10.414 KEY\[0\]  " "   -5.210             -10.414 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493166788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.977 " "Worst-case removal slack is 1.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.977               0.000 KEY\[0\]  " "    1.977               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493166794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.275 CLOCK_50  " "   -0.724              -1.275 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -56.776 KEY\[0\]  " "   -0.538             -56.776 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493166802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493166802 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665493166819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665493167194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665493169040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665493169182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665493169185 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665493169185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.017 " "Worst-case setup slack is -4.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017             -90.645 KEY\[0\]  " "   -4.017             -90.645 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.611              -2.611 CLOCK_50  " "   -2.611              -2.611 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 KEY\[0\]  " "    0.181               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.977 " "Worst-case recovery slack is -1.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977              -3.954 KEY\[0\]  " "   -1.977              -3.954 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.776 " "Worst-case removal slack is 0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 KEY\[0\]  " "    0.776               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.772 " "Worst-case minimum pulse width slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772              -1.357 CLOCK_50  " "   -0.772              -1.357 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629             -51.131 KEY\[0\]  " "   -0.629             -51.131 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169220 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665493169238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665493169554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665493169556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665493169556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.638 " "Worst-case setup slack is -3.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.638             -79.057 KEY\[0\]  " "   -3.638             -79.057 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399              -2.399 CLOCK_50  " "   -2.399              -2.399 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 KEY\[0\]  " "    0.172               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 CLOCK_50  " "    0.221               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.859 " "Worst-case recovery slack is -1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859              -3.717 KEY\[0\]  " "   -1.859              -3.717 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.713 " "Worst-case removal slack is 0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 KEY\[0\]  " "    0.713               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.767 " "Worst-case minimum pulse width slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -1.405 CLOCK_50  " "   -0.767              -1.405 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639             -52.836 KEY\[0\]  " "   -0.639             -52.836 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665493169655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665493169655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665493173647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665493173649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493173785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 09:59:33 2022 " "Processing ended: Tue Oct 11 09:59:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493173785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493173785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493173785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665493173785 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665493174652 ""}
