
synpwrap -msg -prj "generic00_generic00_synplify.tcl" -log "generic00_generic00.srf"
Copyright (C) 1992-2015 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.6.0.83.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of generic00_generic00.srf
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ISCGAB

#Implementation: generic00

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.6_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\topgeneric00.vhdl":11:7:11:18|Top entity is set to topgeneric00.
File C:\lscc\diamond\3.6_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic00\div00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic00\packageosc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic00\toposc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\and00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\or00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nor00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nand00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xor00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xnor00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\not00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\uc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\packagegeneric00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\topgeneric00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\uc00.vhdl changed - recompiling
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\topgeneric00.vhdl":11:7:11:18|Synthesizing work.topgeneric00.topgeneric0 
@W: CD277 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\packagegeneric00.vhdl":102:4:102:12|Port direction mismatch between component and entity
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\uc00.vhdl":10:7:10:10|Synthesizing work.uc00.uc0 
Post processing for work.uc00.uc0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\not00.vhdl":10:7:10:11|Synthesizing work.not00.not0 
Post processing for work.not00.not0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\not00.vhdl":26:2:26:3|Pruning register outFlagnot_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xnor00.vhdl":10:7:10:12|Synthesizing work.xnor00.xnor0 
Post processing for work.xnor00.xnor0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xnor00.vhdl":26:2:26:3|Pruning register outFlagxnor_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xor00.vhdl":10:7:10:11|Synthesizing work.xor00.xor0 
Post processing for work.xor00.xor0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\xor00.vhdl":26:2:26:3|Pruning register outFlagxor_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nand00.vhdl":10:7:10:12|Synthesizing work.nand00.nand0 
Post processing for work.nand00.nand0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nand00.vhdl":26:2:26:3|Pruning register outFlagnand_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nor00.vhdl":10:7:10:11|Synthesizing work.nor00.nor0 
Post processing for work.nor00.nor0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\nor00.vhdl":26:2:26:3|Pruning register outFlagnor_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\or00.vhdl":10:7:10:10|Synthesizing work.or00.or0 
Post processing for work.or00.or0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\or00.vhdl":26:2:26:3|Pruning register outFlago_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\and00.vhdl":10:7:10:11|Synthesizing work.and00.and0 
Post processing for work.and00.and0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\and00.vhdl":26:2:26:3|Pruning register outFlaga_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic00\toposc00.vhdl":9:7:9:14|Synthesizing work.toposc00.toposc0 
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic00\div00.vhdl":10:7:10:11|Synthesizing work.div00.div0 
Post processing for work.div00.div0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic00\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0 
@W: CD276 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box 
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.topgeneric00.topgeneric0

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:52 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\generic00\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:52 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:52 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\generic00\synwork\generic00_generic00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:53 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\generic00\generic00_generic00_scck.rpt 
Printing clock  summary report in "C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\generic00\generic00_generic00_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topgeneric00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock              
Clock                             Frequency     Period        Type                                             Group              
----------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from osc00|osc_int0_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred                                         Inferred_clkgroup_0
==================================================================================================================================

@W: MT529 :"c:\users\gabriela\desktop\practicasg\generic00\div00.vhdl":22:5:22:6|Found inferred clock osc00|osc_int0_inferred_clock which controls 22 sequential elements including G01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:54 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_23[7],  because it is equivalent to instance G08.outnot_cl_22[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_22[7],  because it is equivalent to instance G08.outnot_cl_20[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_21[7],  because it is equivalent to instance G08.outnot_cl_19[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_20[7],  because it is equivalent to instance G08.outnot_cl_18[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_19[7],  because it is equivalent to instance G08.outnot_cl_17[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_18[7],  because it is equivalent to instance G08.outnot_cl_16[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance G08.outnot_cl_7[7],  because it is equivalent to instance G08.outnot_cl_5[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance G08.outnot_cl_6[7],  because it is equivalent to instance G08.outnot_cl_4[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":27:3:27:4|Removing user instance G08.outnot_cl_17[7],  because it is equivalent to instance G08.outnot_cl_16[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance G08.outnot_cl_4[7],  because it is equivalent to instance G08.outnot_cl_2[7]
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance outnot_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.not00(not0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance outnot_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.not00(not0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Removing sequential instance outnot_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.not00(not0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\not00.vhdl":26:2:26:3|Boundary register outnot_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Removing sequential instance outxnor_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.xnor00(xnor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xnor00.vhdl":26:2:26:3|Boundary register outxnor_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Removing sequential instance outxor_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Boundary register outxor_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Removing sequential instance outxor_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Boundary register outxor_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Removing sequential instance outxor_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Boundary register outxor_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Removing sequential instance outxor_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\xor00.vhdl":26:2:26:3|Boundary register outxor_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Removing sequential instance outnand_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.nand00(nand0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nand00.vhdl":26:2:26:3|Boundary register outnand_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Removing sequential instance outnor_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.nor00(nor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\nor00.vhdl":26:2:26:3|Boundary register outnor_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Removing sequential instance outo_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\or00.vhdl":26:2:26:3|Boundary register outo_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Removing sequential instance outa_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generics\generic00\and00.vhdl":26:2:26:3|Boundary register outa_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   470.29ns		 191 /       115

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 151MB)

@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 115 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
93 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       G01.OS00.OSCInst0     OSCH                   115        G01.OS01.outdiv
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 151MB)

Writing Analyst data base C:\Users\Gabriela\Desktop\PracticasG\generics\generic00\generic00\synwork\generic00_generic00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 151MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

@W: MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:G01.OS00.osc_int0"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 29 21:34:56 2016
#


Top view:               topgeneric00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 469.949

                                  Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock     2.1 MHz       92.4 MHz      480.769       10.820        469.949     inferred     Inferred_clkgroup_0
======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock  osc00|osc_int0_inferred_clock  |  480.769     469.949  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                           Arrival            
Instance              Reference                         Type        Pin     Net          Time        Slack  
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
G01.OS01.sdiv[7]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       469.949
G01.OS01.sdiv[8]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[8]      1.044       469.949
G01.OS01.sdiv[14]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[14]     1.108       469.957
G01.OS01.sdiv[15]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[15]     1.108       469.957
G01.OS01.sdiv[20]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[20]     1.148       470.934
G01.OS01.sdiv[9]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[9]      1.044       470.966
G01.OS01.sdiv[10]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[10]     1.044       470.966
G01.OS01.sdiv[18]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[18]     1.108       470.974
G01.OS01.sdiv[19]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[19]     1.108       471.919
G01.OS01.sdiv[16]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[16]     1.108       471.991
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                         Required            
Instance              Reference                         Type        Pin     Net                        Time         Slack  
                      Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------
G01.OS01.sdiv[19]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S0     480.664      469.949
G01.OS01.sdiv[20]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S1     480.664      469.949
G01.OS01.sdiv[17]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S0     480.664      470.092
G01.OS01.sdiv[18]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S1     480.664      470.092
G01.OS01.sdiv[15]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S0     480.664      470.235
G01.OS01.sdiv[16]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S1     480.664      470.235
G01.OS01.sdiv[13]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S0     480.664      470.378
G01.OS01.sdiv[14]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S1     480.664      470.378
G01.OS01.sdiv[11]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S0     480.664      470.520
G01.OS01.sdiv[12]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S1     480.664      470.520
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      10.714
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     469.949

    Number of logic level(s):                16
    Starting point:                          G01.OS01.sdiv[7] / Q
    Ending point:                            G01.OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int0_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int0_inferred_clock [rising] on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
G01.OS01.sdiv[7]                    FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[7]                             Net          -        -       -         -           2         
G01.OS01.un1_outdiv37_5_i_o2        ORCALUT4     A        In      0.000     1.044       -         
G01.OS01.un1_outdiv37_5_i_o2        ORCALUT4     Z        Out     1.017     2.061       -         
un1_outdiv37_5_i_o2                 Net          -        -       -         -           1         
G01.OS01.un1_outdiv37_5_i_o3        ORCALUT4     C        In      0.000     2.061       -         
G01.OS01.un1_outdiv37_5_i_o3        ORCALUT4     Z        Out     1.017     3.077       -         
N_49                                Net          -        -       -         -           1         
G01.OS01.un1_outdiv37_5_i_a2_4      ORCALUT4     D        In      0.000     3.077       -         
G01.OS01.un1_outdiv37_5_i_a2_4      ORCALUT4     Z        Out     1.089     4.166       -         
N_62_4                              Net          -        -       -         -           2         
G01.OS01.outdiv_0_sqmuxa_1          ORCALUT4     B        In      0.000     4.166       -         
G01.OS01.outdiv_0_sqmuxa_1          ORCALUT4     Z        Out     1.153     5.319       -         
outdiv_0_sqmuxa_1                   Net          -        -       -         -           3         
G01.OS01.un1_sdiv_1_cry_0_0_RNO     ORCALUT4     C        In      0.000     5.319       -         
G01.OS01.un1_sdiv_1_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     6.336       -         
un1_outdiv37_i                      Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_0_0         CCU2D        B0       In      0.000     6.336       -         
G01.OS01.un1_sdiv_1_cry_0_0         CCU2D        COUT     Out     1.545     7.880       -         
un1_sdiv_1_cry_0                    Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_1_0         CCU2D        CIN      In      0.000     7.880       -         
G01.OS01.un1_sdiv_1_cry_1_0         CCU2D        COUT     Out     0.143     8.023       -         
un1_sdiv_1_cry_2                    Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_3_0         CCU2D        CIN      In      0.000     8.023       -         
G01.OS01.un1_sdiv_1_cry_3_0         CCU2D        COUT     Out     0.143     8.166       -         
un1_sdiv_1_cry_4                    Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_5_0         CCU2D        CIN      In      0.000     8.166       -         
G01.OS01.un1_sdiv_1_cry_5_0         CCU2D        COUT     Out     0.143     8.309       -         
un1_sdiv_1_cry_6                    Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_7_0         CCU2D        CIN      In      0.000     8.309       -         
G01.OS01.un1_sdiv_1_cry_7_0         CCU2D        COUT     Out     0.143     8.451       -         
un1_sdiv_1_cry_8                    Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_9_0         CCU2D        CIN      In      0.000     8.451       -         
G01.OS01.un1_sdiv_1_cry_9_0         CCU2D        COUT     Out     0.143     8.594       -         
un1_sdiv_1_cry_10                   Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_11_0        CCU2D        CIN      In      0.000     8.594       -         
G01.OS01.un1_sdiv_1_cry_11_0        CCU2D        COUT     Out     0.143     8.737       -         
un1_sdiv_1_cry_12                   Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_13_0        CCU2D        CIN      In      0.000     8.737       -         
G01.OS01.un1_sdiv_1_cry_13_0        CCU2D        COUT     Out     0.143     8.880       -         
un1_sdiv_1_cry_14                   Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_15_0        CCU2D        CIN      In      0.000     8.880       -         
G01.OS01.un1_sdiv_1_cry_15_0        CCU2D        COUT     Out     0.143     9.023       -         
un1_sdiv_1_cry_16                   Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_17_0        CCU2D        CIN      In      0.000     9.023       -         
G01.OS01.un1_sdiv_1_cry_17_0        CCU2D        COUT     Out     0.143     9.165       -         
un1_sdiv_1_cry_18                   Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_19_0        CCU2D        CIN      In      0.000     9.165       -         
G01.OS01.un1_sdiv_1_cry_19_0        CCU2D        S1       Out     1.549     10.714      -         
un1_sdiv_1_cry_19_0_S1              Net          -        -       -         -           1         
G01.OS01.sdiv[20]                   FD1S3IX      D        In      0.000     10.714      -         
==================================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 115 of 6864 (2%)
PIC Latch:       0
I/O cells:       37


Details:
BB:             1
CCU2D:          11
FD1P3AX:        85
FD1S3AX:        1
FD1S3IX:        21
GSR:            1
IB:             26
INV:            8
OB:             10
OFS1P3DX:       8
ORCALUT4:       182
OSCH:           1
PUR:            1
VHI:            10
VLO:            11
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 53MB peak: 153MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun May 29 21:34:56 2016

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/generic00" -path "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00"   "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/generic00/generic00_generic00.edi" "generic00_generic00.ngo"   
edif2ngd:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to generic00_generic00.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data"  -p "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/generic00" -p "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00"  "generic00_generic00.ngo" "generic00_generic00.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'generic00_generic00.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="G01/OS01/un1_sdiv_1_cry_19_0_COUT" arg2="G01/OS01/un1_sdiv_1_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="G01/OS01/un1_sdiv_1_cry_0_0_S0" arg2="G01/OS01/un1_sdiv_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="G01/OS00/OSCInst0_SEDSTDBY" arg2="G01/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="3"  />

Design Results:
    376 blocks expanded
Complete the first expansion.
Writing 'generic00_generic00.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "generic00_generic00.ngd" -o "generic00_generic00_map.ncd" -pr "generic00_generic00.prf" -mp "generic00_generic00.mrp" -lpf "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/generic00/generic00_generic00_synplify.lpf" -lpf "C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/generic00.lpf" -c 0            
map:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: generic00_generic00.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    115 out of  7209 (2%)
      PFU registers:          107 out of  6864 (2%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:       113 out of  3432 (3%)
      SLICEs as Logic/ROM:    113 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        212 out of  6864 (3%)
      Number used as logic LUTs:        190
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 37 + 4(JTAG) out of 115 (36%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net G01.soscout0: 79 loads, 79 rising, 0 falling (Driver: G01/OS00/OSCInst0 )
   Number of Clock Enables:  10
     Net outuc_cnv[0]: 8 loads, 0 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_RNIKUBP: 29 loads, 29 LSLICEs
     Net G02/aux_RNI8PA32: 4 loads, 4 LSLICEs
     Net G03/aux_RNIHUNN2: 4 loads, 4 LSLICEs
     Net G04/aux_RNIFBL62: 4 loads, 4 LSLICEs
     Net G04/outnor_1ce[5]: 2 loads, 2 LSLICEs
     Net G05/aux_RNITS1I1: 4 loads, 4 LSLICEs
     Net G06/outxor_1ce[0]: 4 loads, 4 LSLICEs
     Net G07/aux_RNILEGO2: 4 loads, 4 LSLICEs
     Net G08/outnot_1ce[0]: 4 loads, 4 LSLICEs
   Number of LSRs:  1
     Net G01/OS01/un1_outdiv37_RNIK9QN: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_outdiv_0_sqmuxa_1_RNIKUBP: 33 loads
     Net codop0_c[1]: 20 loads
     Net codop0_c[2]: 20 loads
     Net codop0_c[0]: 19 loads
     Net codop0_c[3]: 16 loads
     Net codop0_c[4]: 16 loads
     Net G01/OS01/un1_outdiv37_RNIK9QN: 11 loads
     Net soutFlag0_c: 11 loads
     Net G03/N_89: 10 loads
     Net G02/outa_cl[7]: 9 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file generic00_generic00_map.ncd.

mpartrce -p "generic00_generic00.p2t" -f "generic00_generic00.p3t" -tf "generic00_generic00.pt" "generic00_generic00_map.ncd" "generic00_generic00.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "generic00_generic00_map.ncd"
Sun May 29 21:34:59 2016

PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Gabriela/Desktop/PracticasG/generics/generic00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF generic00_generic00_map.ncd generic00_generic00.dir/5_1.ncd generic00_generic00.prf
Preference file: generic00_generic00.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file generic00_generic00_map.ncd.
Design name: topgeneric00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   37+4(JTAG)/336     12% used
                  37+4(JTAG)/115     36% bonded
   IOLOGIC            8/336           2% used

   SLICE            113/3432          3% used

   OSC                1/1           100% used


Number of Signals: 364
Number of Connections: 946

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    G01.soscout0 (driver: G01/OS00/OSCInst0, clk load #: 79)


The following 2 signals are selected to use the secondary clock routing resources:
    un1_outdiv_0_sqmuxa_1_RNIKUBP (driver: SLICE_75, clk load #: 0, sr load #: 0, ce load #: 29)
    G01/OS01/un1_outdiv37_RNIK9QN (driver: G01/OS01/SLICE_72, clk load #: 0, sr load #: 11, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 59010.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  58965
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "G01.soscout0" from OSC on comp "G01/OS00/OSCInst0" on site "OSC", clk load = 79
  SECONDARY "un1_outdiv_0_sqmuxa_1_RNIKUBP" from F1 on comp "SLICE_75" on site "R21C20B", clk load = 0, ce load = 29, sr load = 0
  SECONDARY "G01/OS01/un1_outdiv37_RNIK9QN" from F0 on comp "G01/OS01/SLICE_72" on site "R21C20D", clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   37 + 4(JTAG) out of 336 (12.2%) PIO sites used.
   37 + 4(JTAG) out of 115 (35.7%) bonded PIO sites used.
   Number of PIO comps: 37; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 29 / 29 (100%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file generic00_generic00.dir/5_1.ncd.

0 connections routed; 946 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 21:35:06 05/29/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:35:06 05/29/16

Start NBR section for initial routing at 21:35:06 05/29/16
Level 4, iteration 1
22(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.329ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:35:06 05/29/16
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.329ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.038ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.038ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:35:06 05/29/16

Start NBR section for re-routing at 21:35:07 05/29/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.038ns/0.000ns; real time: 8 secs 

Start NBR section for post-routing at 21:35:07 05/29/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 466.038ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 8 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  946 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file generic00_generic00.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 466.038
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 8 secs 
Total REAL time to completion: 8 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "generic00_generic00.t2b" -w "generic00_generic00.ncd" -jedec "generic00_generic00.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.6.0.83.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file generic00_generic00.ncd.
Design name: topgeneric00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from generic00_generic00.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.88.
 
Saving bit stream in "generic00_generic00.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
