
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v
# synth_design -part xc7z020clg484-3 -top mode2_sub -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mode2_sub -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1748 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:12]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:13]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 36.395 ; free physical = 251458 ; free virtual = 314240
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mode2_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:22]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_addsub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:61]
WARNING: [Synth 8-3848] Net flags in module/entity fixed_point_addsub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_addsub' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:61]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:45]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mode2_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:22]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[4]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[3]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[2]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[1]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[0]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port clk
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 65.535 ; free physical = 251181 ; free virtual = 313962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 65.535 ; free physical = 251163 ; free virtual = 313945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.176 ; gain = 73.535 ; free physical = 251161 ; free virtual = 313943
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.176 ; gain = 81.535 ; free physical = 251144 ; free virtual = 313926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fixed_point_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1690.914 ; gain = 216.273 ; free physical = 250225 ; free virtual = 313010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250259 ; free virtual = 313044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250276 ; free virtual = 313061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250163 ; free virtual = 312947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250163 ; free virtual = 312948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250188 ; free virtual = 312973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250196 ; free virtual = 312981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250195 ; free virtual = 312980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250195 ; free virtual = 312980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    16|
|3     |LUT2   |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   168|
|2     |  sub0   |fixed_point_addsub   |    72|
|3     |  sub1   |fixed_point_addsub_0 |    32|
|4     |  sub2   |fixed_point_addsub_1 |    32|
|5     |  sub3   |fixed_point_addsub_2 |    32|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250195 ; free virtual = 312980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.918 ; gain = 216.277 ; free physical = 250195 ; free virtual = 312980
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.922 ; gain = 216.277 ; free physical = 250197 ; free virtual = 312981
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.117 ; gain = 0.000 ; free physical = 251262 ; free virtual = 314027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1844.117 ; gain = 369.574 ; free physical = 251309 ; free virtual = 314074
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2399.773 ; gain = 555.656 ; free physical = 251633 ; free virtual = 314398
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2399.773 ; gain = 0.000 ; free physical = 251631 ; free virtual = 314396
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.785 ; gain = 0.000 ; free physical = 251622 ; free virtual = 314387
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2524.047 ; gain = 0.004 ; free physical = 251082 ; free virtual = 313847

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 108d23911

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 251082 ; free virtual = 313847

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108d23911

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250749 ; free virtual = 313518
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108d23911

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250750 ; free virtual = 313519
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 874ee0bc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250747 ; free virtual = 313516
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 874ee0bc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250747 ; free virtual = 313516
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11132983c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313521
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11132983c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250752 ; free virtual = 313520
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250752 ; free virtual = 313520
Ending Logic Optimization Task | Checksum: 11132983c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11132983c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11132983c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313520

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313520
Ending Netlist Obfuscation Task | Checksum: 11132983c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.047 ; gain = 0.000 ; free physical = 250751 ; free virtual = 313520
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.047 ; gain = 0.004 ; free physical = 250751 ; free virtual = 313520
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 11132983c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mode2_sub ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2556.043 ; gain = 0.000 ; free physical = 250717 ; free virtual = 313486
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.043 ; gain = 0.000 ; free physical = 250716 ; free virtual = 313485
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.043 ; gain = 0.000 ; free physical = 250716 ; free virtual = 313484
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2556.043 ; gain = 0.000 ; free physical = 250715 ; free virtual = 313484
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2556.043 ; gain = 0.000 ; free physical = 250682 ; free virtual = 313451
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250694 ; free virtual = 313465


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mode2_sub ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 11132983c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250693 ; free virtual = 313464
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 11132983c
Power optimization: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2689.137 ; gain = 165.090 ; free physical = 250692 ; free virtual = 313463
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26301632 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11132983c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250717 ; free virtual = 313487
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11132983c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250716 ; free virtual = 313487
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 11132983c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250713 ; free virtual = 313484
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 11132983c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250712 ; free virtual = 313483
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11132983c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250709 ; free virtual = 313479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250709 ; free virtual = 313479
Ending Netlist Obfuscation Task | Checksum: 11132983c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250707 ; free virtual = 313478
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249991 ; free virtual = 312759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 383f4ed2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249991 ; free virtual = 312759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249992 ; free virtual = 312760

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 383f4ed2

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249941 ; free virtual = 312710

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4f9cc367

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249928 ; free virtual = 312698

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4f9cc367

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249927 ; free virtual = 312696
Phase 1 Placer Initialization | Checksum: 4f9cc367

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249926 ; free virtual = 312695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4f9cc367

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249922 ; free virtual = 312691
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: dd343792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249802 ; free virtual = 312571

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dd343792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249803 ; free virtual = 312572

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158a74412

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249796 ; free virtual = 312566

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eff82109

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249796 ; free virtual = 312565

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eff82109

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249797 ; free virtual = 312566

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a36a6c81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249789 ; free virtual = 312558

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a36a6c81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249793 ; free virtual = 312562

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a36a6c81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249795 ; free virtual = 312564
Phase 3 Detail Placement | Checksum: 1a36a6c81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249796 ; free virtual = 312565

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a36a6c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249798 ; free virtual = 312567

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a36a6c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249803 ; free virtual = 312572

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a36a6c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249803 ; free virtual = 312573

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249804 ; free virtual = 312574
Phase 4.4 Final Placement Cleanup | Checksum: 1a36a6c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249804 ; free virtual = 312574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a36a6c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249804 ; free virtual = 312573
Ending Placer Task | Checksum: a5444ee0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249809 ; free virtual = 312578
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249808 ; free virtual = 312578
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249783 ; free virtual = 312553
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249830 ; free virtual = 312599
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249832 ; free virtual = 312603
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6d05000e ConstDB: 0 ShapeSum: 383f4ed2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b_inp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_inp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_inp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_inp3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_inp3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14308870b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249492 ; free virtual = 312263
Post Restoration Checksum: NetGraph: eed27b2c NumContArr: 54360bdf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14308870b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249489 ; free virtual = 312261

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14308870b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249452 ; free virtual = 312223

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14308870b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249451 ; free virtual = 312222
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e80c3972

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249464 ; free virtual = 312236
Phase 2 Router Initialization | Checksum: e80c3972

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249463 ; free virtual = 312234

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 91290399

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249488 ; free virtual = 312257

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 91290399

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249489 ; free virtual = 312258
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 91290399

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249492 ; free virtual = 312262

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249552 ; free virtual = 312321
Phase 4 Rip-up And Reroute | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249553 ; free virtual = 312322

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249555 ; free virtual = 312324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249558 ; free virtual = 312327
Phase 5 Delay and Skew Optimization | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249558 ; free virtual = 312327

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249562 ; free virtual = 312331
Phase 6.1 Hold Fix Iter | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249562 ; free virtual = 312331
Phase 6 Post Hold Fix | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249562 ; free virtual = 312331

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00481516 %
  Global Horizontal Routing Utilization  = 0.0104801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249595 ; free virtual = 312364

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18462309a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249599 ; free virtual = 312369

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1301ce9a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249609 ; free virtual = 312378

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1301ce9a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249608 ; free virtual = 312377
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249641 ; free virtual = 312410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249643 ; free virtual = 312412
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 249678 ; free virtual = 312448
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250070 ; free virtual = 312841
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.137 ; gain = 0.000 ; free physical = 250562 ; free virtual = 313332
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2772.895 ; gain = 0.000 ; free physical = 249885 ; free virtual = 312656
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:10:55 2022...
