{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628697142124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628697142124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 12:52:21 2021 " "Processing started: Wed Aug 11 12:52:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628697142124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628697142124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628697142124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628697142798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte3.v 1 1 " "Found 1 design units, including 1 entities, in source file parte3.v" { { "Info" "ISGN_ENTITY_NAME" "1 parte3 " "Found entity 1: parte3" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628697142880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628697142880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tomasulo " "Found entity 1: Tomasulo" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628697142888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628697142888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte3 " "Elaborating entity \"parte3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628697142961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tomasulo Tomasulo:tomasulo " "Elaborating entity \"Tomasulo\" for hierarchy \"Tomasulo:tomasulo\"" {  } { { "parte3.v" "tomasulo" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628697142963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TabelaValoresOp Tomasulo.v(23) " "Verilog HDL or VHDL warning at Tomasulo.v(23): object \"TabelaValoresOp\" assigned a value but never read" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628697142966 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(135) " "Verilog HDL assignment warning at Tomasulo.v(135): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697142969 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(154) " "Verilog HDL assignment warning at Tomasulo.v(154): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697142970 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Tomasulo.v(179) " "Verilog HDL assignment warning at Tomasulo.v(179): truncated value with size 32 to match size of target (2)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697142973 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(483) " "Verilog HDL assignment warning at Tomasulo.v(483): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143052 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(522) " "Verilog HDL assignment warning at Tomasulo.v(522): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143057 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Tomasulo.v(633) " "Verilog HDL assignment warning at Tomasulo.v(633): truncated value with size 32 to match size of target (2)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143080 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(651) " "Verilog HDL assignment warning at Tomasulo.v(651): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143081 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(652) " "Verilog HDL assignment warning at Tomasulo.v(652): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143081 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tomasulo.v(661) " "Verilog HDL assignment warning at Tomasulo.v(661): truncated value with size 32 to match size of target (3)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143081 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Tomasulo.v(702) " "Verilog HDL assignment warning at Tomasulo.v(702): truncated value with size 32 to match size of target (16)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143083 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Tomasulo.v(727) " "Verilog HDL assignment warning at Tomasulo.v(727): truncated value with size 32 to match size of target (16)" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628697143114 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "regValue Tomasulo.v(6) " "Output port \"regValue\" at Tomasulo.v(6) has no driver" {  } { { "Tomasulo.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/Tomasulo.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1628697143186 "|parte3|Tomasulo:tomasulo"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[0\] GND " "Pin \"regValue\[0\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[1\] GND " "Pin \"regValue\[1\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[2\] GND " "Pin \"regValue\[2\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[3\] GND " "Pin \"regValue\[3\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[4\] GND " "Pin \"regValue\[4\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[5\] GND " "Pin \"regValue\[5\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[6\] GND " "Pin \"regValue\[6\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[7\] GND " "Pin \"regValue\[7\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[8\] GND " "Pin \"regValue\[8\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[9\] GND " "Pin \"regValue\[9\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[10\] GND " "Pin \"regValue\[10\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[11\] GND " "Pin \"regValue\[11\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[12\] GND " "Pin \"regValue\[12\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[13\] GND " "Pin \"regValue\[13\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[14\] GND " "Pin \"regValue\[14\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regValue\[15\] GND " "Pin \"regValue\[15\]\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Tomasulo/parte3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628697147542 "|parte3|regValue[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1628697147542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1628697147749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1628697148586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628697148753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628697148753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628697148860 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628697148860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1628697148860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628697148860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628697148886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 12:52:28 2021 " "Processing ended: Wed Aug 11 12:52:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628697148886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628697148886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628697148886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628697148886 ""}
