Timing Analyzer report for stream_adapt_quartus
Fri Feb  5 00:36:49 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Slow 1100mV 85C Model Setup Summary
  7. Slow 1100mV 85C Model Hold Summary
  8. Slow 1100mV 85C Model Recovery Summary
  9. Slow 1100mV 85C Model Removal Summary
 10. Slow 1100mV 85C Model Minimum Pulse Width Summary
 11. Slow 1100mV 85C Model Metastability Summary
 12. Slow 1100mV 0C Model Fmax Summary
 13. Slow 1100mV 0C Model Setup Summary
 14. Slow 1100mV 0C Model Hold Summary
 15. Slow 1100mV 0C Model Recovery Summary
 16. Slow 1100mV 0C Model Removal Summary
 17. Slow 1100mV 0C Model Minimum Pulse Width Summary
 18. Slow 1100mV 0C Model Metastability Summary
 19. Fast 1100mV 85C Model Setup Summary
 20. Fast 1100mV 85C Model Hold Summary
 21. Fast 1100mV 85C Model Recovery Summary
 22. Fast 1100mV 85C Model Removal Summary
 23. Fast 1100mV 85C Model Minimum Pulse Width Summary
 24. Fast 1100mV 85C Model Metastability Summary
 25. Fast 1100mV 0C Model Setup Summary
 26. Fast 1100mV 0C Model Hold Summary
 27. Fast 1100mV 0C Model Recovery Summary
 28. Fast 1100mV 0C Model Removal Summary
 29. Fast 1100mV 0C Model Minimum Pulse Width Summary
 30. Fast 1100mV 0C Model Metastability Summary
 31. Multicorner Timing Analysis Summary
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths Summary
 37. Clock Status Summary
 38. Unconstrained Input Ports
 39. Unconstrained Output Ports
 40. Unconstrained Input Ports
 41. Unconstrained Output Ports
 42. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; stream_adapt_quartus                                ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA4U23C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 204.04 MHz ; 204.04 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.901 ; -47.219            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.408 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.394 ; -21.186                          ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.76 MHz ; 199.76 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -4.006 ; -49.342           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.430 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -0.394 ; -19.305                         ;
+-------+--------+---------------------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.797 ; -26.233            ;
+-------+--------+--------------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.369 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.204 ; -6.732                           ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.798 ; -26.077           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.366 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -0.208 ; -6.864                          ;
+-------+--------+---------------------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.006  ; 0.366 ; N/A      ; N/A     ; -0.394              ;
;  clk             ; -4.006  ; 0.366 ; N/A      ; N/A     ; -0.394              ;
; Design-wide TNS  ; -49.342 ; 0.0   ; 0.0      ; 0.0     ; -21.186             ;
;  clk             ; -49.342 ; 0.000 ; N/A      ; N/A     ; -21.186             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 395      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 395      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; clk_enable    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; end_rsvd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_x       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valid         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ce_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_rsvd    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; clk_enable    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; end_rsvd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_bit[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_x       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valid         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ce_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_rsvd    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb  5 00:36:43 2021
Info: Command: quartus_sta stream_adapt_quartus -c stream_adapt_quartus --post_map
Info: qsta_default_script.tcl version: #1
Info: Using post quartus_map netlist
Info (119006): Selected device 5CSEMA4U23C6 for design "stream_adapt_quartus"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'stream_adapt_quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info: Can't run Report Timing Closure Recommendations. Extra Fitter information is not available. To generate the report, compile the design with the current version of the Quartus Prime software.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.901             -47.219 clk 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394             -21.186 clk 
Warning (18869): Performing metastability analysis with a pre-fit timing netlist. MTBF values for unplaced blocks are not available, and any reported MTBF values should be treated as an estimate.
Info: Analyzing Slow 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.006             -49.342 clk 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394             -19.305 clk 
Warning (18869): Performing metastability analysis with a pre-fit timing netlist. MTBF values for unplaced blocks are not available, and any reported MTBF values should be treated as an estimate.
Info: Analyzing Fast 1100mV 85C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.797             -26.233 clk 
Info (332146): Worst-case hold slack is 0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.369               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.204              -6.732 clk 
Warning (18869): Performing metastability analysis with a pre-fit timing netlist. MTBF values for unplaced blocks are not available, and any reported MTBF values should be treated as an estimate.
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.798             -26.077 clk 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.208              -6.864 clk 
Warning (18869): Performing metastability analysis with a pre-fit timing netlist. MTBF values for unplaced blocks are not available, and any reported MTBF values should be treated as an estimate.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 676 megabytes
    Info: Processing ended: Fri Feb  5 00:36:49 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


