#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 12 16:17:35 2022
# Process ID: 11920
# Current directory: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7448 D:\data\func_test\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
add_files {D:/data/func_test/soc_axi_func/rtl/axi_wrap/axi_wrap.v D:/data/func_test/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v D:/data/func_test/soc_axi_func/rtl/myCPU/exemem_reg.v D:/data/func_test/soc_axi_func/rtl/myCPU/MiniMIPS32.v D:/data/func_test/soc_axi_func/rtl/myCPU/mem_stage.v D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v D:/data/func_test/soc_axi_func/rtl/myCPU/defines.v D:/data/func_test/soc_axi_func/rtl/myCPU/wb_stage.v D:/data/func_test/soc_axi_func/rtl/myCPU/if_stage.v D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v D:/data/func_test/soc_axi_func/rtl/soc_axi_lite_top.v D:/data/func_test/soc_axi_func/rtl/myCPU/idexe_reg.v D:/data/func_test/soc_axi_func/rtl/myCPU/mycpu.v D:/data/func_test/soc_axi_func/rtl/myCPU/scu.v D:/data/func_test/soc_axi_func/rtl/myCPU/regfile.v D:/data/func_test/soc_axi_func/rtl/myCPU/cpu_axi_interface.v D:/data/func_test/soc_axi_func/rtl/myCPU/ifid_reg.v D:/data/func_test/soc_axi_func/rtl/myCPU/memwb_reg.v D:/data/func_test/soc_axi_func/rtl/myCPU/id_stage.v D:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci D:/data/func_test/soc_axi_func/rtl/myCPU/hilo.v D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v}
export_ip_user_files -of_objects  [get_files  D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -lib_map_path [list {modelsim=D:/../../Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/data/func_test/soft_func/func/obj/inst_ram.coe}] [get_ips axi_ram]
generate_target all [get_files  D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
reset_run axi_ram_synth_1
launch_runs -jobs 8 axi_ram_synth_1
export_simulation -of_objects [get_files D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/../../Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/../../Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_crossbar_1x2
set_property top axi_crossbar_1x2 [get_fileset axi_crossbar_1x2]
move_files -fileset [get_fileset axi_crossbar_1x2] [get_files -of_objects [get_fileset sources_1] D:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
launch_run axi_crossbar_1x2_synth_1
wait_on_run axi_crossbar_1x2_synth_1

launch_simulation
launch_simulation
source tb_top.tcl
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
close_sim
