// Seed: 2590044774
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(~id_3), .id_1(id_2), .id_2(1), .id_3(id_4), .id_4(1)
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  =  id_14  ;
  initial begin
    #1;
  end
  assign id_10 = id_10;
  assign id_14 = 1;
  assign id_17 = 1 + 1;
  always @(negedge 1) id_4 = id_12 * 1 + 1;
  module_0(
      id_20, id_11, id_20
  );
endmodule
