Command: /datahdd/riscv/zhangxiran/GCC_verification/GPC_verif_env/vpu_grape_cove/sim1/./base_func/exec/simv +permissive +UVM_TESTNAME=instr_test +UVM_VERBOSITY=UVM_MEDIUM +ntb_random_seed=46116758 +SPIKE_INSTR_NAME=../tc/sequence/riscv-tests/rv64mi-p-sbreak.elf +DUT_INSTR_NAME=../tc/sequence/riscv-tests/hex/rv64mi-p-sbreak.hex -cm line+cond+tgl+fsm+branch+assert -cm_name instr_test_46116758 -sv_liblist ../cfg/spike.f +permissive-off -l ./base_func/logs/instr_test_46116758.log
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Nov 13 13:47 2024
UVM_INFO /tools/synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../th/tb_top.sv(76) @ 0: reporter [tb_top]  spike init instr = ../tc/sequence/riscv-tests/rv64mi-p-sbreak.elf
 
UVM_INFO @ 0: reporter [RNTST] Running test instr_test...
UVM_WARNING ../env/data_agent/data_agent.sv(50) @ 0: uvm_test_top.m_env.m_data_agent [NOCONFIG] Config not set for Rx agent, using default is_active field
UVM_WARNING ../env/instr_agent/instr_agent.sv(52) @ 0: uvm_test_top.m_env.m_instr_agent [NOCONFIG] Config not set for Rx agent, using default is_active field
UVM_INFO /tools/synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.2/base/uvm_root.svh(589) @ 0: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------------
Name                        Type                        Size  Value      
-------------------------------------------------------------------------
m_vseqr                     vpu_vseqr                   -     @373       
  rsp_export                uvm_analysis_export         -     @382       
  seq_item_export           uvm_seq_item_pull_imp       -     @500       
  arbitration_queue         array                       0     -          
  lock_queue                array                       0     -          
  num_last_reqs             integral                    32    'd1        
  num_last_rsps             integral                    32    'd1        
uvm_test_top                instr_test                  -     @351       
  m_env                     vpu_env                     -     @364       
    data_trans_fifo         uvm_tlm_analysis_fifo #(T)  -     @582       
      analysis_export       uvm_analysis_imp            -     @631       
      get_ap                uvm_analysis_port           -     @621       
      get_peek_export       uvm_get_peek_imp            -     @601       
      put_ap                uvm_analysis_port           -     @611       
      put_export            uvm_put_imp                 -     @591       
    data_trans_fifo_trap    uvm_tlm_analysis_fifo #(T)  -     @641       
      analysis_export       uvm_analysis_imp            -     @690       
      get_ap                uvm_analysis_port           -     @680       
      get_peek_export       uvm_get_peek_imp            -     @660       
      put_ap                uvm_analysis_port           -     @670       
      put_export            uvm_put_imp                 -     @650       
    m_data_agent            data_agent                  -     @544       
      m_monitor             data_monitor                -     @708       
        analysis_port       uvm_analysis_port           -     @717       
        analysis_port_trap  uvm_analysis_port           -     @727       
      is_active             uvm_active_passive_enum     1     UVM_PASSIVE
      m_cfg                 data_agent_config           -     @707       
    m_instr_agent           instr_agent                 -     @525       
      analysis_port         uvm_analysis_port           -     @534       
      m_driver              instr_driver                -     @764       
        rsp_port            uvm_analysis_port           -     @783       
        seq_item_port       uvm_seq_item_pull_port      -     @773       
      m_monitor             instr_monitor               -     @745       
        analysis_port       uvm_analysis_port           -     @754       
      m_sequencer           instr_sequencer             -     @793       
        rsp_export          uvm_analysis_export         -     @802       
        seq_item_export     uvm_seq_item_pull_imp       -     @920       
        arbitration_queue   array                       0     -          
        lock_queue          array                       0     -          
        num_last_reqs       integral                    32    'd1        
        num_last_rsps       integral                    32    'd1        
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE 
      m_cfg                 instr_agent_config          -     @744       
    m_scb                   vpu_scb                     -     @553       
      data_agent_port       uvm_blocking_get_port       -     @562       
      data_agent_port_trap  uvm_blocking_get_port       -     @572       
-------------------------------------------------------------------------

UVM_INFO ../tc/vpu_base_test.sv(69) @ 0: uvm_test_top [instr_test] Verbosity level is set to:         200
UVM_INFO ../tc/vpu_base_test.sv(70) @ 0: uvm_test_top [instr_test] Print all Factory overrides
UVM_INFO /tools/synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.2/base/uvm_factory.svh(1645) @ 0: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 72 total
  Type Name
  ---------
  data_agent
  data_agent_config
  data_monitor
  data_trans
  instr_agent
  instr_agent_config
  instr_driver
  instr_monitor
  instr_seq
  instr_sequence
  instr_sequencer
  instr_test
  instr_trans
  snps_uvm_reg_bank_group
  snps_uvm_reg_map
  vpu_base_test
  vpu_env
  vpu_env_config
  vpu_refm
  vpu_scb
  vpu_vseqr
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO ../tc/sequence/instr_sequence.sv(38) @ 0: m_vseqr@@instr_seq [body] sequence start
UVM_INFO ../tc/sequence/instr_sequence.sv(46) @ 0: m_vseqr@@instr_seq [body] sequence end
UVM_INFO ../env/data_agent/data_monitor.sv(93) @ 500: uvm_test_top.m_env.m_data_agent.m_monitor [data_monitor]  spike wait start,cur_pc=80000000
UVM_INFO ../th/tb_top.sv(53) @ 77800: reporter [tb_top]  dut init instr = ../tc/sequence/riscv-tests/hex/rv64mi-p-sbreak.hex
 
Current working directory: 
UVM_INFO ../env/vpu_scb.sv(173) @ 93100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000000,commit_num=1 
UVM_INFO ../env/vpu_scb.sv(173) @ 95700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000054,commit_num=2 
UVM_INFO ../env/vpu_scb.sv(173) @ 95800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000058,commit_num=3 
UVM_INFO ../env/vpu_scb.sv(195) @ 95800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000005c,commit_num=4 
UVM_INFO ../env/vpu_scb.sv(173) @ 95900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000060,commit_num=5 
UVM_INFO ../env/vpu_scb.sv(195) @ 95900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000064,commit_num=6 
UVM_INFO ../env/vpu_scb.sv(173) @ 96000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000068,commit_num=7 
UVM_INFO ../env/vpu_scb.sv(195) @ 96000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000006c,commit_num=8 
UVM_INFO ../env/vpu_scb.sv(173) @ 96100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000070,commit_num=9 
UVM_INFO ../env/vpu_scb.sv(195) @ 96100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000074,commit_num=10 
UVM_INFO ../env/vpu_scb.sv(173) @ 96200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000078,commit_num=11 
UVM_INFO ../env/vpu_scb.sv(195) @ 96200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000007c,commit_num=12 
UVM_INFO ../env/vpu_scb.sv(173) @ 98700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000080,commit_num=13 
UVM_INFO ../env/vpu_scb.sv(195) @ 98700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000084,commit_num=14 
UVM_INFO ../env/vpu_scb.sv(173) @ 98800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000088,commit_num=15 
UVM_INFO ../env/vpu_scb.sv(195) @ 98800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000008c,commit_num=16 
UVM_INFO ../env/vpu_scb.sv(173) @ 98900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000090,commit_num=17 
UVM_INFO ../env/vpu_scb.sv(195) @ 98900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000094,commit_num=18 
UVM_INFO ../env/vpu_scb.sv(173) @ 99000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000098,commit_num=19 
UVM_INFO ../env/vpu_scb.sv(195) @ 99000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000009c,commit_num=20 
UVM_INFO ../env/vpu_scb.sv(173) @ 99100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000a0,commit_num=21 
UVM_INFO ../env/vpu_scb.sv(195) @ 99100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000a4,commit_num=22 
UVM_INFO ../env/vpu_scb.sv(173) @ 99200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000a8,commit_num=23 
UVM_INFO ../env/vpu_scb.sv(195) @ 99200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000ac,commit_num=24 
UVM_INFO ../env/vpu_scb.sv(173) @ 99300: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000b0,commit_num=25 
UVM_INFO ../env/vpu_scb.sv(195) @ 99300: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000b4,commit_num=26 
UVM_INFO ../env/vpu_scb.sv(173) @ 99400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000b8,commit_num=27 
UVM_INFO ../env/vpu_scb.sv(195) @ 99400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000bc,commit_num=28 
UVM_INFO ../env/vpu_scb.sv(173) @ 101900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000c0,commit_num=29 
UVM_INFO ../env/vpu_scb.sv(195) @ 101900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000c4,commit_num=30 
UVM_INFO ../env/vpu_scb.sv(173) @ 102000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000c8,commit_num=31 
UVM_INFO ../env/vpu_scb.sv(195) @ 102000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000cc,commit_num=32 
UVM_INFO ../env/vpu_scb.sv(173) @ 102100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000d0,commit_num=33 
UVM_INFO ../env/vpu_scb.sv(173) @ 102400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000d4,commit_num=34 
UVM_INFO ../env/vpu_scb.sv(195) @ 102400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000d8,commit_num=35 
UVM_INFO ../env/vpu_scb.sv(173) @ 102500: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000dc,commit_num=36 
UVM_INFO ../env/vpu_scb.sv(173) @ 102600: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000e0,commit_num=37 
UVM_INFO ../env/vpu_scb.sv(173) @ 103200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000e4,commit_num=38 
UVM_INFO ../env/vpu_scb.sv(173) @ 103800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000e8,commit_num=39 
UVM_INFO ../env/vpu_scb.sv(173) @ 103900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000ec,commit_num=40 
UVM_INFO ../env/vpu_scb.sv(173) @ 104000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000f0,commit_num=41 
UVM_INFO ../env/vpu_scb.sv(173) @ 105400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000f4,commit_num=42 
UVM_INFO ../env/vpu_scb.sv(173) @ 105500: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000f8,commit_num=43 
UVM_INFO ../env/vpu_scb.sv(173) @ 105600: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=800000fc,commit_num=44 
UVM_INFO ../env/vpu_scb.sv(173) @ 105700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000100,commit_num=45 
UVM_INFO ../env/vpu_scb.sv(173) @ 106300: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000104,commit_num=46 
UVM_INFO ../env/vpu_scb.sv(173) @ 106400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000108,commit_num=47 
UVM_INFO ../env/vpu_scb.sv(173) @ 107000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000010c,commit_num=48 
UVM_INFO ../env/vpu_scb.sv(173) @ 107600: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000110,commit_num=49 
UVM_INFO ../env/vpu_scb.sv(173) @ 107700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000114,commit_num=50 
UVM_INFO ../env/vpu_scb.sv(173) @ 107800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000118,commit_num=51 
UVM_INFO ../env/vpu_scb.sv(173) @ 108400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000011c,commit_num=52 
UVM_INFO ../env/vpu_scb.sv(173) @ 109000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000120,commit_num=53 
UVM_INFO ../env/vpu_scb.sv(173) @ 109600: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000124,commit_num=54 
UVM_INFO ../env/vpu_scb.sv(173) @ 109700: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000128,commit_num=55 
UVM_INFO ../env/vpu_scb.sv(173) @ 109800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000012c,commit_num=56 
UVM_INFO ../env/vpu_scb.sv(173) @ 109900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000130,commit_num=57 
UVM_INFO ../env/vpu_scb.sv(173) @ 111300: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000134,commit_num=58 
UVM_INFO ../env/vpu_scb.sv(173) @ 111400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000138,commit_num=59 
UVM_INFO ../env/vpu_scb.sv(173) @ 111500: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000013c,commit_num=60 
UVM_INFO ../env/vpu_scb.sv(173) @ 111900: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000154,commit_num=61 
UVM_INFO ../env/vpu_scb.sv(173) @ 112000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000158,commit_num=62 
UVM_INFO ../env/vpu_scb.sv(173) @ 112400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000016c,commit_num=63 
UVM_INFO ../env/vpu_scb.sv(173) @ 113000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000170,commit_num=64 
UVM_INFO ../env/vpu_scb.sv(173) @ 113100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000174,commit_num=65 
UVM_INFO ../env/vpu_scb.sv(173) @ 113200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000178,commit_num=66 
UVM_INFO ../env/vpu_scb.sv(173) @ 113800: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000017c,commit_num=67 
UVM_INFO ../env/vpu_scb.sv(173) @ 115100: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000180,commit_num=68 
UVM_INFO ../env/vpu_scb.sv(173) @ 115200: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000184,commit_num=69 
UVM_INFO ../env/vpu_scb.sv(173) @ 115300: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=80000188,commit_num=70 
UVM_INFO ../env/vpu_scb.sv(173) @ 115400: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare success,currPc=8000018c,commit_num=71 
UVM_INFO ../env/vpu_scb.sv(177) @ 116000: uvm_test_top.m_env.m_scb [vpu_scb]  scb get act data : -------------- 
 verif_commit_valid    :'h1 
 verif_commit_currPc   :'h80000190 
 verif_commit_insn     :'h200193 
 verif_sim_halt        :'h0 
 verif_trap_valid      :'h0 
 verif_trap_code       :'h0 
 verif_reg_gpr_arr[0]  :'h0 
 verif_reg_gpr_arr[1]  :'h0 
 verif_reg_gpr_arr[2]  :'h2 
 verif_reg_gpr_arr[3]  :'h0 
 verif_reg_gpr_arr[4]  :'h80000190 
 verif_reg_gpr_arr[5]  :'h0 
 verif_reg_gpr_arr[6]  :'h0 
 verif_reg_gpr_arr[7]  :'h0 
 verif_reg_gpr_arr[8]  :'h0 
 verif_reg_gpr_arr[9]  :'h0 
 verif_reg_gpr_arr[10]  :'h0 
 verif_reg_gpr_arr[11]  :'h0 
 verif_reg_gpr_arr[12]  :'h0 
 verif_reg_gpr_arr[13]  :'h0 
 verif_reg_gpr_arr[14]  :'h0 
 verif_reg_gpr_arr[15]  :'h0 
 verif_reg_gpr_arr[16]  :'h0 
 verif_reg_gpr_arr[17]  :'h0 
 verif_reg_gpr_arr[18]  :'h0 
 verif_reg_gpr_arr[19]  :'h0 
 verif_reg_gpr_arr[20]  :'h0 
 verif_reg_gpr_arr[21]  :'h0 
 verif_reg_gpr_arr[22]  :'h0 
 verif_reg_gpr_arr[23]  :'h0 
 verif_reg_gpr_arr[24]  :'h0 
 verif_reg_gpr_arr[25]  :'h0 
 verif_reg_gpr_arr[26]  :'h0 
 verif_reg_gpr_arr[27]  :'h0 
 verif_reg_gpr_arr[28]  :'h0 
 verif_reg_gpr_arr[29]  :'h0 
 verif_reg_gpr_arr[30]  :'h0 
 verif_reg_fpr_arr[0]  :'h0 
 verif_reg_fpr_arr[1]  :'h0 
 verif_reg_fpr_arr[2]  :'h0 
 verif_reg_fpr_arr[3]  :'h0 
 verif_reg_fpr_arr[4]  :'h0 
 verif_reg_fpr_arr[5]  :'h0 
 verif_reg_fpr_arr[6]  :'h0 
 verif_reg_fpr_arr[7]  :'h0 
 verif_reg_fpr_arr[8]  :'h0 
 verif_reg_fpr_arr[9]  :'h0 
 verif_reg_fpr_arr[10]  :'h0 
 verif_reg_fpr_arr[11]  :'h0 
 verif_reg_fpr_arr[12]  :'h0 
 verif_reg_fpr_arr[13]  :'h0 
 verif_reg_fpr_arr[14]  :'h0 
 verif_reg_fpr_arr[15]  :'h0 
 verif_reg_fpr_arr[16]  :'h0 
 verif_reg_fpr_arr[17]  :'h0 
 verif_reg_fpr_arr[18]  :'h0 
 verif_reg_fpr_arr[19]  :'h0 
 verif_reg_fpr_arr[20]  :'h0 
 verif_reg_fpr_arr[21]  :'h0 
 verif_reg_fpr_arr[22]  :'h0 
 verif_reg_fpr_arr[23]  :'h0 
 verif_reg_fpr_arr[24]  :'h0 
 verif_reg_fpr_arr[25]  :'h0 
 verif_reg_fpr_arr[26]  :'h0 
 verif_reg_fpr_arr[27]  :'h0 
 verif_reg_fpr_arr[28]  :'h0 
 verif_reg_fpr_arr[29]  :'h0 
 verif_reg_fpr_arr[30]  :'h0 
 verif_reg_fpr_arr[31]  :'h0 
 verif_reg_vpr_arr[0]  :'h0 
 verif_reg_vpr_arr[1]  :'h0 
 verif_reg_vpr_arr[2]  :'h0 
 verif_reg_vpr_arr[3]  :'h0 
 verif_reg_vpr_arr[4]  :'h0 
 verif_reg_vpr_arr[5]  :'h0 
 verif_reg_vpr_arr[6]  :'h0 
 verif_reg_vpr_arr[7]  :'h0 
 verif_reg_vpr_arr[8]  :'h0 
 verif_reg_vpr_arr[9]  :'h0 
 verif_reg_vpr_arr[10]  :'h0 
 verif_reg_vpr_arr[11]  :'h0 
 verif_reg_vpr_arr[12]  :'h0 
 verif_reg_vpr_arr[13]  :'h0 
 verif_reg_vpr_arr[14]  :'h0 
 verif_reg_vpr_arr[15]  :'h0 
 verif_reg_vpr_arr[16]  :'h0 
 verif_reg_vpr_arr[17]  :'h0 
 verif_reg_vpr_arr[18]  :'h0 
 verif_reg_vpr_arr[19]  :'h0 
 verif_reg_vpr_arr[20]  :'h0 
 verif_reg_vpr_arr[21]  :'h0 
 verif_reg_vpr_arr[22]  :'h0 
 verif_reg_vpr_arr[23]  :'h0 
 verif_reg_vpr_arr[24]  :'h0 
 verif_reg_vpr_arr[25]  :'h0 
 verif_reg_vpr_arr[26]  :'h0 
 verif_reg_vpr_arr[27]  :'h0 
 verif_reg_vpr_arr[28]  :'h0 
 verif_reg_vpr_arr[29]  :'h0 
 verif_reg_vpr_arr[30]  :'h0 
 verif_reg_vpr_arr[31]  :'h0 
 verif_csr_mstatus     :'ha00001800 
 verif_csr_mepc        :'h80000194 
 verif_csr_mtval       :'h80000194 
 verif_csr_mtvec       :'h80000004 
 verif_csr_mcause      :'h3 
 verif_csr_mip         :'h0 
 verif_csr_mie         :'h0 
 verif_csr_mscratch    :'h0 
 verif_csr_mideleg     :'h0 
 verif_csr_medeleg     :'h0 
 verif_csr_minstret    :'h53 
 verif_csr_sstatus     :'h200000000 
 verif_csr_sepc        :'h0 
 verif_csr_stval       :'h0 
 verif_csr_stvec       :'h0 
 verif_csr_scause      :'h0 
 verif_csr_satp        :'h0 
 verif_csr_sscratch    :'h0 
 verif_csr_vtype       :'h8000000000000000 
 verif_csr_vcsr        :'h0 
 verif_csr_vl          :'h0 
 verif_csr_vstart      :'h0 
UVM_INFO ../env/vpu_scb.sv(180) @ 116000: uvm_test_top.m_env.m_scb [vpu_scb]  scb get exp data : -------------- 
 verif_commit_valid    :'h1 
 verif_commit_currPc   :'h80000190 
 verif_commit_insn     :'h200193 
 verif_sim_halt        :'h0 
 verif_trap_valid      :'h0 
 verif_trap_code       :'h0 
 verif_reg_gpr_arr[0]  :'h0 
 verif_reg_gpr_arr[1]  :'h0 
 verif_reg_gpr_arr[2]  :'h2 
 verif_reg_gpr_arr[3]  :'h0 
 verif_reg_gpr_arr[4]  :'h80000190 
 verif_reg_gpr_arr[5]  :'h0 
 verif_reg_gpr_arr[6]  :'h0 
 verif_reg_gpr_arr[7]  :'h0 
 verif_reg_gpr_arr[8]  :'h0 
 verif_reg_gpr_arr[9]  :'h0 
 verif_reg_gpr_arr[10]  :'h0 
 verif_reg_gpr_arr[11]  :'h0 
 verif_reg_gpr_arr[12]  :'h0 
 verif_reg_gpr_arr[13]  :'h0 
 verif_reg_gpr_arr[14]  :'h0 
 verif_reg_gpr_arr[15]  :'h0 
 verif_reg_gpr_arr[16]  :'h0 
 verif_reg_gpr_arr[17]  :'h0 
 verif_reg_gpr_arr[18]  :'h0 
 verif_reg_gpr_arr[19]  :'h0 
 verif_reg_gpr_arr[20]  :'h0 
 verif_reg_gpr_arr[21]  :'h0 
 verif_reg_gpr_arr[22]  :'h0 
 verif_reg_gpr_arr[23]  :'h0 
 verif_reg_gpr_arr[24]  :'h0 
 verif_reg_gpr_arr[25]  :'h0 
 verif_reg_gpr_arr[26]  :'h0 
 verif_reg_gpr_arr[27]  :'h0 
 verif_reg_gpr_arr[28]  :'h0 
 verif_reg_gpr_arr[29]  :'h0 
 verif_reg_gpr_arr[30]  :'h0 
 verif_reg_fpr_arr[0]  :'h0 
 verif_reg_fpr_arr[1]  :'h0 
 verif_reg_fpr_arr[2]  :'h0 
 verif_reg_fpr_arr[3]  :'h0 
 verif_reg_fpr_arr[4]  :'h0 
 verif_reg_fpr_arr[5]  :'h0 
 verif_reg_fpr_arr[6]  :'h0 
 verif_reg_fpr_arr[7]  :'h0 
 verif_reg_fpr_arr[8]  :'h0 
 verif_reg_fpr_arr[9]  :'h0 
 verif_reg_fpr_arr[10]  :'h0 
 verif_reg_fpr_arr[11]  :'h0 
 verif_reg_fpr_arr[12]  :'h0 
 verif_reg_fpr_arr[13]  :'h0 
 verif_reg_fpr_arr[14]  :'h0 
 verif_reg_fpr_arr[15]  :'h0 
 verif_reg_fpr_arr[16]  :'h0 
 verif_reg_fpr_arr[17]  :'h0 
 verif_reg_fpr_arr[18]  :'h0 
 verif_reg_fpr_arr[19]  :'h0 
 verif_reg_fpr_arr[20]  :'h0 
 verif_reg_fpr_arr[21]  :'h0 
 verif_reg_fpr_arr[22]  :'h0 
 verif_reg_fpr_arr[23]  :'h0 
 verif_reg_fpr_arr[24]  :'h0 
 verif_reg_fpr_arr[25]  :'h0 
 verif_reg_fpr_arr[26]  :'h0 
 verif_reg_fpr_arr[27]  :'h0 
 verif_reg_fpr_arr[28]  :'h0 
 verif_reg_fpr_arr[29]  :'h0 
 verif_reg_fpr_arr[30]  :'h0 
 verif_reg_fpr_arr[31]  :'h0 
 verif_reg_vpr_arr[0]  :'h0 
 verif_reg_vpr_arr[1]  :'h0 
 verif_reg_vpr_arr[2]  :'h0 
 verif_reg_vpr_arr[3]  :'h0 
 verif_reg_vpr_arr[4]  :'h0 
 verif_reg_vpr_arr[5]  :'h0 
 verif_reg_vpr_arr[6]  :'h0 
 verif_reg_vpr_arr[7]  :'h0 
 verif_reg_vpr_arr[8]  :'h0 
 verif_reg_vpr_arr[9]  :'h0 
 verif_reg_vpr_arr[10]  :'h0 
 verif_reg_vpr_arr[11]  :'h0 
 verif_reg_vpr_arr[12]  :'h0 
 verif_reg_vpr_arr[13]  :'h0 
 verif_reg_vpr_arr[14]  :'h0 
 verif_reg_vpr_arr[15]  :'h0 
 verif_reg_vpr_arr[16]  :'h0 
 verif_reg_vpr_arr[17]  :'h0 
 verif_reg_vpr_arr[18]  :'h0 
 verif_reg_vpr_arr[19]  :'h0 
 verif_reg_vpr_arr[20]  :'h0 
 verif_reg_vpr_arr[21]  :'h0 
 verif_reg_vpr_arr[22]  :'h0 
 verif_reg_vpr_arr[23]  :'h0 
 verif_reg_vpr_arr[24]  :'h0 
 verif_reg_vpr_arr[25]  :'h0 
 verif_reg_vpr_arr[26]  :'h0 
 verif_reg_vpr_arr[27]  :'h0 
 verif_reg_vpr_arr[28]  :'h0 
 verif_reg_vpr_arr[29]  :'h0 
 verif_reg_vpr_arr[30]  :'h0 
 verif_reg_vpr_arr[31]  :'h0 
 verif_csr_mstatus     :'ha00000080 
 verif_csr_mepc        :'h80000190 
 verif_csr_mtval       :'h0 
 verif_csr_mtvec       :'h80000004 
 verif_csr_mcause      :'h0 
 verif_csr_mip         :'h0 
 verif_csr_mie         :'h0 
 verif_csr_mscratch    :'h0 
 verif_csr_mideleg     :'h0 
 verif_csr_medeleg     :'h0 
 verif_csr_minstret    :'h53 
 verif_csr_sstatus     :'h200000000 
 verif_csr_sepc        :'h0 
 verif_csr_stval       :'h0 
 verif_csr_stvec       :'h0 
 verif_csr_scause      :'h0 
 verif_csr_satp        :'h0 
 verif_csr_sscratch    :'h0 
 verif_csr_vtype       :'h8000000000000000 
 verif_csr_vcsr        :'h0 
 verif_csr_vl          :'h0 
 verif_csr_vstart      :'h0 
UVM_ERROR ../env/vpu_scb.sv(182) @ 116000: uvm_test_top.m_env.m_scb [vpu_scb]  dut and spike compare fail,currPc=80000190,commit_num=72 
UVM_INFO /tools/synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.2/base/uvm_report_server.svh(894) @ 116000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count reached!
Quit count :     1 of     1
** Report counts by severity
UVM_INFO :   84
UVM_WARNING :    2
UVM_ERROR :    1
UVM_FATAL :    0
** Report counts by id
[NOCONFIG]     2
[RNTST]     1
[UVM/FACTORY/PRINT]     1
[UVM/RELNOTES]     1
[UVMTOP]     1
[body]     2
[data_monitor]     1
[instr_test]     2
[tb_top]     2
[vpu_scb]    74

$finish called from file "/tools/synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.2/base/uvm_root.svh", line 135.
$finish at simulation time               116000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1160000 ps
CPU Time:      0.650 seconds;       Data structure size:  10.6Mb
Wed Nov 13 13:47:02 2024
