// Seed: 3789891672
`default_nettype id_1 `timescale 1ps / 1 ps
module module_0 #(
    parameter id_1  = 32'd42,
    parameter id_24 = 32'd29,
    parameter id_28 = 32'd73,
    parameter id_32 = 32'd21,
    parameter id_71 = 32'd19
) (
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    output id_6
);
  logic
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      _id_24,
      id_25,
      id_26,
      id_27,
      _id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46;
  logic id_47;
  always #(1'd0) id_24 = id_30;
  defparam id_48.id_49 = 1;
  assign id_39[1] = 1;
  always @(posedge id_25 + 1) begin
    id_26 <= 1;
  end
  assign id_41 = 1;
  reg
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      _id_71,
      id_72,
      id_73,
      id_74,
      id_75,
      id_76,
      id_77,
      id_78,
      id_79 = (1);
  assign id_66[1] = id_72;
  type_85 id_80 (
      1'b0,
      id_77,
      id_74
  );
  initial begin
    if (id_20) begin
      id_14[1][id_28 : id_24] = 1;
    end else id_69 <= 1;
  end
  type_0 id_81 (
      1,
      id_1,
      1
  );
  always @(posedge 1) begin
    id_57 <= ~id_21;
    id_37 <= 1;
    id_46[id_1 : id_32] = id_44;
    id_44 <= ~id_49;
    id_63 <= ~id_54;
    id_15 <= 1 < id_49;
    id_51[id_71] <= 1;
    id_56 = 1;
  end
  assign id_77 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd28,
    parameter id_14 = 32'd43,
    parameter id_15 = 32'd11,
    parameter id_17 = 32'd28,
    parameter id_2  = 32'd29,
    parameter id_21 = 32'd76,
    parameter id_26 = 32'd4,
    parameter id_3  = 32'd43,
    parameter id_30 = 32'd63,
    parameter id_31 = 32'd13,
    parameter id_34 = 32'd38,
    parameter id_35 = 32'd6,
    parameter id_36 = 32'd40,
    parameter id_39 = 32'd4,
    parameter id_4  = 32'd18,
    parameter id_40 = 32'd28,
    parameter id_49 = 32'd88,
    parameter id_5  = 32'd69,
    parameter id_53 = 32'd17,
    parameter id_54 = 32'd17,
    parameter id_56 = 32'd96,
    parameter id_9  = 32'd24
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    _id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    _id_31,
    id_32,
    id_33,
    _id_34,
    _id_35,
    _id_36,
    id_37,
    id_38,
    _id_39,
    _id_40
);
  output _id_40;
  output _id_39;
  output id_38;
  input id_37;
  output _id_36;
  input _id_35;
  output _id_34;
  output id_33;
  input id_32;
  output _id_31;
  input _id_30;
  output id_29;
  input id_28;
  output id_27;
  input _id_26;
  input id_25;
  input id_24;
  output id_23;
  input id_22;
  output _id_21;
  input id_20;
  output id_19;
  input id_18;
  input _id_17;
  input id_16;
  output _id_15;
  output _id_14;
  output _id_13;
  input id_12;
  output id_11;
  output id_10;
  input _id_9;
  output id_8;
  input id_7;
  output id_6;
  input _id_5;
  output _id_4;
  output _id_3;
  input _id_2;
  output id_1;
  assign id_12 = id_16[1];
  logic id_41 = 1;
  assign id_17 = 1;
  logic id_42;
  assign id_34 = id_41[~id_30];
  logic id_43;
  always @(negedge id_20[(id_15&&1&&id_13)] or id_43)
    if ((1 || id_5[id_5 : 1+id_9]) || 1 || id_4) begin
      if (id_17) begin
        SystemTFIdentifier(id_19 * 1, 1'b0, id_4);
        id_39[1] <= id_3[1];
      end else id_13 = id_6;
    end
  logic id_44;
  always @(posedge id_7, posedge 1'd0) begin
    id_26 <= id_15;
  end
  type_61(
      1, id_36, id_28 << id_32, 1
  ); type_62(
      (1), 1, id_23 == id_4
  );
  logic id_45;
  assign id_44 = id_30[1/id_31 : id_26] | id_31;
  reg id_46 = 1;
  assign id_27 = id_29;
  reg   id_47;
  logic id_48;
  assign id_37[id_15] = 1;
  type_66 _id_49 (
      .id_0(1),
      .id_1(1),
      .id_2(~id_37[id_34 : id_2-~(id_3)]),
      .id_3({id_4{1}}),
      .id_4(1),
      .id_5(id_44),
      .id_6(id_16)
  );
  logic id_50;
  type_68(
      !id_35 & id_44, id_17, id_31[1] + id_26
  );
  assign id_22 = id_29;
  assign id_18 = 1;
  logic id_51;
  logic id_52;
  type_71(
      id_9[1'b0-id_9], SystemTFIdentifier != 1'd0, 1
  ); type_72(
      1, id_30, id_8
  );
  logic _id_53 = 1, _id_54;
  assign id_2[1] = 1;
  logic id_55;
  type_75(
      id_20, id_36[1], id_4
  ); type_76(
      id_7, 1 << 1, (~id_2)
  );
  assign id_40[id_39[id_54+id_4-1] : id_40] = id_1;
  logic _id_56;
  assign id_12 = 1;
  always @(posedge id_28) begin
    #1;
    SystemTFIdentifier(1'b0, id_15 < id_18);
    id_7 <= 1'b0;
  end
  assign id_36 = 1;
  always @(id_30 == ~id_12[1], id_52, 1 or 1, id_46 == id_53 or posedge 1) begin
    if (1) begin
      SystemTFIdentifier(1, 1 | 1);
    end
  end
  always @(posedge 1, id_48[id_49 : id_21]) begin
    SystemTFIdentifier({
                       (  1  )  ?  id_53  :  id_27  [  id_53  [  {  1  ,  id_56  +  id_40  ,  1  ,  id_17  }  ^  id_35  ^  1  ^  1  ^ "" ^  1  ^  1  ^  1 'h0 ^  id_36  ^  1  ^  1  ^  id_5  ^  1  ]  ]  ,
                       id_33,
                       ~id_30
                       });
  end
  always @(posedge 1 - 1) begin
    SystemTFIdentifier(id_55[id_14 : id_5]);
    SystemTFIdentifier(1, id_35#(.id_3(id_13)));
    SystemTFIdentifier(1);
    if (1) begin
      SystemTFIdentifier;
    end else begin
      id_47 <= id_46;
    end
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input id_20;
  input id_19;
  input id_18;
  output id_17;
  output id_16;
  output id_15;
  input id_14;
  output id_13;
  output id_12;
  input id_11;
  input id_10;
  output id_9;
  output id_8;
  input id_7;
  output id_6;
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  type_26(
      id_16, 1'h0 == 1'd0, 1
  );
  assign id_12 = 1;
  logic id_21;
  logic id_22;
  logic id_23;
  logic id_24 (
      1'b0,
      (1),
      id_16
  );
  logic id_25;
  assign id_3 = id_14;
  assign id_15 = 1;
  assign id_20[1] = 1;
endmodule
