{
    "cpu": "General",
    "groups": [
        {
            "group": {
                "name": "General regs",
                "description": "General register generated by SPSDK"
            },
            "registers": [
                {
                    "id": "field000",
                    "offset_int": "0x0",
                    "reg_width": "8",
                    "name": "magicNumber",
                    "description": "Fixed to 0xA1",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field001",
                    "offset_int": "0x1",
                    "reg_width": "8",
                    "name": "version",
                    "description": "Set to 1 for this implementation",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field002",
                    "offset_int": "0x2",
                    "reg_width": "8",
                    "name": "configOption",
                    "description": "Simplified - 0x00, Full - 0xFF - Must be 0xFF in this case",
                    "reset_value_int": "0xff",
                    "bitfields": [
                        {
                            "id": "field002-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "configOption",
                            "access": "RW",
                            "reset_value_int": "0xff",
                            "description": "Config option",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_CONFIG_FULL",
                                    "value": 0,
                                    "description": "Full configuration. Must configure all fields."
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field003",
                    "offset_int": "0x3",
                    "reg_width": "8",
                    "name": "clkMhz",
                    "description": "Set the working frequency in the unit of MHz",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field004",
                    "offset_int": "0x4",
                    "reg_width": "32",
                    "name": "sdramSizeKb",
                    "description": "Set the memory size of SDRAM CS0 in the unit of kilobytes. Range: 0x0000_0004~0x0040_0000, i.e. 4~4*1024*1024 kilobytes.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field008",
                    "offset_int": "0x8",
                    "reg_width": "8",
                    "name": "portSize",
                    "description": "Port size of SDRAM: 0 - 8-bit, 1 - 16-bit, 2 - 32-bit",
                    "reset_value_int": "0x2",
                    "bitfields": [
                        {
                            "id": "field008-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "portSize",
                            "access": "RW",
                            "reset_value_int": "0x2",
                            "description": "Port size of SDRAM",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_PORT_SIZE_8_BIT",
                                    "value": 0,
                                    "description": "8-bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PORT_SIZE_16_BIT",
                                    "value": 1,
                                    "description": "16-bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PORT_SIZE_32_BIT",
                                    "value": 2,
                                    "description": "32-bit"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field009",
                    "offset_int": "0x9",
                    "reg_width": "8",
                    "name": "pinConfigPull",
                    "description": "Pull config of the SDRAM GPIO pin: 0 - Forbidden, 1 - Pull up, 2 - Pull down, 3 - No pull, Others - Invalid value",
                    "reset_value_int": "0x3",
                    "bitfields": [
                        {
                            "id": "field009-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "pinConfigPull",
                            "access": "RW",
                            "reset_value_int": "0x3",
                            "description": "Pull config of the SDRAM GPIO pin",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_FORBIDDEN",
                                    "value": 0,
                                    "description": "Forbidden"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_PULL_UP",
                                    "value": 1,
                                    "description": "Pull up"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_PULL_DOWN",
                                    "value": 2,
                                    "description": "Pull down"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_NO_PULL",
                                    "value": 3,
                                    "description": "No pull"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00A",
                    "offset_int": "0xa",
                    "reg_width": "8",
                    "name": "pinConfigDriveStrength",
                    "description": "Driver config of SDRAM GPIO pin: 0 - High driver, 1 - Normal driver, Others - Invalid value",
                    "reset_value_int": "0x0",
                    "bitfields": [
                        {
                            "id": "field00A-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "pinConfigDriveStrength",
                            "access": "RW",
                            "reset_value_int": "0x0",
                            "description": "Driver config of SDRAM GPIO pin",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_DRIVE_STRENGTH_HIGH",
                                    "value": 0,
                                    "description": "High driver"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_PIN_CONFIG_DRIVE_STRENGTH_NORM",
                                    "value": 1,
                                    "description": "Normal driver"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00B",
                    "offset_int": "0xb",
                    "reg_width": "8",
                    "name": "muxRdy",
                    "description": "SDRAM CSn device selection: 1 - SDRAM CS1, 2 - SDRAM CS2, 3 - SDRAM CS3, Others - Invalid for SDRAM, select other external devices",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field00B-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "muxRdy",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "SDRAM CSn device selection",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_RDY_CS1",
                                    "value": 1,
                                    "description": "SDRAM CS1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_RDY_CS2",
                                    "value": 2,
                                    "description": "SDRAM CS2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_RDY_CS3",
                                    "value": 3,
                                    "description": "SDRAM CS3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00C",
                    "offset_int": "0xc",
                    "reg_width": "8",
                    "name": "muxCsx0",
                    "description": "SDRAM CSn device selection: 1 - SDRAM CS1, 2 - SDRAM CS2, 3 - SDRAM CS3, Others - Invalid for SDRAM, select other external devices",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field00C-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "muxCsx0",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "SDRAM CSn device selection",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX0_CS1",
                                    "value": 1,
                                    "description": "SDRAM CS1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX0_CS2",
                                    "value": 2,
                                    "description": "SDRAM CS2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX0_CS3",
                                    "value": 3,
                                    "description": "SDRAM CS3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00D",
                    "offset_int": "0xd",
                    "reg_width": "8",
                    "name": "muxCsx1",
                    "description": "SDRAM CSn device selection: 1 - SDRAM CS1, 2 - SDRAM CS2, 3 - SDRAM CS3, Others - Invalid for SDRAM, select other external devices",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field00D-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "muxCsx1",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "SDRAM CSn device selection",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX1_CS1",
                                    "value": 1,
                                    "description": "SDRAM CS1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX1_CS2",
                                    "value": 2,
                                    "description": "SDRAM CS2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX1_CS3",
                                    "value": 3,
                                    "description": "SDRAM CS3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00E",
                    "offset_int": "0xe",
                    "reg_width": "8",
                    "name": "muxCsx2",
                    "description": "SDRAM CSn device selection: 1 - SDRAM CS1, 2 - SDRAM CS2, 3 - SDRAM CS3, Others - Invalid for SDRAM, select other external devices",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field00E-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "muxCsx2",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "SDRAM CSn device selection",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX2_CS1",
                                    "value": 1,
                                    "description": "SDRAM CS1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX2_CS2",
                                    "value": 2,
                                    "description": "SDRAM CS2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX2_CS3",
                                    "value": 3,
                                    "description": "SDRAM CS3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field00F",
                    "offset_int": "0xf",
                    "reg_width": "8",
                    "name": "muxCsx3",
                    "description": "SDRAM CSn device selection: 1 - SDRAM CS1, 2 - SDRAM CS2, 3 - SDRAM CS3, Others - Invalid for SDRAM, select other external devices",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field00F-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "muxCsx3",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "SDRAM CSn device selection",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX3_CS1",
                                    "value": 1,
                                    "description": "SDRAM CS1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX3_CS2",
                                    "value": 2,
                                    "description": "SDRAM CS2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_MUX_CSX3_CS3",
                                    "value": 3,
                                    "description": "SDRAM CS3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field010",
                    "offset_int": "0x10",
                    "reg_width": "8",
                    "name": "bank",
                    "description": "Bank numbers of SDRAM device: 0 - 4 banks, 1 - 2 banks, Others - Invalid value",
                    "reset_value_int": "0x0",
                    "bitfields": [
                        {
                            "id": "field010-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "bank",
                            "access": "RW",
                            "reset_value_int": "0x0",
                            "description": "Bank numbers of SDRAM device",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_BANK_4",
                                    "value": 0,
                                    "description": "4 banks"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_BANK_2",
                                    "value": 1,
                                    "description": "2 banks"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field011",
                    "offset_int": "0x11",
                    "reg_width": "8",
                    "name": "burstLen",
                    "description": "Burst length: 0 - 1, 1 - 2, 2 - 4, 3 - 8, Others - Invalid value",
                    "reset_value_int": "0x0",
                    "bitfields": [
                        {
                            "id": "field011-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "burstLen",
                            "access": "RW",
                            "reset_value_int": "0x0",
                            "description": "Burst length",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_BURST_LEN_1",
                                    "value": 0,
                                    "description": "1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_BURST_LEN_2",
                                    "value": 1,
                                    "description": "2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_BURST_LEN_4",
                                    "value": 2,
                                    "description": "4"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_BURST_LEN_8",
                                    "value": 3,
                                    "description": "8"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field012",
                    "offset_int": "0x12",
                    "reg_width": "8",
                    "name": "columnAddrBitNum",
                    "description": "Column address bit number: 0 - 12 bit, 1 - 11 bit, 2 - 10 bit, 3 - 9 bit, 4 - 8 bit, Others - Invalid value",
                    "reset_value_int": "0x0",
                    "bitfields": [
                        {
                            "id": "field012-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "columnAddrBitNum",
                            "access": "RW",
                            "reset_value_int": "0x0",
                            "description": "Column address bit number",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_COL_ADDR_BIT_NUM_12",
                                    "value": 0,
                                    "description": "12 bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_COL_ADDR_BIT_NUM_11",
                                    "value": 1,
                                    "description": "11 bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_COL_ADDR_BIT_NUM_10",
                                    "value": 2,
                                    "description": "10 bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_COL_ADDR_BIT_NUM_9",
                                    "value": 3,
                                    "description": "9 bit"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_COL_ADDR_BIT_NUM_8",
                                    "value": 4,
                                    "description": "8 bit"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field013",
                    "offset_int": "0x13",
                    "reg_width": "8",
                    "name": "casLatency",
                    "description": "CAS Latency: 1 - 1, 2 - 2, 3 - 3, Others - Invalid value",
                    "reset_value_int": "0x1",
                    "bitfields": [
                        {
                            "id": "field013-bits0-7",
                            "offset": "0x0",
                            "width": "8",
                            "name": "casLatency",
                            "access": "RW",
                            "reset_value_int": "0x1",
                            "description": "CAS Latency",
                            "values": [
                                {
                                    "name": "XMCD_SEMC_SDRAM_CAS_LATENCY_1",
                                    "value": 1,
                                    "description": "1"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_CAS_LATENCY_2",
                                    "value": 2,
                                    "description": "2"
                                },
                                {
                                    "name": "XMCD_SEMC_SDRAM_CAS_LATENCY_3",
                                    "value": 3,
                                    "description": "3"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "field014",
                    "offset_int": "0x14",
                    "reg_width": "8",
                    "name": "writeRecoveryNs",
                    "description": "Write recovery time in unit of nanosecond. This could help to meet tWR timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field015",
                    "offset_int": "0x15",
                    "reg_width": "8",
                    "name": "refreshRecoveryNs",
                    "description": "Refresh recovery time in unit of nanosecond. This could help to meet tRFC timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field016",
                    "offset_int": "0x16",
                    "reg_width": "8",
                    "name": "act2readwriteNs",
                    "description": "Act to read/write wait time in unit of nanosecond. This could help to meet tRCD timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field017",
                    "offset_int": "0x17",
                    "reg_width": "8",
                    "name": "precharge2actNs",
                    "description": "Precharge to active wait time in unit of nanosecond. This could help to meet tRP timing requirement by SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field018",
                    "offset_int": "0x18",
                    "reg_width": "8",
                    "name": "act2actBanksNs",
                    "description": "Active to active wait time between two different banks in unit of nanosecond. This could help to meet tRRD timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field019",
                    "offset_int": "0x19",
                    "reg_width": "8",
                    "name": "refresh2refreshNs",
                    "description": "Auto refresh to auto refresh wait time in unit of nanosecond. This could help to meet tRFC timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field01A",
                    "offset_int": "0x1a",
                    "reg_width": "8",
                    "name": "selfrefRecoveryNs",
                    "description": "Self refresh recovery time in unit of nanosecond. This could help to meet tXSR timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field01B",
                    "offset_int": "0x1b",
                    "reg_width": "8",
                    "name": "act2prechargeMinNs",
                    "description": "ACT to Precharge minimum time in unit of nanosecond. This could help to meet tRAS(max) timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field01C",
                    "offset_int": "0x1c",
                    "reg_width": "32",
                    "name": "act2prechargeMaxNs",
                    "description": "ACT to Precharge maximum time in unit of nanosecond. This could help to meet tRAS(max) timing requirement by the SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field020",
                    "offset_int": "0x20",
                    "reg_width": "32",
                    "name": "refreshperiodPerrowNs",
                    "description": "Refresh timer period in unit of nanosecond. Set to (tREF(ms) * 1000000/rows) value.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field024",
                    "offset_int": "0x24",
                    "reg_width": "32",
                    "name": "modeRegister",
                    "description": "Define the specific mode of operation of SDRAM. Set to the value required by SDRAM device.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field028",
                    "offset_int": "0x28",
                    "reg_width": "32",
                    "name": "sdram0Base",
                    "description": "Base address of SDRAM CS0. Range: 0x8000_0000~0xDFFF_FFFF.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field02C",
                    "offset_int": "0x2c",
                    "reg_width": "32",
                    "name": "sdram1Base",
                    "description": "Base address of SDRAM CS1. Range: 0x8000_0000~0xDFFF_FFFF. If CS1 is not being used, set the address to 0.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field030",
                    "offset_int": "0x30",
                    "reg_width": "32",
                    "name": "sdram2Base",
                    "description": "Base address of SDRAM CS2. Range: 0x8000_0000~0xDFFF_FFFF. If CS2 is not being used, set the address to 0.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field034",
                    "offset_int": "0x34",
                    "reg_width": "32",
                    "name": "sdram3Base",
                    "description": "Base address of SDRAM CS3. Range: 0x8000_0000~0xDFFF_FFFF. If CS3 is not being used, set the address to 0.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field038",
                    "offset_int": "0x38",
                    "reg_width": "32",
                    "name": "sdram1SizeKb",
                    "description": "Set the memory size of SDRAM CS1 in unit of kbytes. Range: 0x0000_0004~0x0040_0000, i.e. 4~4*1024*1024 kilobytes.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field03C",
                    "offset_int": "0x3c",
                    "reg_width": "32",
                    "name": "sdram2SizeKb",
                    "description": "Set the memory size of SDRAM CS2 in unit of kbytes. Range: 0x0000_0004~0x0040_0000, i.e. 4~4*1024*1024 kilobytes.",
                    "reset_value_int": "0x0"
                },
                {
                    "id": "field040",
                    "offset_int": "0x40",
                    "reg_width": "32",
                    "name": "sdram3SizeKb",
                    "description": "Set the memory size of SDRAM CS3 in unit of kbytes. Range: 0x0000_0004~0x0040_0000, i.e. 4~4*1024*1024 kilobytes.",
                    "reset_value_int": "0x0"
                }
            ]
        }
    ]
}