<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Sharing a Single .psl File Between VHDL and Verilog Models" />
<meta name="abstract" content="The ’ifdef VHDL_DEF and ’ifdef VLOG_DEF macros allow you to share a single .psl file between VHDL and Verilog versions of a model. Use these macros inside the .psl file to bracket vunits written in both VHDL and Verilog." />
<meta name="description" content="The ’ifdef VHDL_DEF and ’ifdef VLOG_DEF macros allow you to share a single .psl file between VHDL and Verilog versions of a model. Use these macros inside the .psl file to bracket vunits written in both VHDL and Verilog." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id5f5f7f9b-3b2d-4aff-affe-987a8872f8cb" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Sharing a Single .psl File Between VHDL and Verilog Models</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Sharing a Single .psl File Between VHDL and Verilog Models" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id5f5f7f9b-3b2d-4aff-affe-987a8872f8cb">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Sharing a Single .psl File Between VHDL and Verilog Models</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The <span class="ph FontProperty emphasis">’ifdef VHDL_DEF </span>and <span class="ph FontProperty emphasis">’ifdef VLOG_DEF </span>macros
allow you to share a single <span class="ph filepath">.psl</span> file between
VHDL and Verilog versions of a model. Use these macros inside the <span class="ph filepath">.psl</span> file
to bracket vunits written in both VHDL and Verilog. </span>
</div>
<p class="p">Internally <span class="ph fmvar:ProductName">Questa SIM</span> adds a `define VHDL_DEF or VLOG_DEF
depending on how you read in the <span class="ph filepath">.psl</span> file
— with vcom or with vlog. For example, if you read in the following
file using <span class="ph FontProperty HeadingLabel">vlog -pslfile</span>, <span class="ph fmvar:ProductName">Questa SIM</span> will ignore the
first vunit and parse the second:</p>
<p class="p">Internally <span class="ph fmvar:ProductName">Questa SIM</span> adds
a `define VHDL_DEF or VLOG_DEF depending on how you read in the <span class="ph filepath">.psl</span> file
— with <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vcom', 'questa_sim_ref'); return false;">vcom</a>, <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a>,
or the <span class="ph FontProperty HeadingLabel">-pslfile_vh</span>/<span class="ph FontProperty HeadingLabel">-pslfile_vl</span> switches
for <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a>.
For example, if you read in the following file using <span class="ph FontProperty HeadingLabel">vlog -pslfile</span> or <span class="ph FontProperty HeadingLabel">vopt -pslfile_vl</span>, <span class="ph fmvar:ProductName">Questa SIM</span> will ignore the
first vunit and parse the second:</p>
<pre class="pre codeblock leveled"><code>`ifdef VHDL_DEF
	vunit v1 ( top(a) )
	{
	default clock is rose(clk);
	property vh_clk is always (a and b);
	assert vh_clk;
	}
`endif</code></pre><pre class="pre codeblock leveled"><code>`ifdef VLOG_DEF
	vunit v1 ( top )
	{
	default clock = rose(clk);
	property vl_clk = always (a &amp;&amp; b);
	assert vl_clk;
	}
`endif</code></pre></div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_CommonPslAssertionsCodingTasks_idd04561e6.html" title="Common tasks associated with coding PSL assertions include embedding them in your code, writing them to an external file, putting HDL code inside PSL statements, and others.">Common PSL Assertions Coding Tasks</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Sharing a Single .psl File Between VHDL and Verilog Models"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_SharingSinglePslFileBetweenVhdlVerilogModels_id5f5f7f9b.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>