#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 21 18:29:01 2022
# Process ID: 17740
# Current directory: D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.runs/synth_1
# Command line: vivado.exe -log SORT_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SORT_v1_0.tcl
# Log file: D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.runs/synth_1/SORT_v1_0.vds
# Journal file: D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SORT_v1_0.tcl -notrace
Command: synth_design -top SORT_v1_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1145.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SORT_v1_0' [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/SORT_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SORT_v1_0_S00_AXI' [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/SORT_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/SORT_v1_0_S00_AXI.v:366]
INFO: [Synth 8-6155] done synthesizing module 'SORT_v1_0_S00_AXI' (1#1) [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/SORT_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'sort' [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/sort.vhd:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sort' (2#1) [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/sort.vhd:21]
INFO: [Synth 8-6155] done synthesizing module 'SORT_v1_0' (3#1) [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/sources_1/new/SORT_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.355 ; gain = 49.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.355 ; gain = 49.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.355 ; gain = 49.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1195.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/constrs_1/new/clk_constraint.xdc]
Finished Parsing XDC File [D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.srcs/constrs_1/new/clk_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1302.719 ; gain = 11.699
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.719 ; gain = 157.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.719 ; gain = 157.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.719 ; gain = 157.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'sort'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    lab1 |                             0001 |                             0001
                    lab2 |                             0010 |                             0010
                   lab2b |                             0011 |                             0011
                    rast |                             0100 |                             0100
                    opad |                             0101 |                             0101
                    upis |                             0110 |                             0110
                   upis2 |                             0111 |                             0111
                   final |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'sort'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.719 ; gain = 157.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 5     
	   2 Input   31 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP i_next0, operation Mode is: C'+1.
DSP Report: register i_reg_reg is absorbed into DSP i_next0.
DSP Report: operator i_next0 is absorbed into DSP i_next0.
DSP Report: Generating DSP j_next0, operation Mode is: C+1.
DSP Report: operator j_next0 is absorbed into DSP j_next0.
DSP Report: Generating DSP state_next2, operation Mode is: C+A:B.
DSP Report: operator state_next2 is absorbed into DSP state_next2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1302.719 ; gain = 157.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sort        | C'+1        | -      | -      | 31     | -      | 31     | -    | -    | 1    | -    | -     | 0    | 0    | 
|sort        | C+1         | -      | -      | 31     | -      | 31     | -    | -    | 0    | -    | -     | 0    | 0    | 
|sort        | C+A:B       | 13     | 18     | 31     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1350.508 ; gain = 204.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.785 ; gain = 241.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1387.609 ; gain = 242.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    14|
|2     |DSP48E1 |     3|
|5     |LUT1    |     1|
|6     |LUT2    |     1|
|7     |LUT3    |    66|
|8     |LUT4    |    87|
|9     |LUT5    |    63|
|10    |LUT6    |   159|
|11    |FDRE    |   268|
|12    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.398 ; gain = 140.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.398 ; gain = 247.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1405.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1405.457 ; gain = 259.852
INFO: [Common 17-1381] The checkpoint 'D:/Anja/FAKULTET/Godina4/Semestar1/Projektovanje_slozenih_digitalnih_sistema/vezbe/v11/ip_sort/SORT/SORT.runs/synth_1/SORT_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SORT_v1_0_utilization_synth.rpt -pb SORT_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 18:29:33 2022...
