{
  "module_name": "nv44.c",
  "hash_id": "f6ee4e684b1ead49250c38a5c43f7f87d45ee7d450b9b9a1040341ad4f1fb75e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/nv44.c",
  "human_readable_source": " \n#include \"nv40.h\"\n#include \"regs.h\"\n\n#include <subdev/fb.h>\n#include <engine/fifo.h>\n\nstatic void\nnv44_gr_tile(struct nvkm_gr *base, int i, struct nvkm_fb_tile *tile)\n{\n\tstruct nv40_gr *gr = nv40_gr(base);\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tstruct nvkm_fifo *fifo = device->fifo;\n\tunsigned long flags;\n\n\tnvkm_fifo_pause(fifo, &flags);\n\tnv04_gr_idle(&gr->base);\n\n\tswitch (device->chipset) {\n\tcase 0x44:\n\tcase 0x4a:\n\t\tnvkm_wr32(device, NV20_PGRAPH_TSIZE(i), tile->pitch);\n\t\tnvkm_wr32(device, NV20_PGRAPH_TLIMIT(i), tile->limit);\n\t\tnvkm_wr32(device, NV20_PGRAPH_TILE(i), tile->addr);\n\t\tbreak;\n\tcase 0x46:\n\tcase 0x4c:\n\tcase 0x63:\n\tcase 0x67:\n\tcase 0x68:\n\t\tnvkm_wr32(device, NV47_PGRAPH_TSIZE(i), tile->pitch);\n\t\tnvkm_wr32(device, NV47_PGRAPH_TLIMIT(i), tile->limit);\n\t\tnvkm_wr32(device, NV47_PGRAPH_TILE(i), tile->addr);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TSIZE1(i), tile->pitch);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TLIMIT1(i), tile->limit);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TILE1(i), tile->addr);\n\t\tbreak;\n\tcase 0x4e:\n\t\tnvkm_wr32(device, NV20_PGRAPH_TSIZE(i), tile->pitch);\n\t\tnvkm_wr32(device, NV20_PGRAPH_TLIMIT(i), tile->limit);\n\t\tnvkm_wr32(device, NV20_PGRAPH_TILE(i), tile->addr);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TSIZE1(i), tile->pitch);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TLIMIT1(i), tile->limit);\n\t\tnvkm_wr32(device, NV40_PGRAPH_TILE1(i), tile->addr);\n\t\tbreak;\n\tdefault:\n\t\tWARN_ON(1);\n\t\tbreak;\n\t}\n\n\tnvkm_fifo_start(fifo, &flags);\n}\n\nstatic const struct nvkm_gr_func\nnv44_gr = {\n\t.init = nv40_gr_init,\n\t.intr = nv40_gr_intr,\n\t.tile = nv44_gr_tile,\n\t.units = nv40_gr_units,\n\t.chan_new = nv40_gr_chan_new,\n\t.sclass = {\n\t\t{ -1, -1, 0x0012, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0019, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0030, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0039, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0043, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0044, &nv40_gr_object },  \n\t\t{ -1, -1, 0x004a, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0062, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0072, &nv40_gr_object },  \n\t\t{ -1, -1, 0x0089, &nv40_gr_object },  \n\t\t{ -1, -1, 0x008a, &nv40_gr_object },  \n\t\t{ -1, -1, 0x009f, &nv40_gr_object },  \n\t\t{ -1, -1, 0x3062, &nv40_gr_object },  \n\t\t{ -1, -1, 0x3089, &nv40_gr_object },  \n\t\t{ -1, -1, 0x309e, &nv40_gr_object },  \n\t\t{ -1, -1, 0x4497, &nv40_gr_object },  \n\t\t{}\n\t}\n};\n\nint\nnv44_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn nv40_gr_new_(&nv44_gr, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}