package core

import chisle3._
import chisel3.Output

class core extends Module{
    val io=IO(new Bundle{
        val pc = Output(UInt(32.W))
        val addr = 
    })
    
}