<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synlog\BaseDesign_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CCC_0/CCC_0/pll_inst_0/OUT0</data>
<data>50.0 MHz</data>
<data>83.0 MHz</data>
<data>7.952</data>
</row>
<row>
<data>COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>183.4 MHz</data>
<data>2.274</data>
</row>
<row>
<data>REF_CLK_0</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>TCK</data>
<data>6.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>uj_jtag_85|un1_duttck_inferred_clock</data>
<data>100.0 MHz</data>
<data>131.4 MHz</data>
<data>1.196</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>206.8 MHz</data>
<data>5.164</data>
</row>
</report_table>
