// Seed: 1589254957
module module_0;
  logic [7:0] id_1;
  module_2();
  assign id_1[1'b0] = 1;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input wand id_8
);
  wor  id_10 = id_4;
  module_0();
  wire id_11;
endmodule
module module_2 ();
  wire id_2;
  wire id_3;
  module_3();
endmodule
module module_0;
  assign id_1 = module_3;
  id_2(
      .id_0(-id_1), .id_1(1), .id_2(1)
  );
  wire id_4;
endmodule
