<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>ERET -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">ERET</h2><p id="desc">
      <p class="aml">Exception Return using the ELR and SPSR for the current Exception level. When executed, the PE restores <a class="armarm-xref" title="Reference to ARM ARM section">PSTATE</a> from the SPSR, and branches to the address held in the ELR.</p>
      <p class="aml">The PE checks the SPSR for the current Exception level for an illegal return event. See <a class="armarm-xref" title="Reference to ARM ARM section">Illegal return events from AArch64 state</a>.</p>
      <p class="aml"><span class="asm-code">ERET</span> is <span class="arm-defined-word">undefined</span> at EL0.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a name="ERET_64E_branch_reg" id="ERET_64E_branch_reg">ERET</a></p></div><p class="pseudocode">if PSTATE.EL == <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a> then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();</p>
  <p class="encoding-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#AArch64.ExceptionReturn.2" title="function: AArch64.ExceptionReturn(bits(64) new_pc, bits(32) spsr)">AArch64.ExceptionReturn</a>(<a href="shared_pseudocode.html#impl-aarch64.ELR.read.0" title="accessor: bits(64) ELR[]">ELR</a>[], <a href="shared_pseudocode.html#impl-shared.SPSR.read.0" title="accessor: bits(32) SPSR[]">SPSR</a>[]);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
