package vaddans

import chisel3._
import chisel3.util._
import common.Constsans._
import common.Instructionsans._

class Core extends Module {
  val io = IO(
    new Bundle {
      val imem = Flipped(new ImemPortIo())
      val dmem = Flipped(new DmemPortIo())
      val pc   = Output(UInt(WORD_LEN.W))
      val gp   = Output(UInt(WORD_LEN.W))
      val exit = Output(Bool())
    }
  )

  val regfile     = Mem(32, UInt(WORD_LEN.W))
  val vec_regfile = Mem(32, UInt(VLEN.W))
  val csr_regfile = Mem(4096, UInt(WORD_LEN.W)) 


  //**********************************
  // Instruction Fetch (IF) Stage
  
  val pc_reg = RegInit(START_ADDR)
  io.imem.addr := pc_reg
  val inst = io.imem.inst
  val pc_plus4 = pc_reg + 4.U(WORD_LEN.W)
  val br_target = Wire(UInt(WORD_LEN.W))
  val br_flg = Wire(Bool())
  val jmp_flg = (inst === JAL || inst === JALR)
  val alu_out = Wire(UInt(WORD_LEN.W))
  
  val pc_next = MuxCase(pc_plus4, Seq(
    br_flg  -> br_target,
    jmp_flg -> alu_out,
    (inst === ECALL) -> csr_regfile(0x305) // go to trap_vector
  ))
  pc_reg := pc_next


  //**********************************
  // Instruction Decode (ID) Stage

  val rs1_addr = inst(19, 15)
  val rs2_addr = inst(24, 20)
  val wb_addr  = inst(11, 7)
  val rs1_data = Mux((rs1_addr =/= 0.U(WORD_LEN.U)), regfile(rs1_addr), 0.U(WORD_LEN.W))
  val rs2_data = Mux((rs2_addr =/= 0.U(WORD_LEN.U)), regfile(rs2_addr), 0.U(WORD_LEN.W))

  val imm_i = inst(31, 20)
  val imm_i_sext = Cat(Fill(20, imm_i(11)), imm_i)
  val imm_s = Cat(inst(31, 25), inst(11, 7))
  val imm_s_sext = Cat(Fill(20, imm_s(11)), imm_s)
  val imm_b = Cat(inst(31), inst(7), inst(30, 25), inst(11, 8))
  val imm_b_sext = Cat(Fill(19, imm_b(11)), imm_b, 0.U(1.U))
  val imm_j = Cat(inst(31), inst(19, 12), inst(20), inst(30, 21))
  val imm_j_sext = Cat(Fill(11, imm_j(19)), imm_j, 0.U(1.U))
  val imm_u = inst(31,12)
  val imm_u_shifted = Cat(imm_u, Fill(12, 0.U))
  val imm_z = inst(19,15)
  val imm_z_uext = Cat(Fill(27, 0.U), imm_z)

  val csignals = ListLookup(inst,
               List(ALU_X       , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X    , CSR_X),
    Array(
      LW      -> List(ALU_ADD   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_MEM  , CSR_X),
      SW      -> List(ALU_ADD   , OP1_RS1, OP2_IMS, MEN_S, REN_X, WB_X    , CSR_X),
      ADD     -> List(ALU_ADD   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      ADDI    -> List(ALU_ADD   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SUB     -> List(ALU_SUB   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      AND     -> List(ALU_AND   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      OR      -> List(ALU_OR    , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      XOR     -> List(ALU_XOR   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      ANDI    -> List(ALU_AND   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      ORI     -> List(ALU_OR    , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      XORI    -> List(ALU_XOR   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLL     -> List(ALU_SLL   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      SRL     -> List(ALU_SRL   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      SRA     -> List(ALU_SRA   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLLI    -> List(ALU_SLL   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SRLI    -> List(ALU_SRL   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SRAI    -> List(ALU_SRA   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLT     -> List(ALU_SLT   , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLTU    -> List(ALU_SLTU  , OP1_RS1, OP2_RS2, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLTI    -> List(ALU_SLT   , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      SLTIU   -> List(ALU_SLTU  , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_ALU  , CSR_X),
      BEQ   -> List(BR_BEQ   , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      BNE   -> List(BR_BNE   , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      BGE   -> List(BR_BGE   , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      BGEU  -> List(BR_BGEU  , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      BLT   -> List(BR_BLT   , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      BLTU  -> List(BR_BLTU  , OP1_RS1, OP2_RS2, MEN_X, REN_X, WB_X  , CSR_X),
      JAL     -> List(ALU_ADD   , OP1_PC , OP2_IMJ, MEN_X, REN_S, WB_PC   , CSR_X),
      JALR    -> List(ALU_JALR  , OP1_RS1, OP2_IMI, MEN_X, REN_S, WB_PC   , CSR_X),
      LUI     -> List(ALU_ADD   , OP1_X  , OP2_IMU, MEN_X, REN_S, WB_ALU  , CSR_X),
      AUIPC   -> List(ALU_ADD   , OP1_PC , OP2_IMU, MEN_X, REN_S, WB_ALU  , CSR_X),
      CSRRW   -> List(ALU_COPY1 , OP1_RS1, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_W),
      CSRRWI  -> List(ALU_COPY1 , OP1_IMZ, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_W),
      CSRRS   -> List(ALU_COPY1 , OP1_RS1, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_S),
      CSRRSI  -> List(ALU_COPY1 , OP1_IMZ, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_S),
      CSRRC   -> List(ALU_COPY1 , OP1_RS1, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_C),
      CSRRCI  -> List(ALU_COPY1 , OP1_IMZ, OP2_X  , MEN_X, REN_S, WB_CSR  , CSR_C),
      ECALL   -> List(ALU_X     , OP1_X  , OP2_X  , MEN_X, REN_X, WB_X    , CSR_E),
      VSETVLI -> List(ALU_X     , OP1_X  , OP2_X  , MEN_X, REN_S, WB_VL   , CSR_V),
      VLE     -> List(ALU_COPY1 , OP1_RS1, OP2_X  , MEN_X, REN_V, WB_MEM_V, CSR_X),
      VADDVV  -> List(ALU_VADDVV, OP1_X  , OP2_X  , MEN_X, REN_V, WB_ALU_V, CSR_X),
		)
	)
  val exe_fun :: op1_sel :: op2_sel :: mem_wen :: rf_wen :: wb_sel :: csr_cmd :: Nil = csignals

  val op1_data = MuxCase(0.U(WORD_LEN.W), Seq(
    (op1_sel === OP1_RS1) -> rs1_data,
    (op1_sel === OP1_PC)  -> pc_reg,
    (op1_sel === OP1_IMZ) -> imm_z_uext
  ))

  val op2_data = MuxCase(0.U(WORD_LEN.W), Seq(
    (op2_sel === OP2_RS2) -> rs2_data,
    (op2_sel === OP2_IMI) -> imm_i_sext,
    (op2_sel === OP2_IMS) -> imm_s_sext,
    (op2_sel === OP2_IMJ) -> imm_j_sext,
    (op2_sel === OP2_IMU) -> imm_u_shifted
  ))

  val vs1_data = Cat(Seq.tabulate(8)(n => vec_regfile(rs1_addr + n.U)).reverse)
  val vs2_data = Cat(Seq.tabulate(8)(n => vec_regfile(rs2_addr + n.U)).reverse)


  //**********************************
  // Execute (EX) Stage

  alu_out := MuxCase(0.U(WORD_LEN.W), Seq(
    (exe_fun === ALU_ADD)   -> (op1_data + op2_data),
    (exe_fun === ALU_SUB)   -> (op1_data - op2_data),
    (exe_fun === ALU_AND)   -> (op1_data & op2_data),
    (exe_fun === ALU_OR)    -> (op1_data | op2_data),
    (exe_fun === ALU_XOR)   -> (op1_data ^ op2_data),
    (exe_fun === ALU_SLL)   -> (op1_data << op2_data(4, 0))(31, 0),
    (exe_fun === ALU_SRL)   -> (op1_data >> op2_data(4, 0)).asUInt(),
    (exe_fun === ALU_SRA)   -> (op1_data.asSInt() >> op2_data(4, 0)).asUInt(),
    (exe_fun === ALU_SLT)   -> (op1_data.asSInt() < op2_data.asSInt()).asUInt(),
    (exe_fun === ALU_SLTU)  -> (op1_data < op2_data).asUInt(),
    (exe_fun === ALU_JALR)  -> ((op1_data + op2_data) & ~1.U(WORD_LEN.W)),
    (exe_fun === ALU_COPY1) -> op1_data
  ))

  // branch
  br_target := pc_reg + imm_b_sext
  br_flg := MuxCase(false.B, Seq(
    (exe_fun === BR_BEQ)  ->  (op1_data === op2_data),
    (exe_fun === BR_BNE)  -> !(op1_data === op2_data),
    (exe_fun === BR_BLT)  ->  (op1_data.asSInt() < op2_data.asSInt()),
    (exe_fun === BR_BGE)  -> !(op1_data.asSInt() < op2_data.asSInt()),
    (exe_fun === BR_BLTU) ->  (op1_data < op2_data),
    (exe_fun === BR_BGEU) -> !(op1_data < op2_data)
  ))

  // vector
  val csr_vsew = csr_regfile(VTYPE_ADDR)(4,2)
  val csr_sew  = (1.U(1.W) << (csr_vsew + 3.U(3.W))).asUInt()
  val vaddvv   = WireDefault(0.U((VLEN*8).W))

  for(vsew <- 0 to 7){
    var sew = 1 << (vsew + 3)
    var num = VLEN*8 / sew //vsew32ならnum=4*8, vsew16ならnum=8*8
    when(csr_sew === sew.U){
      vaddvv := Cat(Seq.tabulate(num)(
        n => (vs1_data(sew * (n+1) - 1, sew * n) + vs2_data(sew * (n+1) - 1, sew * n))
      ).reverse)
    }
  }

  val v_alu_out = MuxCase(0.U((VLEN*8).W), Seq(
    (exe_fun === ALU_VADDVV) -> vaddvv
  ))


  //**********************************
  // Memory Access Stage

  io.dmem.addr   := alu_out
  io.dmem.wen    := mem_wen
  io.dmem.wdata  := rs2_data

  // CSR
  val csr_addr = Mux(csr_cmd === CSR_E, 0x342.U(CSR_ADDR_LEN.W), inst(31,20))
  val csr_rdata = csr_regfile(csr_addr)

  val csr_wdata = MuxCase(0.U(WORD_LEN.W), Seq(
    (csr_cmd === CSR_W) -> op1_data,
    (csr_cmd === CSR_S) -> (csr_rdata | op1_data),
    (csr_cmd === CSR_C) -> (csr_rdata & ~op1_data),
    (csr_cmd === CSR_E) -> 11.U(WORD_LEN.W) // ECALLのライトバックデータは"8 + prv mode(=3:machine mode)"で固定
  ))

  when(csr_cmd > 0.U){
    csr_regfile(csr_addr) := csr_wdata
  }

  // VSETVLI
  val vtype = imm_i_sext
  val vsew  = vtype(4,2)
  val vlmul = vtype(1,0)
  val vlmax = ((VLEN.U << vlmul) >> (vsew + 3.U(3.W))).asUInt()
  val avl   = rs1_data
  
  val vl = MuxCase(0.U(WORD_LEN.W), Seq(
    (avl <= vlmax) -> avl,
    (avl > vlmax)  -> vlmax
  ))

  when(csr_cmd === CSR_V){
    csr_regfile(VL_ADDR)    := vl
    csr_regfile(VTYPE_ADDR) := vtype
  }


  //**********************************
  // Writeback (WB) Stage
  
  val wb_data = MuxCase(alu_out, Seq(
    (wb_sel === WB_MEM) -> io.dmem.rdata,
    (wb_sel === WB_PC)  -> pc_plus4,
    (wb_sel === WB_CSR) -> csr_rdata,
    (wb_sel === WB_VL)  -> vl
  ))
  val v_wb_data = Mux(wb_sel === WB_MEM_V, io.dmem.vrdata, v_alu_out)

  when(rf_wen === REN_S) {
    regfile(wb_addr) := wb_data
  }.elsewhen(rf_wen === REN_V) {
    val csr_vl      = csr_regfile(VL_ADDR)
    val data_len    = csr_sew * csr_vl
    val last_reg_id = data_len / VLEN.U

    val remaindertmp = data_len % VLEN.U
    printf(p"vlCsr: ${csr_vl}, vsewCsr: ${csr_vsew}, sewCsr: ${csr_sew}, loadLen: ${data_len}, repVLENMax: ${last_reg_id}, remainder: ${remaindertmp}\n")

    for(reg_id <- 0 to 7){
      when(reg_id.U < last_reg_id){
        printf(p"    vvvvvvvv! reg_id: ${reg_id}\n")
        vec_regfile(wb_addr + reg_id.U) := v_wb_data(VLEN*(reg_id+1)-1, VLEN*reg_id)
      }.elsewhen(reg_id.U === last_reg_id){
        printf(p"    vvvvvvvvLast! reg_id: ${reg_id}\n")
        val remainder               = data_len % VLEN.U
        val tail_width              = VLEN.U - remainder
        val org_reg_data            = vec_regfile(wb_addr + reg_id.U)
        val tail_reg_data           = ((org_reg_data >> remainder) << remainder)(VLEN-1, 0)
        val effective_v_wb_data     = ((v_wb_data(VLEN*(reg_id+1)-1, VLEN*reg_id) << tail_width)(VLEN-1, 0) >> tail_width).asUInt()
        val undisturbed_v_wb_data   = tail_reg_data | effective_v_wb_data
        vec_regfile(wb_addr + reg_id.U) := undisturbed_v_wb_data
      }
    }
  }


  //**********************************
  // IO & Debug
  io.gp := regfile(3)
  io.pc := pc_reg
  io.exit := (inst === UNIMP)
  printf(p"io.pc            : 0x${Hexadecimal(pc_reg)}\n")
  printf(p"inst             : 0x${Hexadecimal(inst)}\n")
  printf(p"rs1_addr         : $rs1_addr\n")
  printf(p"rs2_addr         : $rs2_addr\n")
  printf(p"wb_addr          : $wb_addr\n")
  printf(p"rs1_data         : 0x${Hexadecimal(rs1_data)}=${rs1_data}\n")
  printf(p"rs2_data         : 0x${Hexadecimal(rs2_data)}=${rs2_data}\n")
  printf(p"wb_data          : 0x${Hexadecimal(wb_data)}\n")
  printf(p"vs1_data         : 0x${Hexadecimal(vs1_data)}\n")
  printf(p"vs2_data         : 0x${Hexadecimal(vs2_data)}\n")
  printf(p"v_alu_out        : 0x${Hexadecimal(v_alu_out)}\n")
  printf(p"dmem.addr        : ${io.dmem.addr}\n")
  printf(p"dmem.rdata       : ${io.dmem.rdata}\n")
  printf(p"dmem.vrdata      : 0x${Hexadecimal(io.dmem.vrdata)}\n")
  printf(p"vec_regfile(1.U) : 0x${Hexadecimal(vec_regfile(1.U))}\n")
  printf(p"vec_regfile(2.U) : 0x${Hexadecimal(vec_regfile(2.U))}\n")
  printf(p"vec_regfile(3.U) : 0x${Hexadecimal(vec_regfile(3.U))}\n")
  printf(p"vec_regfile(4.U) : 0x${Hexadecimal(vec_regfile(4.U))}\n")
  printf(p"vec_regfile(5.U) : 0x${Hexadecimal(vec_regfile(5.U))}\n")
  printf(p"vec_regfile(6.U) : 0x${Hexadecimal(vec_regfile(6.U))}\n")
  printf(p"vec_regfile(7.U) : 0x${Hexadecimal(vec_regfile(7.U))}\n")
  printf(p"vec_regfile(8.U) : 0x${Hexadecimal(vec_regfile(8.U))}\n")
  printf(p"vec_regfile(9.U) : 0x${Hexadecimal(vec_regfile(9.U))}\n")
  printf("---------\n")
}