#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 13:37:44 2022
# Process ID: 37716
# Current directory: D:/1111/DCCDL/VIVADO/lab6/part2/lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28684 D:\1111\DCCDL\VIVADO\lab6\part2\lab\lab.xpr
# Log file: D:/1111/DCCDL/VIVADO/lab6/part2/lab/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/lab6/part2/lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
run all
relaunch_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
current_sim simulation_3
run all
current_sim simulation_4
close_sim
close_sim
close [ open D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/delay1.v w ]
add_files D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/delay1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
close_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
relaunch_sim
close_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
run all
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
run all
run all
