// Seed: 3721030140
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  type_5(
      id_1, 1
  );
  reg id_3 = id_2, id_4;
  always @(id_3) begin
    id_3 <= id_3;
  end
  assign id_0 = "";
endmodule
