INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zz/xilinx/spi/spi.sim/sim_1/synth/timing/xsim/spi_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [VRFC 10-311] analyzing module glbl
