{"Source Block": ["hdl/library/axi_ad9434/axi_ad9434.v@171:181@HdlStmAssign", "  wire            adc_or_if_s;\n\n  // clock/reset assignments\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign drp_clk = up_clk;\n\n  axi_ad9434_if #(\n    .PCORE_DEVTYPE(PCORE_DEVTYPE),\n    .PCORE_IODELAY_GROUP(PCORE_IODELAY_GROUP))\n  i_if(\n"], "Clone Blocks": [["hdl/library/axi_ad9434/axi_ad9434.v@170:180", "  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n  // clock/reset assignments\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign drp_clk = up_clk;\n\n  axi_ad9434_if #(\n    .PCORE_DEVTYPE(PCORE_DEVTYPE),\n    .PCORE_IODELAY_GROUP(PCORE_IODELAY_GROUP))\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@169:179", "\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n  // clock/reset assignments\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign drp_clk = up_clk;\n\n  axi_ad9434_if #(\n    .PCORE_DEVTYPE(PCORE_DEVTYPE),\n"]], "Diff Content": {"Delete": [], "Add": [[176, "  assign adc_enable = 1'b1;\n"]]}}