Fitter Route Stage Report for quartus_compile
Wed Apr  5 16:56:18 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 4,590 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 6 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 3,271 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,118 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 1,655 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 20 / 99,472 ( < 1 % )       ;
; R32/C27 interconnect drivers ; 23 / 385,136 ( < 1 % )      ;
; R6 interconnects             ; 2,666 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 6 / 704 ( < 1 % )           ;
; Spine clocks                 ; 6 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:51:33 2023
    Info: System process ID: 213221
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/fir/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 0.59 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:19


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 1220.0            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[7]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.654             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[29]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][33]                                                                                                                                                                                                                                                                                                                                               ; 0.652             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist7_i_arrayidx153_fir0_narrow_x_b_1_q[8]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][44]                                                                                                                                                                                                                                                                                                                                               ; 0.648             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[22]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                                                                                               ; 0.648             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[2]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.645             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[20]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][24]                                                                                                                                                                                                                                                                                                                                               ; 0.638             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist7_i_arrayidx153_fir0_narrow_x_b_1_q[6]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][42]                                                                                                                                                                                                                                                                                                                                               ; 0.635             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[3]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.629             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[25]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][29]                                                                                                                                                                                                                                                                                                                                               ; 0.621             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[1]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.621             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[29]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][33]                                                                                                                                                                                                                                                                                                                                               ; 0.619             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[5]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.618             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][31]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a27~reg0                                                                                                                                                                                                    ; 0.607             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[7]                                                                                                                                                                                                                                                                                                                                                     ; fir_avmm_0_rw_address[10]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.605             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][29]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                                                                                                    ; 0.604             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                     ; 0.602             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][34]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                                                                    ; 0.602             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                     ; fir_avmm_0_rw_address[8]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.599             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist9_i_masked_fir37_q_8|delays[5][0]                                                                                                                                                                     ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist9_i_masked_fir37_q_8|delays[6][0]                                                                                                                                                                                  ; 0.589             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist7_i_arrayidx153_fir0_narrow_x_b_1_q[4]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][40]                                                                                                                                                                                                                                                                                                                                               ; 0.589             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[10]                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.588             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_10|delays[6][0]                                                                                                                                  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_10|delays[7][0]                                                                                                                                               ; 0.588             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][19]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0                                                                                                                                                                                                    ; 0.587             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                    ; fir_avmm_0_rw_address[14]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.585             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[6]                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.584             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[23]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                                                                                               ; 0.584             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[28]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                                                                                               ; 0.584             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                 ; 0.578             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[30]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][34]                                                                                                                                                                                                                                                                                                                                               ; 0.577             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15|readdata_reg_unnamed_fir8_fir2_readdata_reg_unnamed_fir8_fir2_data_reg_x_q[15]                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_mul_fir20_im8_cma_DSP0~reg0                                                                                                                                                                                            ; 0.575             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[13]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[13]                                                                                                                                                                                                                                                                                                                                                                 ; 0.574             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a22~reg0                                                                                                                                                                                                    ; 0.571             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                  ; 0.569             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][28]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0                                                                                                                                                                                                    ; 0.567             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[23]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                                                                                               ; 0.565             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[28]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                                                                                               ; 0.565             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist7_i_arrayidx153_fir0_narrow_x_b_1_q[7]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][43]                                                                                                                                                                                                                                                                                                                                               ; 0.564             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist7_i_arrayidx153_fir0_narrow_x_b_1_q[5]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][41]                                                                                                                                                                                                                                                                                                                                               ; 0.561             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[23]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[23]                                                                                                                                                                                                                                               ; 0.559             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[22]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[22]                                                                                                                                                                                                                                               ; 0.558             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][9]                                                                                                                                                                                                                                                                                                                                   ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0                                                                                                                                                                                                     ; 0.555             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                 ; 0.555             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[21]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[21]                                                                                                                                                                                                                                                                                                                                                                 ; 0.555             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][25]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0                                                                                                                                                                                                    ; 0.554             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist6_i_arrayidx174_fir0_narrow_x_b_1_q[9]                                                                                                                                                                ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][45]                                                                                                                                                                                                                                                                                                                                               ; 0.552             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[0]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[0]                                                                                                                                                                                                                                                                                                                                                                  ; 0.551             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                                 ; 0.551             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[8]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[8]                                                                                                                                                                                                                                                                                                                                                                  ; 0.549             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[7]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[7]                                                                                                                                                                                                                                                                                                                                                                  ; 0.549             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                  ; 0.547             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                 ; 0.545             ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]                                                                                                                                                                                                                                                                                                                                  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0                                                                                                                                                                                                    ; 0.545             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                  ; 0.545             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[31]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[31]                                                                                                                                                                                                                                               ; 0.544             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                 ; 0.544             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                 ; 0.542             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                                  ; 0.541             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                 ; 0.541             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[49]                                                                                                                                                                                                                                                                                                                                                    ; fir_avmm_0_rw_address[52]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.541             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                                         ; 0.541             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                                 ; 0.541             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                 ; 0.539             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[59]                                                                                                                                                                                                                                                                                                                                                    ; fir_avmm_0_rw_address[62]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.539             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[27]                                                                                                                                                                                                                                  ; fir_returndata[27]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.539             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; 0.538             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[26]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[26]                                                                                                                                                                                                                                               ; 0.537             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[28]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[28]                                                                                                                                                                                                                                               ; 0.537             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                     ; 0.535             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                    ; fir_avmm_0_rw_address[49]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.535             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                    ; fir_avmm_0_rw_address[19]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.534             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_masked_fir37_delay|delays[0][0]                                                                                                                                                                           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist9_i_masked_fir37_q_8|delays[0][0]                                                                                                                                                                                  ; 0.534             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                 ; 0.532             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                      ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                ; 0.532             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                  ; fir_returndata[24]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.532             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                          ; 0.532             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                   ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                             ; 0.532             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist3_sync_together80_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist4_sync_together80_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                      ; 0.531             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[17]                                                                                                                                                                                                                                  ; fir_returndata[17]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.531             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[9]                                                                                                                                                                                                                       ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][13]                                                                                                                                                                                                                                                                                                                                               ; 0.531             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                 ; 0.531             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                 ; 0.529             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                 ; 0.529             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                 ; 0.529             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                 ; 0.529             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[29]                                                                                                                                                                                                                                   ; 0.528             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[1][0]                                                                                                                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[2][0]                                                                                                                                                     ; 0.528             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[19]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][23]                                                                                                                                                                                                                                                                                                                                               ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                     ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                    ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[14]                                                                                                                                                                                                                      ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][18]                                                                                                                                                                                                                                                                                                                                               ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.count_at_target                                                                                                                                    ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                                         ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[0][0]                                                                                                                                                 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[1][0]                                                                                                                                                              ; 0.527             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                                 ; 0.527             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|source_NO_SHIFT_REG[20]                                                                                ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[20]                                                                                                                                                                                                                                               ; 0.527             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                     ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                                  ; 0.525             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                       ; 0.525             ;
; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                    ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                                 ; 0.524             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                                         ; 0.524             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1|gen_stallable.data_reg[30]                                                                                                                                                                                                                                  ; fir_returndata[30]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.524             ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[1][0]                                                                                                                                                 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[2][0]                                                                                                                                                              ; 0.524             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


