# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIFO1.srcs/sources_1/new/fifo.vhd" \
"../../../../FIFO1.srcs/sim_1/new/fifo1_tb.vhd" \

# Do not sort compile order
nosort
