INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
