<stg><name>bnn_xcel</name>


<trans_list>

<trans id="221" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %input_padded_0 = alloca [324 x i1], align 1

]]></Node>
<StgValue><ssdm name="input_padded_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %conv1 = alloca [4096 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %conv1_pooled = alloca [1024 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv1_pooled"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %conv1_pooled_padded = alloca [1600 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv1_pooled_padded"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %conv2 = alloca [2048 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:5  %conv2_pooled = alloca [512 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv2_pooled"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %reshaped = alloca [512 x i1], align 16

]]></Node>
<StgValue><ssdm name="reshaped"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %dense1_V = alloca [256 x i11], align 2

]]></Node>
<StgValue><ssdm name="dense1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %signed1 = alloca [256 x i1], align 16

]]></Node>
<StgValue><ssdm name="signed1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %dense2_V = alloca [10 x i10], align 2

]]></Node>
<StgValue><ssdm name="dense2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  br label %.preheader1.0.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.0.i:0  %x_0_0_i = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %add_ln39, %.preheader1.0.i.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0_0_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.0.i:1  %icmp_ln39 = icmp eq i5 %x_0_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.0.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.0.i:3  %add_ln39 = add i5 %x_0_0_i, 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0.i:4  br i1 %icmp_ln39, label %"initialize_padded_memory<1, 18, 1>.exit", label %.preheader.preheader.0.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader.preheader.0.i:0  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %x_0_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.0.i:1  %zext_ln41 = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader.0.i:2  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %x_0_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader.0.i:3  %zext_ln41_6 = zext i6 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0.i:4  %add_ln41 = add i10 %zext_ln41_6, %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0.i:5  br label %.preheader.0.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
initialize_padded_memory<1, 18, 1>.exit:0  call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0.i:0  %y_0_0_i = phi i5 [ %add_ln40, %0 ], [ 0, %.preheader.preheader.0.i ]

]]></Node>
<StgValue><ssdm name="y_0_0_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0.i:1  %icmp_ln40 = icmp eq i5 %y_0_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0.i:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0.i:3  %add_ln40 = add i5 %y_0_0_i, 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.i:4  br i1 %icmp_ln40, label %.preheader1.0.i.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="5">
<![CDATA[
:0  %zext_ln41_7 = zext i5 %y_0_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln41_4 = add i10 %add_ln41, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln41_8 = zext i10 %add_ln41_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_padded_0_addr = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="input_padded_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:4  store i1 true, i1* %input_padded_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.0.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.0.i.loopexit:0  br label %.preheader1.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
initialize_padded_memory<1, 18, 1>.exit:0  call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
initialize_padded_memory<1, 18, 1>.exit:1  br label %.preheader1.0.i2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.0.i2:0  %x_0_0_i1 = phi i5 [ 0, %"initialize_padded_memory<1, 18, 1>.exit" ], [ %add_ln25, %.preheader1.0.i2.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0_0_i1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.0.i2:1  %icmp_ln23 = icmp eq i5 %x_0_0_i1, -16

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.0.i2:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.0.i2:3  %add_ln25 = add i5 %x_0_0_i1, 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0.i2:4  br i1 %icmp_ln23, label %"pad<1, 16>.exit", label %.preheader.preheader.0.i5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader.0.i5:0  %zext_ln25 = zext i5 %x_0_0_i1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader.0.i5:1  %zext_ln24 = zext i5 %add_ln25 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0.i5:2  br label %.preheader.0.i4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="4" op_4_bw="1">
<![CDATA[
pad<1, 16>.exit:0  call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0.i4:0  %y_0_0_i3 = phi i5 [ %add_ln25_1, %1 ], [ 0, %.preheader.preheader.0.i5 ]

]]></Node>
<StgValue><ssdm name="y_0_0_i3"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0.i4:1  %icmp_ln24 = icmp eq i5 %y_0_0_i3, -16

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0.i4:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0.i4:3  %add_ln25_1 = add i5 %y_0_0_i3, 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.i4:4  br i1 %icmp_ln24, label %.preheader1.0.i2.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:0  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y_0_0_i3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="9">
<![CDATA[
:1  %zext_ln25_7 = zext i9 %tmp_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln25_8 = add i10 %zext_ln25_7, %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln25_8 = zext i10 %add_ln25_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_0_addr = getelementptr [256 x i1]* %input_0, i64 0, i64 %zext_ln25_8

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8">
<![CDATA[
:5  %input_0_load = load i1* %input_0_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:6  %tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln25_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="9">
<![CDATA[
:7  %zext_ln25_9 = zext i9 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:8  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln25_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="6">
<![CDATA[
:9  %zext_ln25_10 = zext i6 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %add_ln25_9 = add i10 %zext_ln25_10, %zext_ln25_9

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %add_ln25_10 = add i10 %add_ln25_9, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.0.i2.loopexit:0  br label %.preheader1.0.i2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8">
<![CDATA[
:5  %input_0_load = load i1* %input_0_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
:12  %zext_ln25_11 = zext i10 %add_ln25_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_padded_0_addr_1 = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln25_11

]]></Node>
<StgValue><ssdm name="input_padded_0_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:14  store i1 %input_0_load, i1* %input_padded_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader.0.i4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="4" op_4_bw="1">
<![CDATA[
pad<1, 16>.exit:0  call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:1  call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:1  call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
pad<1, 16>.exit:2  call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
pad<1, 16>.exit:2  call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="5" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
pad<1, 16>.exit:3  call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="5" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
pad<1, 16>.exit:3  call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:4  call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:4  call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:5  call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
pad<1, 16>.exit:5  call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
pad<1, 16>.exit:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %n_0_i = phi i9 [ 0, %"pad<1, 16>.exit" ], [ %n, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i ]

]]></Node>
<StgValue><ssdm name="n_0_i"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln164 = icmp eq i9 %n_0_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %n = add i9 %n_0_i, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln164, label %"dense<512, 256>.exit.preheader", label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader.i:0  %zext_ln168 = zext i9 %n_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="9">
<![CDATA[
.preheader.preheader.i:1  %zext_ln166 = zext i9 %n_0_i to i19

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
dense<512, 256>.exit.preheader:0  br label %"dense<512, 256>.exit"

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.i:0  %p_04_0_i = phi i10 [ %accum_V, %3 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_04_0_i"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.i:1  %m_0_i = phi i10 [ %m_1, %3 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="m_0_i"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %icmp_ln166 = icmp eq i10 %m_0_i, -512

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %m_1 = add i10 %m_0_i, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln166, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln168_1 = zext i10 %m_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:1  %tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %m_0_i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="18">
<![CDATA[
:2  %zext_ln168_4 = zext i18 %tmp_8 to i19

]]></Node>
<StgValue><ssdm name="zext_ln168_4"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %add_ln168 = add i19 %zext_ln166, %zext_ln168_4

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="19">
<![CDATA[
:4  %zext_ln168_5 = zext i19 %add_ln168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_5"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %reshaped_addr = getelementptr [512 x i1]* %reshaped, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="reshaped_addr"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9">
<![CDATA[
:7  %reshaped_load = load i1* %reshaped_addr, align 1

]]></Node>
<StgValue><ssdm name="reshaped_load"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></Node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i:0  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_04_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i:1  %add_ln1503 = add i11 %shl_ln, -512

]]></Node>
<StgValue><ssdm name="add_ln1503"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i:2  %dense1_V_addr_1 = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="dense1_V_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="11" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i:3  store i11 %add_ln1503, i11* %dense1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9">
<![CDATA[
:7  %reshaped_load = load i1* %reshaped_addr, align 1

]]></Node>
<StgValue><ssdm name="reshaped_load"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></Node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %xor_ln168 = xor i1 %w_fc1_load, true

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %xor_ln168_1 = xor i1 %reshaped_load, %xor_ln168

]]></Node>
<StgValue><ssdm name="xor_ln168_1"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1">
<![CDATA[
:11  %zext_ln700 = zext i1 %xor_ln168_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %accum_V = add i10 %zext_ln700, %p_04_0_i

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
dense<512, 256>.exit:0  %m_0_i7 = phi i9 [ %m, %4 ], [ 0, %"dense<512, 256>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="m_0_i7"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
dense<512, 256>.exit:1  %icmp_ln130 = icmp eq i9 %m_0_i7, -256

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense<512, 256>.exit:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
dense<512, 256>.exit:3  %m = add i9 %m_0_i7, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense<512, 256>.exit:4  br i1 %icmp_ln130, label %"sign<256>.exit.preheader", label %4

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln131 = zext i9 %m_0_i7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dense1_V_addr = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="dense1_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="8">
<![CDATA[
:2  %dense1_V_load = load i11* %dense1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="dense1_V_load"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
sign<256>.exit.preheader:0  br label %"sign<256>.exit"

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="8">
<![CDATA[
:2  %dense1_V_load = load i11* %dense1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="dense1_V_load"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln895 = icmp sgt i11 %dense1_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %signed1_addr = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="signed1_addr"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
:5  store i1 %icmp_ln895, i1* %signed1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %"dense<512, 256>.exit"

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
sign<256>.exit:0  %n_0_i9 = phi i4 [ %n_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28 ], [ 0, %"sign<256>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="n_0_i9"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
sign<256>.exit:1  %icmp_ln164_1 = icmp eq i4 %n_0_i9, -6

]]></Node>
<StgValue><ssdm name="icmp_ln164_1"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
sign<256>.exit:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sign<256>.exit:3  %n_1 = add i4 %n_0_i9, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sign<256>.exit:4  br i1 %icmp_ln164_1, label %"dense<256, 10>.exit", label %.preheader.preheader.i12

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.i12:0  %zext_ln168_2 = zext i4 %n_0_i9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="4">
<![CDATA[
.preheader.preheader.i12:1  %zext_ln166_1 = zext i4 %n_0_i9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i12:2  br label %.preheader.i16

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
dense<256, 10>.exit:0  %dense2_V_addr = getelementptr [10 x i10]* %dense2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense2_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="4">
<![CDATA[
dense<256, 10>.exit:1  %dense2_V_load = load i10* %dense2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="dense2_V_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i16:0  %p_04_0_i13 = phi i9 [ %accum_V_2, %5 ], [ 0, %.preheader.preheader.i12 ]

]]></Node>
<StgValue><ssdm name="p_04_0_i13"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i16:1  %m_0_i14 = phi i9 [ %m_2, %5 ], [ 0, %.preheader.preheader.i12 ]

]]></Node>
<StgValue><ssdm name="m_0_i14"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i16:2  %icmp_ln166_1 = icmp eq i9 %m_0_i14, -256

]]></Node>
<StgValue><ssdm name="icmp_ln166_1"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i16:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i16:4  %m_2 = add i9 %m_0_i14, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i16:5  br i1 %icmp_ln166_1, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28, label %5

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln168_3 = zext i9 %m_0_i14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_3"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:1  %tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %m_0_i14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="12">
<![CDATA[
:2  %zext_ln168_6 = zext i12 %tmp_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln168_6"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:3  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %m_0_i14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="10">
<![CDATA[
:4  %zext_ln168_7 = zext i10 %tmp_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln168_7"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln168_1 = add i13 %zext_ln168_7, %zext_ln168_6

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %add_ln168_2 = add i13 %add_ln168_1, %zext_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln168_2"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="13">
<![CDATA[
:7  %zext_ln168_8 = zext i13 %add_ln168_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_8"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %w_fc2_addr = getelementptr [2560 x i1]* @w_fc2, i64 0, i64 %zext_ln168_8

]]></Node>
<StgValue><ssdm name="w_fc2_addr"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %signed1_addr_1 = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="signed1_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8">
<![CDATA[
:10  %signed1_load = load i1* %signed1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="signed1_load"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="12">
<![CDATA[
:11  %w_fc2_load = load i1* %w_fc2_addr, align 1

]]></Node>
<StgValue><ssdm name="w_fc2_load"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28:0  %shl_ln1503_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_04_0_i13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1503_1"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28:1  %add_ln1503_1 = add i10 %shl_ln1503_1, -256

]]></Node>
<StgValue><ssdm name="add_ln1503_1"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28:2  %dense2_V_addr_2 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="dense2_V_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28:3  store i10 %add_ln1503_1, i10* %dense2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28:4  br label %"sign<256>.exit"

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="194" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8">
<![CDATA[
:10  %signed1_load = load i1* %signed1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="signed1_load"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="12">
<![CDATA[
:11  %w_fc2_load = load i1* %w_fc2_addr, align 1

]]></Node>
<StgValue><ssdm name="w_fc2_load"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %xor_ln168_2 = xor i1 %w_fc2_load, true

]]></Node>
<StgValue><ssdm name="xor_ln168_2"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %xor_ln168_3 = xor i1 %signed1_load, %xor_ln168_2

]]></Node>
<StgValue><ssdm name="xor_ln168_3"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="1">
<![CDATA[
:14  %zext_ln700_1 = zext i1 %xor_ln168_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %accum_V_2 = add i9 %p_04_0_i13, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="accum_V_2"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader.i16

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="4">
<![CDATA[
dense<256, 10>.exit:1  %dense2_V_load = load i10* %dense2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="dense2_V_load"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
dense<256, 10>.exit:2  %max_V = sext i10 %dense2_V_load to i16

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
dense<256, 10>.exit:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %agg_result_V_0_i = phi i4 [ 0, %"dense<256, 10>.exit" ], [ %select_ln145, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="agg_result_V_0_i"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %p_012_0_i = phi i16 [ %max_V, %"dense<256, 10>.exit" ], [ %select_ln145_1, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="p_012_0_i"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %max_id_V = phi i4 [ 1, %"dense<256, 10>.exit" ], [ %i, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln144 = icmp eq i4 %max_id_V, -6

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln144, label %argmax.exit, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:0  %zext_ln145 = zext i4 %max_id_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %dense2_V_addr_1 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="dense2_V_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.i:2  %dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dense2_V_load_1"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="4">
<![CDATA[
argmax.exit:0  ret i4 %agg_result_V_0_i

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="214" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.i:2  %dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dense2_V_load_1"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge.i:3  %max_V_1 = sext i10 %dense2_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="max_V_1"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:4  %icmp_ln895_1 = icmp sgt i16 %max_V_1, %p_012_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.i:5  %select_ln145 = select i1 %icmp_ln895_1, i4 %max_id_V, i4 %agg_result_V_0_i

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i:6  %select_ln145_1 = select i1 %icmp_ln895_1, i16 %max_V_1, i16 %p_012_0_i

]]></Node>
<StgValue><ssdm name="select_ln145_1"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:7  %i = add i4 %max_id_V, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:8  br label %6

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="267" name="input_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="268" name="threshold_conv1_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="threshold_conv1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="269" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="270" name="threshold_conv2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="threshold_conv2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="271" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="272" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="273" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="275" from="StgValue_274" to="input_padded_0" fromId="274" toId="30">
</dataflow>
<dataflow id="276" from="StgValue_274" to="conv1" fromId="274" toId="31">
</dataflow>
<dataflow id="277" from="StgValue_274" to="conv1_pooled" fromId="274" toId="32">
</dataflow>
<dataflow id="278" from="StgValue_274" to="conv1_pooled_padded" fromId="274" toId="33">
</dataflow>
<dataflow id="279" from="StgValue_274" to="conv2" fromId="274" toId="34">
</dataflow>
<dataflow id="280" from="StgValue_274" to="conv2_pooled" fromId="274" toId="35">
</dataflow>
<dataflow id="281" from="StgValue_274" to="reshaped" fromId="274" toId="36">
</dataflow>
<dataflow id="282" from="StgValue_274" to="dense1_V" fromId="274" toId="37">
</dataflow>
<dataflow id="283" from="StgValue_274" to="signed1" fromId="274" toId="38">
</dataflow>
<dataflow id="284" from="StgValue_274" to="dense2_V" fromId="274" toId="39">
</dataflow>
<dataflow id="286" from="StgValue_285" to="x_0_0_i" fromId="285" toId="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="br_ln39" to="x_0_0_i" fromId="40" toId="41">
</dataflow>
<dataflow id="288" from="add_ln39" to="x_0_0_i" fromId="44" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="br_ln0" to="x_0_0_i" fromId="64" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="290" from="x_0_0_i" to="icmp_ln39" fromId="41" toId="42">
</dataflow>
<dataflow id="292" from="StgValue_291" to="icmp_ln39" fromId="291" toId="42">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="293" toId="43">
</dataflow>
<dataflow id="296" from="StgValue_295" to="empty" fromId="295" toId="43">
</dataflow>
<dataflow id="297" from="StgValue_295" to="empty" fromId="295" toId="43">
</dataflow>
<dataflow id="298" from="StgValue_295" to="empty" fromId="295" toId="43">
</dataflow>
<dataflow id="299" from="x_0_0_i" to="add_ln39" fromId="41" toId="44">
</dataflow>
<dataflow id="301" from="StgValue_300" to="add_ln39" fromId="300" toId="44">
</dataflow>
<dataflow id="302" from="icmp_ln39" to="br_ln39" fromId="42" toId="45">
</dataflow>
<dataflow id="304" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp" fromId="303" toId="46">
</dataflow>
<dataflow id="305" from="x_0_0_i" to="tmp" fromId="41" toId="46">
</dataflow>
<dataflow id="307" from="StgValue_306" to="tmp" fromId="306" toId="46">
</dataflow>
<dataflow id="308" from="tmp" to="zext_ln41" fromId="46" toId="47">
</dataflow>
<dataflow id="310" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_s" fromId="309" toId="48">
</dataflow>
<dataflow id="311" from="x_0_0_i" to="tmp_s" fromId="41" toId="48">
</dataflow>
<dataflow id="313" from="StgValue_312" to="tmp_s" fromId="312" toId="48">
</dataflow>
<dataflow id="314" from="tmp_s" to="zext_ln41_6" fromId="48" toId="49">
</dataflow>
<dataflow id="315" from="zext_ln41_6" to="add_ln41" fromId="49" toId="50">
</dataflow>
<dataflow id="316" from="zext_ln41" to="add_ln41" fromId="47" toId="50">
</dataflow>
<dataflow id="318" from="initialize_padded_me" to="call_ln53" fromId="317" toId="52">
</dataflow>
<dataflow id="319" from="conv1_pooled_padded" to="call_ln53" fromId="33" toId="52">
</dataflow>
<dataflow id="320" from="add_ln40" to="y_0_0_i" fromId="56" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="321" from="br_ln40" to="y_0_0_i" fromId="63" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="322" from="StgValue_285" to="y_0_0_i" fromId="285" toId="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="323" from="br_ln40" to="y_0_0_i" fromId="51" toId="53">
</dataflow>
<dataflow id="324" from="y_0_0_i" to="icmp_ln40" fromId="53" toId="54">
</dataflow>
<dataflow id="325" from="StgValue_291" to="icmp_ln40" fromId="291" toId="54">
</dataflow>
<dataflow id="326" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="293" toId="55">
</dataflow>
<dataflow id="327" from="StgValue_295" to="empty_30" fromId="295" toId="55">
</dataflow>
<dataflow id="328" from="StgValue_295" to="empty_30" fromId="295" toId="55">
</dataflow>
<dataflow id="329" from="StgValue_295" to="empty_30" fromId="295" toId="55">
</dataflow>
<dataflow id="330" from="y_0_0_i" to="add_ln40" fromId="53" toId="56">
</dataflow>
<dataflow id="331" from="StgValue_300" to="add_ln40" fromId="300" toId="56">
</dataflow>
<dataflow id="332" from="icmp_ln40" to="br_ln40" fromId="54" toId="57">
</dataflow>
<dataflow id="333" from="y_0_0_i" to="zext_ln41_7" fromId="53" toId="58">
</dataflow>
<dataflow id="334" from="add_ln41" to="add_ln41_4" fromId="50" toId="59">
</dataflow>
<dataflow id="335" from="zext_ln41_7" to="add_ln41_4" fromId="58" toId="59">
</dataflow>
<dataflow id="336" from="add_ln41_4" to="zext_ln41_8" fromId="59" toId="60">
</dataflow>
<dataflow id="337" from="input_padded_0" to="input_padded_0_addr" fromId="30" toId="61">
</dataflow>
<dataflow id="339" from="StgValue_338" to="input_padded_0_addr" fromId="338" toId="61">
</dataflow>
<dataflow id="340" from="zext_ln41_8" to="input_padded_0_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="342" from="StgValue_341" to="store_ln41" fromId="341" toId="62">
</dataflow>
<dataflow id="343" from="input_padded_0_addr" to="store_ln41" fromId="61" toId="62">
</dataflow>
<dataflow id="344" from="initialize_padded_me" to="call_ln53" fromId="317" toId="65">
</dataflow>
<dataflow id="345" from="conv1_pooled_padded" to="call_ln53" fromId="33" toId="65">
</dataflow>
<dataflow id="346" from="StgValue_285" to="x_0_0_i1" fromId="285" toId="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="347" from="br_ln23" to="x_0_0_i1" fromId="66" toId="67">
</dataflow>
<dataflow id="348" from="add_ln25" to="x_0_0_i1" fromId="70" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="349" from="br_ln0" to="x_0_0_i1" fromId="93" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="350" from="x_0_0_i1" to="icmp_ln23" fromId="67" toId="68">
</dataflow>
<dataflow id="352" from="StgValue_351" to="icmp_ln23" fromId="351" toId="68">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopTripCount" to="empty_31" fromId="293" toId="69">
</dataflow>
<dataflow id="355" from="StgValue_354" to="empty_31" fromId="354" toId="69">
</dataflow>
<dataflow id="356" from="StgValue_354" to="empty_31" fromId="354" toId="69">
</dataflow>
<dataflow id="357" from="StgValue_354" to="empty_31" fromId="354" toId="69">
</dataflow>
<dataflow id="358" from="x_0_0_i1" to="add_ln25" fromId="67" toId="70">
</dataflow>
<dataflow id="359" from="StgValue_300" to="add_ln25" fromId="300" toId="70">
</dataflow>
<dataflow id="360" from="icmp_ln23" to="br_ln23" fromId="68" toId="71">
</dataflow>
<dataflow id="361" from="x_0_0_i1" to="zext_ln25" fromId="67" toId="72">
</dataflow>
<dataflow id="362" from="add_ln25" to="zext_ln24" fromId="70" toId="73">
</dataflow>
<dataflow id="364" from="conv<1, 16, 18>" to="call_ln66" fromId="363" toId="75">
</dataflow>
<dataflow id="365" from="input_padded_0" to="call_ln66" fromId="30" toId="75">
</dataflow>
<dataflow id="366" from="conv1" to="call_ln66" fromId="31" toId="75">
</dataflow>
<dataflow id="367" from="threshold_conv1_V" to="call_ln66" fromId="268" toId="75">
</dataflow>
<dataflow id="368" from="w_conv1_0" to="call_ln66" fromId="269" toId="75">
</dataflow>
<dataflow id="369" from="add_ln25_1" to="y_0_0_i3" fromId="79" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="br_ln24" to="y_0_0_i3" fromId="98" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="371" from="StgValue_285" to="y_0_0_i3" fromId="285" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln24" to="y_0_0_i3" fromId="74" toId="76">
</dataflow>
<dataflow id="373" from="y_0_0_i3" to="icmp_ln24" fromId="76" toId="77">
</dataflow>
<dataflow id="374" from="StgValue_351" to="icmp_ln24" fromId="351" toId="77">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="293" toId="78">
</dataflow>
<dataflow id="376" from="StgValue_354" to="empty_32" fromId="354" toId="78">
</dataflow>
<dataflow id="377" from="StgValue_354" to="empty_32" fromId="354" toId="78">
</dataflow>
<dataflow id="378" from="StgValue_354" to="empty_32" fromId="354" toId="78">
</dataflow>
<dataflow id="379" from="y_0_0_i3" to="add_ln25_1" fromId="76" toId="79">
</dataflow>
<dataflow id="380" from="StgValue_300" to="add_ln25_1" fromId="300" toId="79">
</dataflow>
<dataflow id="381" from="icmp_ln24" to="br_ln24" fromId="77" toId="80">
</dataflow>
<dataflow id="382" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_5" fromId="303" toId="81">
</dataflow>
<dataflow id="383" from="y_0_0_i3" to="tmp_5" fromId="76" toId="81">
</dataflow>
<dataflow id="384" from="StgValue_306" to="tmp_5" fromId="306" toId="81">
</dataflow>
<dataflow id="385" from="tmp_5" to="zext_ln25_7" fromId="81" toId="82">
</dataflow>
<dataflow id="386" from="zext_ln25_7" to="add_ln25_8" fromId="82" toId="83">
</dataflow>
<dataflow id="387" from="zext_ln25" to="add_ln25_8" fromId="72" toId="83">
</dataflow>
<dataflow id="388" from="add_ln25_8" to="zext_ln25_8" fromId="83" toId="84">
</dataflow>
<dataflow id="389" from="input_0" to="input_0_addr" fromId="267" toId="85">
</dataflow>
<dataflow id="390" from="StgValue_338" to="input_0_addr" fromId="338" toId="85">
</dataflow>
<dataflow id="391" from="zext_ln25_8" to="input_0_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="392" from="input_0_addr" to="input_0_load" fromId="85" toId="86">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_6" fromId="303" toId="87">
</dataflow>
<dataflow id="394" from="add_ln25_1" to="tmp_6" fromId="79" toId="87">
</dataflow>
<dataflow id="395" from="StgValue_306" to="tmp_6" fromId="306" toId="87">
</dataflow>
<dataflow id="396" from="tmp_6" to="zext_ln25_9" fromId="87" toId="88">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_7" fromId="309" toId="89">
</dataflow>
<dataflow id="398" from="add_ln25_1" to="tmp_7" fromId="79" toId="89">
</dataflow>
<dataflow id="399" from="StgValue_312" to="tmp_7" fromId="312" toId="89">
</dataflow>
<dataflow id="400" from="tmp_7" to="zext_ln25_10" fromId="89" toId="90">
</dataflow>
<dataflow id="401" from="zext_ln25_10" to="add_ln25_9" fromId="90" toId="91">
</dataflow>
<dataflow id="402" from="zext_ln25_9" to="add_ln25_9" fromId="88" toId="91">
</dataflow>
<dataflow id="403" from="add_ln25_9" to="add_ln25_10" fromId="91" toId="92">
</dataflow>
<dataflow id="404" from="zext_ln24" to="add_ln25_10" fromId="73" toId="92">
</dataflow>
<dataflow id="405" from="input_0_addr" to="input_0_load" fromId="85" toId="94">
</dataflow>
<dataflow id="406" from="add_ln25_10" to="zext_ln25_11" fromId="92" toId="95">
</dataflow>
<dataflow id="407" from="input_padded_0" to="input_padded_0_addr_1" fromId="30" toId="96">
</dataflow>
<dataflow id="408" from="StgValue_338" to="input_padded_0_addr_1" fromId="338" toId="96">
</dataflow>
<dataflow id="409" from="zext_ln25_11" to="input_padded_0_addr_1" fromId="95" toId="96">
</dataflow>
<dataflow id="410" from="input_0_load" to="store_ln25" fromId="94" toId="97">
</dataflow>
<dataflow id="411" from="input_padded_0_addr_1" to="store_ln25" fromId="96" toId="97">
</dataflow>
<dataflow id="412" from="conv<1, 16, 18>" to="call_ln66" fromId="363" toId="99">
</dataflow>
<dataflow id="413" from="input_padded_0" to="call_ln66" fromId="30" toId="99">
</dataflow>
<dataflow id="414" from="conv1" to="call_ln66" fromId="31" toId="99">
</dataflow>
<dataflow id="415" from="threshold_conv1_V" to="call_ln66" fromId="268" toId="99">
</dataflow>
<dataflow id="416" from="w_conv1_0" to="call_ln66" fromId="269" toId="99">
</dataflow>
<dataflow id="418" from="max_pool<16, 16>" to="call_ln68" fromId="417" toId="100">
</dataflow>
<dataflow id="419" from="conv1" to="call_ln68" fromId="31" toId="100">
</dataflow>
<dataflow id="420" from="conv1_pooled" to="call_ln68" fromId="32" toId="100">
</dataflow>
<dataflow id="421" from="max_pool<16, 16>" to="call_ln68" fromId="417" toId="101">
</dataflow>
<dataflow id="422" from="conv1" to="call_ln68" fromId="31" toId="101">
</dataflow>
<dataflow id="423" from="conv1_pooled" to="call_ln68" fromId="32" toId="101">
</dataflow>
<dataflow id="425" from="pad<16, 8>" to="call_ln71" fromId="424" toId="102">
</dataflow>
<dataflow id="426" from="conv1_pooled" to="call_ln71" fromId="32" toId="102">
</dataflow>
<dataflow id="427" from="conv1_pooled_padded" to="call_ln71" fromId="33" toId="102">
</dataflow>
<dataflow id="428" from="pad<16, 8>" to="call_ln71" fromId="424" toId="103">
</dataflow>
<dataflow id="429" from="conv1_pooled" to="call_ln71" fromId="32" toId="103">
</dataflow>
<dataflow id="430" from="conv1_pooled_padded" to="call_ln71" fromId="33" toId="103">
</dataflow>
<dataflow id="432" from="conv<16, 32, 10>" to="call_ln72" fromId="431" toId="104">
</dataflow>
<dataflow id="433" from="conv1_pooled_padded" to="call_ln72" fromId="33" toId="104">
</dataflow>
<dataflow id="434" from="conv2" to="call_ln72" fromId="34" toId="104">
</dataflow>
<dataflow id="435" from="threshold_conv2_V" to="call_ln72" fromId="270" toId="104">
</dataflow>
<dataflow id="436" from="w_conv2" to="call_ln72" fromId="271" toId="104">
</dataflow>
<dataflow id="437" from="conv<16, 32, 10>" to="call_ln72" fromId="431" toId="105">
</dataflow>
<dataflow id="438" from="conv1_pooled_padded" to="call_ln72" fromId="33" toId="105">
</dataflow>
<dataflow id="439" from="conv2" to="call_ln72" fromId="34" toId="105">
</dataflow>
<dataflow id="440" from="threshold_conv2_V" to="call_ln72" fromId="270" toId="105">
</dataflow>
<dataflow id="441" from="w_conv2" to="call_ln72" fromId="271" toId="105">
</dataflow>
<dataflow id="443" from="max_pool<32, 8>" to="call_ln74" fromId="442" toId="106">
</dataflow>
<dataflow id="444" from="conv2" to="call_ln74" fromId="34" toId="106">
</dataflow>
<dataflow id="445" from="conv2_pooled" to="call_ln74" fromId="35" toId="106">
</dataflow>
<dataflow id="446" from="max_pool<32, 8>" to="call_ln74" fromId="442" toId="107">
</dataflow>
<dataflow id="447" from="conv2" to="call_ln74" fromId="34" toId="107">
</dataflow>
<dataflow id="448" from="conv2_pooled" to="call_ln74" fromId="35" toId="107">
</dataflow>
<dataflow id="450" from="flatten" to="call_ln76" fromId="449" toId="108">
</dataflow>
<dataflow id="451" from="conv2_pooled" to="call_ln76" fromId="35" toId="108">
</dataflow>
<dataflow id="452" from="reshaped" to="call_ln76" fromId="36" toId="108">
</dataflow>
<dataflow id="453" from="flatten" to="call_ln76" fromId="449" toId="109">
</dataflow>
<dataflow id="454" from="conv2_pooled" to="call_ln76" fromId="35" toId="109">
</dataflow>
<dataflow id="455" from="reshaped" to="call_ln76" fromId="36" toId="109">
</dataflow>
<dataflow id="457" from="StgValue_456" to="n_0_i" fromId="456" toId="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="458" from="br_ln164" to="n_0_i" fromId="110" toId="111">
</dataflow>
<dataflow id="459" from="n" to="n_0_i" fromId="114" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="460" from="br_ln164" to="n_0_i" fromId="139" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="461" from="n_0_i" to="icmp_ln164" fromId="111" toId="112">
</dataflow>
<dataflow id="463" from="StgValue_462" to="icmp_ln164" fromId="462" toId="112">
</dataflow>
<dataflow id="464" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="293" toId="113">
</dataflow>
<dataflow id="466" from="StgValue_465" to="empty_33" fromId="465" toId="113">
</dataflow>
<dataflow id="467" from="StgValue_465" to="empty_33" fromId="465" toId="113">
</dataflow>
<dataflow id="468" from="StgValue_465" to="empty_33" fromId="465" toId="113">
</dataflow>
<dataflow id="469" from="n_0_i" to="n" fromId="111" toId="114">
</dataflow>
<dataflow id="471" from="StgValue_470" to="n" fromId="470" toId="114">
</dataflow>
<dataflow id="472" from="icmp_ln164" to="br_ln164" fromId="112" toId="115">
</dataflow>
<dataflow id="473" from="n_0_i" to="zext_ln168" fromId="111" toId="116">
</dataflow>
<dataflow id="474" from="n_0_i" to="zext_ln166" fromId="111" toId="117">
</dataflow>
<dataflow id="475" from="accum_V" to="p_04_0_i" fromId="145" toId="120">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="476" from="br_ln166" to="p_04_0_i" fromId="146" toId="120">
<BackEdge/>
</dataflow>
<dataflow id="478" from="StgValue_477" to="p_04_0_i" fromId="477" toId="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="479" from="br_ln166" to="p_04_0_i" fromId="118" toId="120">
</dataflow>
<dataflow id="480" from="m_1" to="m_0_i" fromId="124" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="481" from="br_ln166" to="m_0_i" fromId="146" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="482" from="StgValue_477" to="m_0_i" fromId="477" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="483" from="br_ln166" to="m_0_i" fromId="118" toId="121">
</dataflow>
<dataflow id="484" from="m_0_i" to="icmp_ln166" fromId="121" toId="122">
</dataflow>
<dataflow id="486" from="StgValue_485" to="icmp_ln166" fromId="485" toId="122">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="293" toId="123">
</dataflow>
<dataflow id="489" from="StgValue_488" to="empty_34" fromId="488" toId="123">
</dataflow>
<dataflow id="490" from="StgValue_488" to="empty_34" fromId="488" toId="123">
</dataflow>
<dataflow id="491" from="StgValue_488" to="empty_34" fromId="488" toId="123">
</dataflow>
<dataflow id="492" from="m_0_i" to="m_1" fromId="121" toId="124">
</dataflow>
<dataflow id="494" from="StgValue_493" to="m_1" fromId="493" toId="124">
</dataflow>
<dataflow id="495" from="icmp_ln166" to="br_ln166" fromId="122" toId="125">
</dataflow>
<dataflow id="496" from="m_0_i" to="zext_ln168_1" fromId="121" toId="126">
</dataflow>
<dataflow id="498" from="_ssdm_op_BitConcatenate.i18.i10.i8" to="tmp_8" fromId="497" toId="127">
</dataflow>
<dataflow id="499" from="m_0_i" to="tmp_8" fromId="121" toId="127">
</dataflow>
<dataflow id="501" from="StgValue_500" to="tmp_8" fromId="500" toId="127">
</dataflow>
<dataflow id="502" from="tmp_8" to="zext_ln168_4" fromId="127" toId="128">
</dataflow>
<dataflow id="503" from="zext_ln166" to="add_ln168" fromId="117" toId="129">
</dataflow>
<dataflow id="504" from="zext_ln168_4" to="add_ln168" fromId="128" toId="129">
</dataflow>
<dataflow id="505" from="add_ln168" to="zext_ln168_5" fromId="129" toId="130">
</dataflow>
<dataflow id="506" from="w_fc1" to="w_fc1_addr" fromId="272" toId="131">
</dataflow>
<dataflow id="507" from="StgValue_338" to="w_fc1_addr" fromId="338" toId="131">
</dataflow>
<dataflow id="508" from="zext_ln168_5" to="w_fc1_addr" fromId="130" toId="131">
</dataflow>
<dataflow id="509" from="reshaped" to="reshaped_addr" fromId="36" toId="132">
</dataflow>
<dataflow id="510" from="StgValue_338" to="reshaped_addr" fromId="338" toId="132">
</dataflow>
<dataflow id="511" from="zext_ln168_1" to="reshaped_addr" fromId="126" toId="132">
</dataflow>
<dataflow id="512" from="reshaped_addr" to="reshaped_load" fromId="132" toId="133">
</dataflow>
<dataflow id="513" from="w_fc1_addr" to="w_fc1_load" fromId="131" toId="134">
</dataflow>
<dataflow id="515" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="shl_ln" fromId="514" toId="135">
</dataflow>
<dataflow id="516" from="p_04_0_i" to="shl_ln" fromId="120" toId="135">
</dataflow>
<dataflow id="517" from="StgValue_312" to="shl_ln" fromId="312" toId="135">
</dataflow>
<dataflow id="518" from="shl_ln" to="add_ln1503" fromId="135" toId="136">
</dataflow>
<dataflow id="520" from="StgValue_519" to="add_ln1503" fromId="519" toId="136">
</dataflow>
<dataflow id="521" from="dense1_V" to="dense1_V_addr_1" fromId="37" toId="137">
</dataflow>
<dataflow id="522" from="StgValue_338" to="dense1_V_addr_1" fromId="338" toId="137">
</dataflow>
<dataflow id="523" from="zext_ln168" to="dense1_V_addr_1" fromId="116" toId="137">
</dataflow>
<dataflow id="524" from="add_ln1503" to="store_ln170" fromId="136" toId="138">
</dataflow>
<dataflow id="525" from="dense1_V_addr_1" to="store_ln170" fromId="137" toId="138">
</dataflow>
<dataflow id="526" from="reshaped_addr" to="reshaped_load" fromId="132" toId="140">
</dataflow>
<dataflow id="527" from="w_fc1_addr" to="w_fc1_load" fromId="131" toId="141">
</dataflow>
<dataflow id="528" from="w_fc1_load" to="xor_ln168" fromId="141" toId="142">
</dataflow>
<dataflow id="529" from="StgValue_341" to="xor_ln168" fromId="341" toId="142">
</dataflow>
<dataflow id="530" from="reshaped_load" to="xor_ln168_1" fromId="140" toId="143">
</dataflow>
<dataflow id="531" from="xor_ln168" to="xor_ln168_1" fromId="142" toId="143">
</dataflow>
<dataflow id="532" from="xor_ln168_1" to="zext_ln700" fromId="143" toId="144">
</dataflow>
<dataflow id="533" from="zext_ln700" to="accum_V" fromId="144" toId="145">
</dataflow>
<dataflow id="534" from="p_04_0_i" to="accum_V" fromId="120" toId="145">
</dataflow>
<dataflow id="535" from="m" to="m_0_i7" fromId="150" toId="147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="536" from="br_ln130" to="m_0_i7" fromId="160" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="537" from="StgValue_456" to="m_0_i7" fromId="456" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="538" from="br_ln130" to="m_0_i7" fromId="119" toId="147">
</dataflow>
<dataflow id="539" from="m_0_i7" to="icmp_ln130" fromId="147" toId="148">
</dataflow>
<dataflow id="540" from="StgValue_462" to="icmp_ln130" fromId="462" toId="148">
</dataflow>
<dataflow id="541" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="293" toId="149">
</dataflow>
<dataflow id="542" from="StgValue_465" to="empty_35" fromId="465" toId="149">
</dataflow>
<dataflow id="543" from="StgValue_465" to="empty_35" fromId="465" toId="149">
</dataflow>
<dataflow id="544" from="StgValue_465" to="empty_35" fromId="465" toId="149">
</dataflow>
<dataflow id="545" from="m_0_i7" to="m" fromId="147" toId="150">
</dataflow>
<dataflow id="546" from="StgValue_470" to="m" fromId="470" toId="150">
</dataflow>
<dataflow id="547" from="icmp_ln130" to="br_ln130" fromId="148" toId="151">
</dataflow>
<dataflow id="548" from="m_0_i7" to="zext_ln131" fromId="147" toId="152">
</dataflow>
<dataflow id="549" from="dense1_V" to="dense1_V_addr" fromId="37" toId="153">
</dataflow>
<dataflow id="550" from="StgValue_338" to="dense1_V_addr" fromId="338" toId="153">
</dataflow>
<dataflow id="551" from="zext_ln131" to="dense1_V_addr" fromId="152" toId="153">
</dataflow>
<dataflow id="552" from="dense1_V_addr" to="dense1_V_load" fromId="153" toId="154">
</dataflow>
<dataflow id="553" from="dense1_V_addr" to="dense1_V_load" fromId="153" toId="156">
</dataflow>
<dataflow id="554" from="dense1_V_load" to="icmp_ln895" fromId="156" toId="157">
</dataflow>
<dataflow id="556" from="StgValue_555" to="icmp_ln895" fromId="555" toId="157">
</dataflow>
<dataflow id="557" from="signed1" to="signed1_addr" fromId="38" toId="158">
</dataflow>
<dataflow id="558" from="StgValue_338" to="signed1_addr" fromId="338" toId="158">
</dataflow>
<dataflow id="559" from="zext_ln131" to="signed1_addr" fromId="152" toId="158">
</dataflow>
<dataflow id="560" from="icmp_ln895" to="store_ln131" fromId="157" toId="159">
</dataflow>
<dataflow id="561" from="signed1_addr" to="store_ln131" fromId="158" toId="159">
</dataflow>
<dataflow id="562" from="n_1" to="n_0_i9" fromId="164" toId="161">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="563" from="br_ln164" to="n_0_i9" fromId="193" toId="161">
<BackEdge/>
</dataflow>
<dataflow id="564" from="StgValue_306" to="n_0_i9" fromId="306" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="565" from="br_ln164" to="n_0_i9" fromId="155" toId="161">
</dataflow>
<dataflow id="566" from="n_0_i9" to="icmp_ln164_1" fromId="161" toId="162">
</dataflow>
<dataflow id="568" from="StgValue_567" to="icmp_ln164_1" fromId="567" toId="162">
</dataflow>
<dataflow id="569" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="293" toId="163">
</dataflow>
<dataflow id="571" from="StgValue_570" to="empty_36" fromId="570" toId="163">
</dataflow>
<dataflow id="572" from="StgValue_570" to="empty_36" fromId="570" toId="163">
</dataflow>
<dataflow id="573" from="StgValue_570" to="empty_36" fromId="570" toId="163">
</dataflow>
<dataflow id="574" from="n_0_i9" to="n_1" fromId="161" toId="164">
</dataflow>
<dataflow id="576" from="StgValue_575" to="n_1" fromId="575" toId="164">
</dataflow>
<dataflow id="577" from="icmp_ln164_1" to="br_ln164" fromId="162" toId="165">
</dataflow>
<dataflow id="578" from="n_0_i9" to="zext_ln168_2" fromId="161" toId="166">
</dataflow>
<dataflow id="579" from="n_0_i9" to="zext_ln166_1" fromId="161" toId="167">
</dataflow>
<dataflow id="580" from="dense2_V" to="dense2_V_addr" fromId="39" toId="169">
</dataflow>
<dataflow id="581" from="StgValue_338" to="dense2_V_addr" fromId="338" toId="169">
</dataflow>
<dataflow id="582" from="StgValue_338" to="dense2_V_addr" fromId="338" toId="169">
</dataflow>
<dataflow id="583" from="dense2_V_addr" to="dense2_V_load" fromId="169" toId="170">
</dataflow>
<dataflow id="584" from="accum_V_2" to="p_04_0_i13" fromId="199" toId="171">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="585" from="br_ln166" to="p_04_0_i13" fromId="200" toId="171">
<BackEdge/>
</dataflow>
<dataflow id="586" from="StgValue_456" to="p_04_0_i13" fromId="456" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="br_ln166" to="p_04_0_i13" fromId="168" toId="171">
</dataflow>
<dataflow id="588" from="m_2" to="m_0_i14" fromId="175" toId="172">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="br_ln166" to="m_0_i14" fromId="200" toId="172">
<BackEdge/>
</dataflow>
<dataflow id="590" from="StgValue_456" to="m_0_i14" fromId="456" toId="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="br_ln166" to="m_0_i14" fromId="168" toId="172">
</dataflow>
<dataflow id="592" from="m_0_i14" to="icmp_ln166_1" fromId="172" toId="173">
</dataflow>
<dataflow id="593" from="StgValue_462" to="icmp_ln166_1" fromId="462" toId="173">
</dataflow>
<dataflow id="594" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="293" toId="174">
</dataflow>
<dataflow id="595" from="StgValue_465" to="empty_37" fromId="465" toId="174">
</dataflow>
<dataflow id="596" from="StgValue_465" to="empty_37" fromId="465" toId="174">
</dataflow>
<dataflow id="597" from="StgValue_465" to="empty_37" fromId="465" toId="174">
</dataflow>
<dataflow id="598" from="m_0_i14" to="m_2" fromId="172" toId="175">
</dataflow>
<dataflow id="599" from="StgValue_470" to="m_2" fromId="470" toId="175">
</dataflow>
<dataflow id="600" from="icmp_ln166_1" to="br_ln166" fromId="173" toId="176">
</dataflow>
<dataflow id="601" from="m_0_i14" to="zext_ln168_3" fromId="172" toId="177">
</dataflow>
<dataflow id="603" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="tmp_9" fromId="602" toId="178">
</dataflow>
<dataflow id="604" from="m_0_i14" to="tmp_9" fromId="172" toId="178">
</dataflow>
<dataflow id="606" from="StgValue_605" to="tmp_9" fromId="605" toId="178">
</dataflow>
<dataflow id="607" from="tmp_9" to="zext_ln168_6" fromId="178" toId="179">
</dataflow>
<dataflow id="609" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_10" fromId="608" toId="180">
</dataflow>
<dataflow id="610" from="m_0_i14" to="tmp_10" fromId="172" toId="180">
</dataflow>
<dataflow id="611" from="StgValue_312" to="tmp_10" fromId="312" toId="180">
</dataflow>
<dataflow id="612" from="tmp_10" to="zext_ln168_7" fromId="180" toId="181">
</dataflow>
<dataflow id="613" from="zext_ln168_7" to="add_ln168_1" fromId="181" toId="182">
</dataflow>
<dataflow id="614" from="zext_ln168_6" to="add_ln168_1" fromId="179" toId="182">
</dataflow>
<dataflow id="615" from="add_ln168_1" to="add_ln168_2" fromId="182" toId="183">
</dataflow>
<dataflow id="616" from="zext_ln166_1" to="add_ln168_2" fromId="167" toId="183">
</dataflow>
<dataflow id="617" from="add_ln168_2" to="zext_ln168_8" fromId="183" toId="184">
</dataflow>
<dataflow id="618" from="w_fc2" to="w_fc2_addr" fromId="273" toId="185">
</dataflow>
<dataflow id="619" from="StgValue_338" to="w_fc2_addr" fromId="338" toId="185">
</dataflow>
<dataflow id="620" from="zext_ln168_8" to="w_fc2_addr" fromId="184" toId="185">
</dataflow>
<dataflow id="621" from="signed1" to="signed1_addr_1" fromId="38" toId="186">
</dataflow>
<dataflow id="622" from="StgValue_338" to="signed1_addr_1" fromId="338" toId="186">
</dataflow>
<dataflow id="623" from="zext_ln168_3" to="signed1_addr_1" fromId="177" toId="186">
</dataflow>
<dataflow id="624" from="signed1_addr_1" to="signed1_load" fromId="186" toId="187">
</dataflow>
<dataflow id="625" from="w_fc2_addr" to="w_fc2_load" fromId="185" toId="188">
</dataflow>
<dataflow id="626" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="shl_ln1503_1" fromId="608" toId="189">
</dataflow>
<dataflow id="627" from="p_04_0_i13" to="shl_ln1503_1" fromId="171" toId="189">
</dataflow>
<dataflow id="628" from="StgValue_312" to="shl_ln1503_1" fromId="312" toId="189">
</dataflow>
<dataflow id="629" from="shl_ln1503_1" to="add_ln1503_1" fromId="189" toId="190">
</dataflow>
<dataflow id="631" from="StgValue_630" to="add_ln1503_1" fromId="630" toId="190">
</dataflow>
<dataflow id="632" from="dense2_V" to="dense2_V_addr_2" fromId="39" toId="191">
</dataflow>
<dataflow id="633" from="StgValue_338" to="dense2_V_addr_2" fromId="338" toId="191">
</dataflow>
<dataflow id="634" from="zext_ln168_2" to="dense2_V_addr_2" fromId="166" toId="191">
</dataflow>
<dataflow id="635" from="add_ln1503_1" to="store_ln170" fromId="190" toId="192">
</dataflow>
<dataflow id="636" from="dense2_V_addr_2" to="store_ln170" fromId="191" toId="192">
</dataflow>
<dataflow id="637" from="signed1_addr_1" to="signed1_load" fromId="186" toId="194">
</dataflow>
<dataflow id="638" from="w_fc2_addr" to="w_fc2_load" fromId="185" toId="195">
</dataflow>
<dataflow id="639" from="w_fc2_load" to="xor_ln168_2" fromId="195" toId="196">
</dataflow>
<dataflow id="640" from="StgValue_341" to="xor_ln168_2" fromId="341" toId="196">
</dataflow>
<dataflow id="641" from="signed1_load" to="xor_ln168_3" fromId="194" toId="197">
</dataflow>
<dataflow id="642" from="xor_ln168_2" to="xor_ln168_3" fromId="196" toId="197">
</dataflow>
<dataflow id="643" from="xor_ln168_3" to="zext_ln700_1" fromId="197" toId="198">
</dataflow>
<dataflow id="644" from="p_04_0_i13" to="accum_V_2" fromId="171" toId="199">
</dataflow>
<dataflow id="645" from="zext_ln700_1" to="accum_V_2" fromId="198" toId="199">
</dataflow>
<dataflow id="646" from="dense2_V_addr" to="dense2_V_load" fromId="169" toId="201">
</dataflow>
<dataflow id="647" from="dense2_V_load" to="max_V" fromId="201" toId="202">
</dataflow>
<dataflow id="648" from="StgValue_306" to="agg_result_V_0_i" fromId="306" toId="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="649" from="br_ln144" to="agg_result_V_0_i" fromId="203" toId="204">
</dataflow>
<dataflow id="650" from="select_ln145" to="agg_result_V_0_i" fromId="217" toId="204">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="651" from="br_ln144" to="agg_result_V_0_i" fromId="220" toId="204">
<BackEdge/>
</dataflow>
<dataflow id="652" from="max_V" to="p_012_0_i" fromId="202" toId="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="653" from="br_ln144" to="p_012_0_i" fromId="203" toId="205">
</dataflow>
<dataflow id="654" from="select_ln145_1" to="p_012_0_i" fromId="218" toId="205">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="655" from="br_ln144" to="p_012_0_i" fromId="220" toId="205">
<BackEdge/>
</dataflow>
<dataflow id="656" from="StgValue_575" to="max_id_V" fromId="575" toId="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="657" from="br_ln144" to="max_id_V" fromId="203" toId="206">
</dataflow>
<dataflow id="658" from="i" to="max_id_V" fromId="219" toId="206">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="659" from="br_ln144" to="max_id_V" fromId="220" toId="206">
<BackEdge/>
</dataflow>
<dataflow id="660" from="max_id_V" to="icmp_ln144" fromId="206" toId="207">
</dataflow>
<dataflow id="661" from="StgValue_567" to="icmp_ln144" fromId="567" toId="207">
</dataflow>
<dataflow id="662" from="_ssdm_op_SpecLoopTripCount" to="empty_38" fromId="293" toId="208">
</dataflow>
<dataflow id="664" from="StgValue_663" to="empty_38" fromId="663" toId="208">
</dataflow>
<dataflow id="665" from="StgValue_663" to="empty_38" fromId="663" toId="208">
</dataflow>
<dataflow id="666" from="StgValue_663" to="empty_38" fromId="663" toId="208">
</dataflow>
<dataflow id="667" from="icmp_ln144" to="br_ln144" fromId="207" toId="209">
</dataflow>
<dataflow id="668" from="max_id_V" to="zext_ln145" fromId="206" toId="210">
</dataflow>
<dataflow id="669" from="dense2_V" to="dense2_V_addr_1" fromId="39" toId="211">
</dataflow>
<dataflow id="670" from="StgValue_338" to="dense2_V_addr_1" fromId="338" toId="211">
</dataflow>
<dataflow id="671" from="zext_ln145" to="dense2_V_addr_1" fromId="210" toId="211">
</dataflow>
<dataflow id="672" from="dense2_V_addr_1" to="dense2_V_load_1" fromId="211" toId="212">
</dataflow>
<dataflow id="673" from="agg_result_V_0_i" to="ret_ln84" fromId="204" toId="213">
</dataflow>
<dataflow id="674" from="dense2_V_addr_1" to="dense2_V_load_1" fromId="211" toId="214">
</dataflow>
<dataflow id="675" from="dense2_V_load_1" to="max_V_1" fromId="214" toId="215">
</dataflow>
<dataflow id="676" from="max_V_1" to="icmp_ln895_1" fromId="215" toId="216">
</dataflow>
<dataflow id="677" from="p_012_0_i" to="icmp_ln895_1" fromId="205" toId="216">
</dataflow>
<dataflow id="678" from="icmp_ln895_1" to="select_ln145" fromId="216" toId="217">
</dataflow>
<dataflow id="679" from="max_id_V" to="select_ln145" fromId="206" toId="217">
</dataflow>
<dataflow id="680" from="agg_result_V_0_i" to="select_ln145" fromId="204" toId="217">
</dataflow>
<dataflow id="681" from="icmp_ln895_1" to="select_ln145_1" fromId="216" toId="218">
</dataflow>
<dataflow id="682" from="max_V_1" to="select_ln145_1" fromId="215" toId="218">
</dataflow>
<dataflow id="683" from="p_012_0_i" to="select_ln145_1" fromId="205" toId="218">
</dataflow>
<dataflow id="684" from="max_id_V" to="i" fromId="206" toId="219">
</dataflow>
<dataflow id="685" from="StgValue_575" to="i" fromId="575" toId="219">
</dataflow>
<dataflow id="686" from="icmp_ln39" to="StgValue_2" fromId="42" toId="2">
</dataflow>
<dataflow id="687" from="icmp_ln40" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="688" from="icmp_ln23" to="StgValue_5" fromId="68" toId="5">
</dataflow>
<dataflow id="689" from="icmp_ln24" to="StgValue_6" fromId="77" toId="6">
</dataflow>
<dataflow id="690" from="icmp_ln164" to="StgValue_19" fromId="112" toId="19">
</dataflow>
<dataflow id="691" from="icmp_ln166" to="StgValue_20" fromId="122" toId="20">
</dataflow>
<dataflow id="692" from="icmp_ln130" to="StgValue_22" fromId="148" toId="22">
</dataflow>
<dataflow id="693" from="icmp_ln164_1" to="StgValue_24" fromId="162" toId="24">
</dataflow>
<dataflow id="694" from="icmp_ln166_1" to="StgValue_25" fromId="173" toId="25">
</dataflow>
<dataflow id="695" from="icmp_ln144" to="StgValue_28" fromId="207" toId="28">
</dataflow>
</dataflows>


</stg>
