In the day5 i learnt optimization in Verilog synthesis, focusing on if-else statements, for loops, generate blocks, and explore how improper coding can lead to inferred latches. Labs are included for hands-on experience.
