Classic Timing Analyzer report for OneCounter
Sun Mar 08 23:40:52 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.715 ns   ; d[6] ; seg[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 16.715 ns       ; d[6] ; seg[5] ;
; N/A   ; None              ; 16.709 ns       ; d[6] ; seg[2] ;
; N/A   ; None              ; 16.703 ns       ; d[6] ; seg[6] ;
; N/A   ; None              ; 16.672 ns       ; d[6] ; seg[3] ;
; N/A   ; None              ; 16.667 ns       ; d[6] ; seg[4] ;
; N/A   ; None              ; 16.434 ns       ; d[5] ; seg[5] ;
; N/A   ; None              ; 16.428 ns       ; d[5] ; seg[2] ;
; N/A   ; None              ; 16.422 ns       ; d[5] ; seg[6] ;
; N/A   ; None              ; 16.391 ns       ; d[5] ; seg[3] ;
; N/A   ; None              ; 16.386 ns       ; d[5] ; seg[4] ;
; N/A   ; None              ; 16.259 ns       ; d[3] ; seg[6] ;
; N/A   ; None              ; 16.257 ns       ; d[3] ; seg[5] ;
; N/A   ; None              ; 16.243 ns       ; d[3] ; seg[2] ;
; N/A   ; None              ; 16.216 ns       ; d[3] ; seg[4] ;
; N/A   ; None              ; 16.205 ns       ; d[3] ; seg[3] ;
; N/A   ; None              ; 15.974 ns       ; d[6] ; seg[1] ;
; N/A   ; None              ; 15.934 ns       ; d[7] ; seg[5] ;
; N/A   ; None              ; 15.928 ns       ; d[7] ; seg[2] ;
; N/A   ; None              ; 15.922 ns       ; d[7] ; seg[6] ;
; N/A   ; None              ; 15.908 ns       ; d[2] ; seg[6] ;
; N/A   ; None              ; 15.906 ns       ; d[2] ; seg[5] ;
; N/A   ; None              ; 15.892 ns       ; d[2] ; seg[2] ;
; N/A   ; None              ; 15.891 ns       ; d[7] ; seg[3] ;
; N/A   ; None              ; 15.886 ns       ; d[7] ; seg[4] ;
; N/A   ; None              ; 15.865 ns       ; d[2] ; seg[4] ;
; N/A   ; None              ; 15.854 ns       ; d[2] ; seg[3] ;
; N/A   ; None              ; 15.790 ns       ; d[6] ; seg[0] ;
; N/A   ; None              ; 15.776 ns       ; d[4] ; seg[6] ;
; N/A   ; None              ; 15.774 ns       ; d[4] ; seg[5] ;
; N/A   ; None              ; 15.760 ns       ; d[4] ; seg[2] ;
; N/A   ; None              ; 15.733 ns       ; d[4] ; seg[4] ;
; N/A   ; None              ; 15.722 ns       ; d[4] ; seg[3] ;
; N/A   ; None              ; 15.693 ns       ; d[5] ; seg[1] ;
; N/A   ; None              ; 15.616 ns       ; d[3] ; seg[0] ;
; N/A   ; None              ; 15.511 ns       ; d[5] ; seg[0] ;
; N/A   ; None              ; 15.502 ns       ; d[0] ; seg[5] ;
; N/A   ; None              ; 15.496 ns       ; d[0] ; seg[2] ;
; N/A   ; None              ; 15.490 ns       ; d[0] ; seg[6] ;
; N/A   ; None              ; 15.470 ns       ; d[3] ; seg[1] ;
; N/A   ; None              ; 15.459 ns       ; d[0] ; seg[3] ;
; N/A   ; None              ; 15.455 ns       ; d[1] ; seg[5] ;
; N/A   ; None              ; 15.454 ns       ; d[0] ; seg[4] ;
; N/A   ; None              ; 15.449 ns       ; d[1] ; seg[2] ;
; N/A   ; None              ; 15.443 ns       ; d[1] ; seg[6] ;
; N/A   ; None              ; 15.412 ns       ; d[1] ; seg[3] ;
; N/A   ; None              ; 15.407 ns       ; d[1] ; seg[4] ;
; N/A   ; None              ; 15.265 ns       ; d[2] ; seg[0] ;
; N/A   ; None              ; 15.193 ns       ; d[7] ; seg[1] ;
; N/A   ; None              ; 15.133 ns       ; d[4] ; seg[0] ;
; N/A   ; None              ; 15.119 ns       ; d[2] ; seg[1] ;
; N/A   ; None              ; 15.007 ns       ; d[7] ; seg[0] ;
; N/A   ; None              ; 14.987 ns       ; d[4] ; seg[1] ;
; N/A   ; None              ; 14.768 ns       ; d[0] ; seg[1] ;
; N/A   ; None              ; 14.722 ns       ; d[1] ; seg[1] ;
; N/A   ; None              ; 14.493 ns       ; d[0] ; seg[0] ;
; N/A   ; None              ; 14.446 ns       ; d[1] ; seg[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 23:40:51 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OneCounter -c OneCounter --timing_analysis_only
Info: Longest tpd from source pin "d[6]" to destination pin "seg[5]" is 16.715 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 2; PIN Node = 'd[6]'
    Info: 2: + IC(5.707 ns) + CELL(0.590 ns) = 7.772 ns; Loc. = LC_X9_Y3_N5; Fanout = 4; COMB Node = 'Add1~81'
    Info: 3: + IC(0.474 ns) + CELL(0.442 ns) = 8.688 ns; Loc. = LC_X9_Y3_N4; Fanout = 7; COMB Node = 'Add5~78'
    Info: 4: + IC(3.150 ns) + CELL(0.590 ns) = 12.428 ns; Loc. = LC_X23_Y11_N8; Fanout = 1; COMB Node = 'Mux1~4'
    Info: 5: + IC(2.179 ns) + CELL(2.108 ns) = 16.715 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'seg[5]'
    Info: Total cell delay = 5.205 ns ( 31.14 % )
    Info: Total interconnect delay = 11.510 ns ( 68.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Sun Mar 08 23:40:53 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


