
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012092                       # Number of seconds simulated (Second)
simTicks                                  12092415000                       # Number of ticks simulated (Tick)
finalTick                                 41917884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.62                       # Real time elapsed on the host (Second)
hostTickRate                                359667046                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9646220                       # Number of bytes of host memory used (Byte)
simInsts                                      6464554                       # Number of instructions simulated (Count)
simOps                                       12337784                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   192275                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     366963                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples         2698671                       # delay histogram for all message
system.caches.delayHistogram::mean           0.859271                       # delay histogram for all message
system.caches.delayHistogram::stdev          2.180428                       # delay histogram for all message
system.caches.delayHistogram             |     2323391     86.09%     86.09% |      366504     13.58%     99.67% |        5022      0.19%     99.86% |         175      0.01%     99.87% |        2042      0.08%     99.94% |         314      0.01%     99.95% |        1035      0.04%     99.99% |         119      0.00%    100.00% |          69      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           2698671                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            1                      
system.caches.m_outstandReqHistSeqr::max_bucket            9                      
system.caches.m_outstandReqHistSeqr::samples      1048594                      
system.caches.m_outstandReqHistSeqr::mean     1.000048                      
system.caches.m_outstandReqHistSeqr::gmean     1.000027                      
system.caches.m_outstandReqHistSeqr::stdev     0.010518                      
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     1048561    100.00%    100.00% |          23      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1048594                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      1048594                      
system.caches.m_latencyHistSeqr::mean        9.532772                      
system.caches.m_latencyHistSeqr::gmean       1.680015                      
system.caches.m_latencyHistSeqr::stdev      27.299451                      
system.caches.m_latencyHistSeqr          |     1031883     98.41%     98.41% |        7126      0.68%     99.09% |        2644      0.25%     99.34% |        5388      0.51%     99.85% |        1108      0.11%     99.96% |         331      0.03%     99.99% |           2      0.00%     99.99% |          41      0.00%     99.99% |          71      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1048594                      
system.caches.m_hitLatencyHistSeqr::bucket_size            1                      
system.caches.m_hitLatencyHistSeqr::max_bucket            9                      
system.caches.m_hitLatencyHistSeqr::samples       917503                      
system.caches.m_hitLatencyHistSeqr::mean            1                      
system.caches.m_hitLatencyHistSeqr::gmean            1                      
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |      917503    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       917503                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples       131091                      
system.caches.m_missLatencyHistSeqr::mean    69.253458                      
system.caches.m_missLatencyHistSeqr::gmean    63.427247                      
system.caches.m_missLatencyHistSeqr::stdev    43.418704                      
system.caches.m_missLatencyHistSeqr      |      114380     87.25%     87.25% |        7126      5.44%     92.69% |        2644      2.02%     94.71% |        5388      4.11%     98.82% |        1108      0.85%     99.66% |         331      0.25%     99.91% |           2      0.00%     99.91% |          41      0.03%     99.95% |          71      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       131091                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples      1349351                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.059349                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.570566                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |     1329793     98.55%     98.55% |        9982      0.74%     99.29% |        2648      0.20%     99.49% |        3013      0.22%     99.71% |        3885      0.29%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1349351                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples      1349320                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       1.659212                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.811281                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |      983616     72.90%     72.90% |      360843     26.74%     99.64% |        1125      0.08%     99.72% |         157      0.01%     99.73% |        2042      0.15%     99.89% |         314      0.02%     99.91% |        1035      0.08%     99.99% |         119      0.01%     99.99% |          69      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1349320                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         1827212      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        642656      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         213686      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1349351      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1349320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1349320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        730489      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       514107      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       104756      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1096723      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       128549      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       108930      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1349320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1349320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1244595      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       104756      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1349352      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1349320      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1349352      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1349320      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1349352      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1349320      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1349352      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1349320      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       131091                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.253458                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.427247                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    43.418704                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      114380     87.25%     87.25% |        7126      5.44%     92.69% |        2644      2.02%     94.71% |        5388      4.11%     98.82% |        1108      0.85%     99.66% |         331      0.25%     99.91% |           2      0.00%     99.91% |          41      0.03%     99.95% |          71      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       131091                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1349350                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1048581                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     9.532172                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.679959                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    27.298582                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1031874     98.41%     98.41% |        7123      0.68%     99.09% |        2643      0.25%     99.34% |        5388      0.51%     99.85% |        1108      0.11%     99.96% |         331      0.03%     99.99% |           2      0.00%     99.99% |          41      0.00%     99.99% |          71      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1048581                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       917500                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      917500    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       917500                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       131081                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    69.253011                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.426993                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.418905                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      114374     87.25%     87.25% |        7123      5.43%     92.69% |        2643      2.02%     94.70% |        5388      4.11%     98.82% |        1108      0.85%     99.66% |         331      0.25%     99.91% |           2      0.00%     99.91% |          41      0.03%     99.95% |          71      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       131081                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    56.916667                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    23.257158                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    51.092533                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |           4     33.33%     33.33% |           5     41.67%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    75.555556                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.385852                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    45.011418                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           1     11.11%     11.11% |           5     55.56%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            9                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       131081                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    69.253011                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.426993                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.418905                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      114374     87.25%     87.25% |        7123      5.43%     92.69% |        2643      2.02%     94.70% |        5388      4.11%     98.82% |        1108      0.85%     99.66% |         331      0.25%     99.91% |           2      0.00%     99.91% |          41      0.03%     99.95% |          71      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       131081                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    75.555556                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.385852                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    45.011418                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           1     11.11%     11.11% |           5     55.56%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            9                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2698671                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.859271                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     2.180428                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      2323391     86.09%     86.09% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       366504     13.58%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5022      0.19%     99.86% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          175      0.01%     99.87% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2042      0.08%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          314      0.01%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1035      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          119      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           69      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2698671                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1334202                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1349352                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      2683554                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5575.665985                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.839932                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time 14938.442074                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.128760                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999857                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5028.583886                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.979007                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.064380                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10867.285596                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.064381                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.002600                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998354                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.067970                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998378                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2698704                       (Unspecified)
system.caches.network.msg_byte.Control       21589632                       (Unspecified)
system.caches.network.msg_count.Data          2698640                       (Unspecified)
system.caches.network.msg_byte.Data         194302080                       (Unspecified)
system.caches.network.msg_count.Response_Data      2698703                       (Unspecified)
system.caches.network.msg_byte.Response_Data    194306616                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2698640                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     21589120                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.021682                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7826.559542                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.010841                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.000662                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.010841                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.420387                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1349352                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     10794816                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1349320                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     97151040                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1349351                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     97153272                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1349320                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     10794560                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4575.687194                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.032190                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4028.585723                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.284719                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7867.286598                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.420385                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1349351                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     97153272                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1349320                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     10794560                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.420390                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1349352                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     10794816                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1349320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     97151040                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.420400                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1349352                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     10794816                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1349320                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     97151040                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1349352                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     97153344                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1349320                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     10794560                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.064380                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9867.285977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.058894                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2575.729467                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.033146                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2028.589253                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.420406                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1349352                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     10794816                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1349320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     97151040                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.420394                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1349352                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     97153344                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1349320                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     10794560                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         12092415                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388853                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388814                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                  225                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               213                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12092049                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.693746                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.284756                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8465696     70.01%     70.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1354410     11.20%     81.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    961185      7.95%     89.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    393218      3.25%     92.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    655359      5.42%     97.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    262147      2.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12092049                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      24    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           10      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340181     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048609     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           14      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388814                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.693725                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  24                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28869703                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8389080                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388781                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388828                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             26                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            1                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388855                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048613                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          24                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  2                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388812                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048609                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         3                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048623                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048596                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           14                       # Number of stores executed (Count)
system.cpu.numRate                           0.693725                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388807                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388781                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7165365                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8519808                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.693723                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.841024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              13                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             366                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.883050                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.883050                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.346855                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.346855                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388810                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340160                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242901                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194330                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145844                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048613                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            24                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048637                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048592                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048609                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048605                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              25                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               25                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             225                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12092019                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.693732                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.251352                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11043437     91.33%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               4      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048575      8.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12092019                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048575                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349770                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10693650                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        63                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048562                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048598                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388893                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                290                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194466                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048637                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048607                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12091753                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        12                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12092049                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.693762                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.251392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11043408     91.33%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       11      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        1      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        2      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        4      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        3      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048615      8.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12092049                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.086719                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.346868                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      36                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     22                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.532006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.298458                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 917500     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.00%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               114371     10.91%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 7079      0.68%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    3      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 37      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                132      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1321      0.13%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                386      0.04%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                272      0.03%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                436      0.04%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                255      0.02%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                651      0.06%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4577      0.44%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                204      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                317      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                194      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              838      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048609                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      14                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699294                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9950919                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        57                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1441775                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388871                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                436903                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534560                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777704                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388892                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      204                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388501                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19432281                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777735                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    262162.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000016111750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8184                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8184                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               387927                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              123123                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       131092                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      131092                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     131092                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    131092                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     11                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 131092                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                131092                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   131077                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      63                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8184                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.017351                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.016832                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.131516                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              8043     98.28%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               140      1.71%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8184                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.017107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.016256                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.171116                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8095     98.91%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                38      0.46%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                51      0.62%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8389888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8389888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               693814097.51484704                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               693814097.51484704                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    12092483000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       46122.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      8389184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      8389376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 693755879.201962471008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 693771756.923658370972                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       131092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       131092                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   4059382250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 297856068000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30965.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2272114.76                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      8389888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8389888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      8389888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8389888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       131092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           131092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       131092                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          131092                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    693814098                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          693814098                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    693814098                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         693814098                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1387628195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1387628195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                131081                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               131084                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        15744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         16391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        15725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1601613500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              655405000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          4059382250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12218.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30968.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               121294                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              122836                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        18038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   930.139483                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   855.080350                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   241.029169                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          323      1.79%      1.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          508      2.82%      4.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          475      2.63%      7.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          303      1.68%      8.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          315      1.75%     10.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          440      2.44%     13.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          280      1.55%     14.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          303      1.68%     16.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        15091     83.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        18038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                8389184                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             8389376                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               693.755879                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               693.771757                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         96297180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         51167985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       702140460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      513397440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 954535920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4409228160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    931934880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7658702025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    633.347601                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2305461500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    403780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   9387031250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         32651220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         17346945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       234006360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      171038520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 954535920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1818147240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3113853120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     6341579325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    524.426206                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8053941250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    403780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3638435750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  41917884000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020936                       # Number of seconds simulated (Second)
simTicks                                  20936133000                       # Number of ticks simulated (Tick)
finalTick                                 63747148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.36                       # Real time elapsed on the host (Second)
hostTickRate                                451638665                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9656460                       # Number of bytes of host memory used (Byte)
simInsts                                     10786643                       # Number of instructions simulated (Count)
simOps                                       20914119                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   232691                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     451162                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples         5972507                       # delay histogram for all message
system.caches.delayHistogram::mean           0.782182                       # delay histogram for all message
system.caches.delayHistogram::stdev          2.094722                       # delay histogram for all message
system.caches.delayHistogram             |     5216502     87.34%     87.34% |      738338     12.36%     99.70% |       10094      0.17%     99.87% |         358      0.01%     99.88% |        4121      0.07%     99.95% |         630      0.01%     99.96% |        2087      0.03%     99.99% |         239      0.00%    100.00% |         138      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           5972507                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            1                      
system.caches.m_outstandReqHistSeqr::max_bucket            9                      
system.caches.m_outstandReqHistSeqr::samples      2097220                      
system.caches.m_outstandReqHistSeqr::mean     1.000088                      
system.caches.m_outstandReqHistSeqr::gmean     1.000050                      
system.caches.m_outstandReqHistSeqr::stdev     0.013389                      
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2097103     99.99%     99.99% |          66      0.00%    100.00% |          43      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2097220                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      2097219                      
system.caches.m_latencyHistSeqr::mean       13.750358                      
system.caches.m_latencyHistSeqr::gmean       2.177014                      
system.caches.m_latencyHistSeqr::stdev      32.392165                      
system.caches.m_latencyHistSeqr          |     2049820     97.74%     97.74% |       18884      0.90%     98.64% |        8109      0.39%     99.03% |       16162      0.77%     99.80% |        2851      0.14%     99.93% |        1135      0.05%     99.99% |           4      0.00%     99.99% |          49      0.00%     99.99% |         205      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2097219                      
system.caches.m_hitLatencyHistSeqr::bucket_size            4                      
system.caches.m_hitLatencyHistSeqr::max_bucket           39                      
system.caches.m_hitLatencyHistSeqr::samples      1703815                      
system.caches.m_hitLatencyHistSeqr::mean     1.000055                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000011                      
system.caches.m_hitLatencyHistSeqr::stdev     0.028971                      
system.caches.m_hitLatencyHistSeqr       |     1703808    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1703815                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples       393404                      
system.caches.m_missLatencyHistSeqr::mean    68.971345                      
system.caches.m_missLatencyHistSeqr::gmean    63.256185                      
system.caches.m_missLatencyHistSeqr::stdev    42.896081                      
system.caches.m_missLatencyHistSeqr      |      346005     87.95%     87.95% |       18884      4.80%     92.75% |        8109      2.06%     94.81% |       16162      4.11%     98.92% |        2851      0.72%     99.65% |        1135      0.29%     99.93% |           4      0.00%     99.94% |          49      0.01%     99.95% |         205      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       393404                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples      2986284                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.053988                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.544264                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |     2946878     98.68%     98.68% |       20128      0.67%     99.35% |        5344      0.18%     99.53% |        6070      0.20%     99.74% |        7802      0.26%    100.00% |          26      0.00%    100.00% |           4      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2986284                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples      2986223                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       1.510390                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.723788                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |     2249496     75.33%     75.33% |      726924     24.34%     99.67% |        2266      0.08%     99.75% |         322      0.01%     99.76% |        4121      0.14%     99.90% |         630      0.02%     99.92% |        2087      0.07%     99.99% |         239      0.01%    100.00% |         138      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2986223                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         2888246      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        653636      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         235483      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1636933      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1636903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1636903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1002407      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       523550      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       110978      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1885839      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       130086      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       124505      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1636903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1636903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1525955      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       110978      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1636935      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1636903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1636933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1636903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1636935      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1636903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1636933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1636903      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       393404                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.971345                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.256185                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.896081                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      346005     87.95%     87.95% |       18884      4.80%     92.75% |        8109      2.06%     94.81% |       16162      4.11%     98.92% |        2851      0.72%     99.65% |        1135      0.29%     99.93% |           4      0.00%     99.94% |          49      0.01%     99.95% |         205      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       393404                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2986282                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2097163                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    13.749254                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.176872                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    32.390703                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2049782     97.74%     97.74% |       18870      0.90%     98.64% |        8106      0.39%     99.03% |       16162      0.77%     99.80% |        2851      0.14%     99.93% |        1134      0.05%     99.99% |           4      0.00%     99.99% |          49      0.00%     99.99% |         205      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2097163                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1703798                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.002298                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     1703797    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1703798                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393365                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.970615                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.255871                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.895099                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      345984     87.95%     87.95% |       18870      4.80%     92.75% |        8106      2.06%     94.81% |       16162      4.11%     98.92% |        2851      0.72%     99.65% |        1134      0.29%     99.93% |           4      0.00%     99.94% |          49      0.01%     99.95% |         205      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393365                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           54                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    54.500000                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    24.083002                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    55.146375                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          38     70.37%     70.37% |          12     22.22%     92.59% |           3      5.56%     98.15% |           0      0.00%     98.15% |           0      0.00%     98.15% |           1      1.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           54                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           17                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     6.352941                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     2.659961                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     7.639872                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          11     64.71%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           5     29.41%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           17                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           37                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    76.621622                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.273164                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    53.419384                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          21     56.76%     56.76% |          12     32.43%     89.19% |           3      8.11%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           1      2.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           37                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393365                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.970615                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.255871                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.895099                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      345984     87.95%     87.95% |       18870      4.80%     92.75% |        8106      2.06%     94.81% |       16162      4.11%     98.92% |        2851      0.72%     99.65% |        1134      0.29%     99.93% |           4      0.00%     99.94% |          49      0.01%     99.95% |         205      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393365                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           37                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    76.621622                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.273164                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    53.419384                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          21     56.76%     56.76% |          12     32.43%     89.19% |           3      8.11%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           1      2.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           37                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      3273836                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.718636                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     2.019131                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      2893111     88.37%     88.37% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       371834     11.36%     99.73% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5072      0.15%     99.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          183      0.01%     99.89% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2079      0.06%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          316      0.01%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1052      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           69      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      3273836                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2140430                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1636935                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3777365                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.025678                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5384.597880                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.578868                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time 10351.289394                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.102713                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999906                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.025679                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5019.029416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.025678                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.986195                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.051357                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10514.995181                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.051357                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.001898                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.025679                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998918                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.054927                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998933                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       3273870                       (Unspecified)
system.caches.network.msg_byte.Control       26190960                       (Unspecified)
system.caches.network.msg_count.Data          3273806                       (Unspecified)
system.caches.network.msg_byte.Data         235714032                       (Unspecified)
system.caches.network.msg_count.Response_Data      3273866                       (Unspecified)
system.caches.network.msg_byte.Response_Data    235718352                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      3273806                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     26190448                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.025059                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7799.591071                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012529                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.021685                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012529                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.264617                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1636935                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     13095480                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1636903                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    117857016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1636933                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    117859176                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1636903                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     13095224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.025678                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4384.611810                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.025679                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4019.030624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.215265                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7514.995839                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.264605                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1636933                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    117859176                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1636903                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     13095224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.264629                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1636935                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     13095480                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1636903                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    117857016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.264622                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1636935                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     13095480                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1636903                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    117857016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1636933                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    117859176                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1636903                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     13095224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.051357                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9514.995432                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.043495                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2384.639576                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.026315                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2019.032946                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.264638                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1636935                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     13095480                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1636903                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    117857016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.264605                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1636933                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    117859176                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1636903                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     13095224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  63747148000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20936133                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388771                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388762                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  103                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                27                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            20935033                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.400705                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.983048                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16827792     80.38%     80.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2010196      9.60%     89.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    873719      4.17%     94.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    436950      2.09%     96.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    611626      2.92%     99.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    174730      0.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        17      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20935033                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      10    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           15      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340143     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048592     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388762                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.400683                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  10                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37712568                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388875                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388753                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388757                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            18                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              5                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388772                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048593                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          15                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              19                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       20                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388759                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048591                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         4                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048602                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048596                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           11                       # Number of stores executed (Count)
system.cpu.numRate                           0.400683                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388755                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388753                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6990451                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8301162                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.400683                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.842105                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              35                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1100                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.991552                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.991552                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.200338                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.200338                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388777                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340131                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242908                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194356                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145801                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048593                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            15                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048614                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048585                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                19                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048584                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048581                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               13                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              47                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                18                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20935010                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.400698                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.745000                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19886429     94.99%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      5.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20935010                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350269                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19536123                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        80                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048543                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     18                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048575                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388802                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                758                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194428                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048614                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048583                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20934256                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      38                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        49                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    17                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20935033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.400710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.745020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19886402     94.99%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       21      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        7      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048597      5.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20935033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050086                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.200344                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      10                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      9                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.966134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.297674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 786296     74.99%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.00%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               231609     22.09%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11724      1.12%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   15      0.00%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                122      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3390      0.32%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                781      0.07%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                150      0.01%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                754      0.07%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                526      0.05%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1147      0.11%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9109      0.87%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                128      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                127      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                387      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                131      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2171      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048591                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      49                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     18                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699786                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18749663                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        85                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1485481                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388788                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                524367                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534513                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777555                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388819                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      127                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388329                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         28275106                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777467                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    524577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000011588500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         16384                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         16384                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               775462                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              246187                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       262315                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      262315                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     262315                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    262315                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 262315                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                262315                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   262278                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16510                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   16385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        16384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.008606                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.008325                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.096886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             16241     99.13%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               136      0.83%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 4      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          16384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        16384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.100893                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             16251     99.19%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               128      0.78%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          16384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16788160                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16788160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               801874921.21873701                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               801874921.21873701                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20936124000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       39906.46                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     16786560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     16786304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 801798498.318672299385                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 801786270.654662013054                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       262315                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       262315                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   8013204000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 517210537750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30548.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1971715.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     16788032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16788032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     16788160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16788160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       262313                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           262313                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       262315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          262315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    801868807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          801868807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    801874921                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         801874921                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1603743729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1603743729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                262290                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               262286                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         24066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          8195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         24063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          8196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        17024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3095266500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1311450000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          8013204000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11800.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30550.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               243802                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              245030                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        35746                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   939.211548                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   878.158246                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   224.434218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          549      1.54%      1.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          417      1.17%      2.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1252      3.50%      6.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          869      2.43%      8.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          523      1.46%     10.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          525      1.47%     11.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          878      2.46%     14.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          759      2.12%     16.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        29974     83.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        35746                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               16786560                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            16786304                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               801.798498                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               801.786271                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        127291920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         67638285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       932476860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      681732000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1652766960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5073367080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3767899680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12303172785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    587.652590                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9653604750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    699140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  10585298500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        128048760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         68051940                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       940502220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      687567960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1652766960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5702321040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3238137600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12417396480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    593.108406                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8296029000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    699140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  11942571000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21829264000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.038760                       # Number of seconds simulated (Second)
simTicks                                  38759938000                       # Number of ticks simulated (Tick)
finalTick                                104011282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     71.94                       # Real time elapsed on the host (Second)
hostTickRate                                538800997                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9659532                       # Number of bytes of host memory used (Byte)
simInsts                                     15194029                       # Number of instructions simulated (Count)
simOps                                       29596484                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   211211                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     411419                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        10350559                       # delay histogram for all message
system.caches.delayHistogram::mean           0.680285                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.971185                       # delay histogram for all message
system.caches.delayHistogram             |     9211085     88.99%     88.99% |     1112847     10.75%     99.74% |       15200      0.15%     99.89% |         545      0.01%     99.89% |        6220      0.06%     99.95% |         948      0.01%     99.96% |        3147      0.03%     99.99% |         359      0.00%    100.00% |         208      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          10350559                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            1                      
system.caches.m_outstandReqHistSeqr::max_bucket            9                      
system.caches.m_outstandReqHistSeqr::samples      3145843                      
system.caches.m_outstandReqHistSeqr::mean     1.000096                      
system.caches.m_outstandReqHistSeqr::gmean     1.000055                      
system.caches.m_outstandReqHistSeqr::stdev     0.013868                      
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3145650     99.99%     99.99% |         108      0.00%    100.00% |          71      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3145843                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      3145843                      
system.caches.m_latencyHistSeqr::mean       20.822055                      
system.caches.m_latencyHistSeqr::gmean       3.353254                      
system.caches.m_latencyHistSeqr::stdev      38.604928                      
system.caches.m_latencyHistSeqr          |     3032978     96.41%     96.41% |       47072      1.50%     97.91% |       17719      0.56%     98.47% |       38844      1.23%     99.71% |        5413      0.17%     99.88% |        3111      0.10%     99.98% |          11      0.00%     99.98% |         196      0.01%     99.98% |         499      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3145843                      
system.caches.m_hitLatencyHistSeqr::bucket_size            8                      
system.caches.m_hitLatencyHistSeqr::max_bucket           79                      
system.caches.m_hitLatencyHistSeqr::samples      2228045                      
system.caches.m_hitLatencyHistSeqr::mean     1.000088                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000013                      
system.caches.m_hitLatencyHistSeqr::stdev     0.055033                      
system.caches.m_hitLatencyHistSeqr       |     2228036    100.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228045                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples       917798                      
system.caches.m_missLatencyHistSeqr::mean    68.941830                      
system.caches.m_missLatencyHistSeqr::gmean    63.252047                      
system.caches.m_missLatencyHistSeqr::stdev    42.882866                      
system.caches.m_missLatencyHistSeqr      |      804934     87.70%     87.70% |       47071      5.13%     92.83% |       17719      1.93%     94.76% |       38844      4.23%     98.99% |        5413      0.59%     99.58% |        3111      0.34%     99.92% |          11      0.00%     99.92% |         196      0.02%     99.95% |         499      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       917798                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples      5175326                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.046955                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.507768                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |     5115901     98.85%     98.85% |       30361      0.59%     99.44% |        8073      0.16%     99.59% |        9162      0.18%     99.77% |       11735      0.23%    100.00% |          40      0.00%    100.00% |           6      0.00%    100.00% |          48      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       5175326                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples      5175233                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       1.313627                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.590587                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |     4064823     78.54%     78.54% |     1095612     21.17%     99.71% |        3425      0.07%     99.78% |         491      0.01%     99.79% |        6220      0.12%     99.91% |         948      0.02%     99.93% |        3147      0.06%     99.99% |         359      0.01%    100.00% |         208      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       5175233                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         3942621      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        659733      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         271301      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2189042      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2189010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2189010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1531373      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       528914      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       128755      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2411248      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       130819      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       142546      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2189010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2189010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      2060287      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       128755      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2189042      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2189010      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2189042      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2189010      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2189042      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2189010      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2189042      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2189010      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       917798                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.941830                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.252047                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.882866                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      804934     87.70%     87.70% |       47071      5.13%     92.83% |       17719      1.93%     94.76% |       38844      4.23%     98.99% |        5413      0.59%     99.58% |        3111      0.34%     99.92% |          11      0.00%     99.92% |         196      0.02%     99.95% |         499      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       917798                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      5175323                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3145743                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    20.821038                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     3.353041                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    38.604187                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3032912     96.41%     96.41% |       47043      1.50%     97.91% |       17716      0.56%     98.47% |       38843      1.23%     99.71% |        5413      0.17%     99.88% |        3110      0.10%     99.98% |          11      0.00%     99.98% |         196      0.01%     99.98% |         499      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3145743                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228017                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000032                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000003                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.046270                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2228016    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228017                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       917726                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.941651                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.252068                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.882791                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      804896     87.71%     87.71% |       47042      5.13%     92.83% |       17716      1.93%     94.76% |       38843      4.23%     98.99% |        5413      0.59%     99.58% |        3110      0.34%     99.92% |          11      0.00%     99.92% |         196      0.02%     99.95% |         499      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       917726                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           97                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    52.237113                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    23.890169                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    48.479543                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          66     68.04%     68.04% |          26     26.80%     94.85% |           3      3.09%     97.94% |           1      1.03%     98.97% |           0      0.00%     98.97% |           1      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           97                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     5.428571                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     2.220387                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     7.274657                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          20     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           6     21.43%     92.86% |           0      0.00%     92.86% |           2      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           28                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           69                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.231884                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.649395                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    45.041205                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          38     55.07%     55.07% |          26     37.68%     92.75% |           3      4.35%     97.10% |           1      1.45%     98.55% |           0      0.00%     98.55% |           1      1.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           69                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       917726                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.941651                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.252068                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.882791                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      804896     87.71%     87.71% |       47042      5.13%     92.83% |       17716      1.93%     94.76% |       38843      4.23%     98.99% |        5413      0.59%     99.58% |        3110      0.34%     99.92% |          11      0.00%     99.92% |         196      0.02%     99.95% |         499      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       917726                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean           71                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           69                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.231884                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.649395                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    45.041205                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          38     55.07%     55.07% |          26     37.68%     92.75% |           3      4.35%     97.10% |           1      1.45%     98.55% |           0      0.00%     98.55% |           1      1.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           69                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      4378052                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.541279                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.779567                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      3994583     91.24%     91.24% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       374509      8.55%     99.80% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5106      0.12%     99.91% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          187      0.00%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2099      0.05%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          318      0.01%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1060      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           70      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      4378052                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2684613                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2189042                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4873655                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5237.723327                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     6.129449                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  6791.835120                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.084184                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999942                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5011.775251                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.991539                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.042092                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10236.047220                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.042092                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.001163                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999337                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.045778                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999346                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       4378084                       (Unspecified)
system.caches.network.msg_byte.Control       35024672                       (Unspecified)
system.caches.network.msg_count.Data          4378020                       (Unspecified)
system.caches.network.msg_byte.Data         315217440                       (Unspecified)
system.caches.network.msg_count.Response_Data      4378084                       (Unspecified)
system.caches.network.msg_byte.Response_Data    315222048                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      4378020                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     35024160                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.027059                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7783.591837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013529                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.014113                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013529                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.764634                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2189042                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     17512336                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2189010                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    157608720                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2189042                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    157611024                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2189010                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     17512080                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4237.731865                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.021046                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4011.775992                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.164066                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7236.047624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.764639                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2189042                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    157611024                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2189010                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     17512080                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.764629                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2189042                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     17512336                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2189010                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    157608720                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.764637                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2189042                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     17512336                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2189010                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    157608720                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2189042                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    157611024                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2189010                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     17512080                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.042092                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9236.047374                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.032045                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2237.748882                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.021439                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2011.777415                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.764634                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2189042                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     17512336                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2189010                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    157608720                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.764639                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2189042                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    157611024                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2189010                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     17512080                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 104011282000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         38759938                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388782                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388745                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   57                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                17                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            38758872                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.216434                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.670197                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  33690710     86.92%     86.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3320544      8.57%     95.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    699010      1.80%     97.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    524303      1.35%     98.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    524272      1.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        14      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        19      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              38758872                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      11    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340132     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           12      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048583     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           11      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388745                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.216428                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  11                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 55536350                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388828                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388726                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        24                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       12                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               12                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388737                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           12                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            14                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          244                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388783                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048584                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          40                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          245                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              13                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       14                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388743                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048583                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         3                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048593                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048589                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.216428                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388743                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388738                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6641026                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7864383                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.216428                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.844443                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1066                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.241070                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.241070                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.108213                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.108213                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388747                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340131                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          12                       # Number of floating regfile reads (Count)
system.cpu.ccRegfileReads                     5242908                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194352                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145784                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048584                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            40                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048601                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048584                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                15                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048583                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048580                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               4                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              57                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                14                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     38758858                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.216431                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.297923                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        37710277     97.29%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      2.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     38758858                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350147                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37360090                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        74                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048547                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     14                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048576                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388808                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                673                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194413                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048601                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048584                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      38758184                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      30                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        47                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    14                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           38758872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.216438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.297941                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 37710240     97.29%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       15      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        1      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        9      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048599      2.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             38758872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027054                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.108215                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      6                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             36.964223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.524075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 524219     49.99%     49.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.00%     49.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               458910     43.77%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                28030      2.67%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  128      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 76      0.01%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                144      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5336      0.51%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1396      0.13%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                653      0.06%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1596      0.15%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1156      0.11%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2295      0.22%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              19410      1.85%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                114      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                113      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1243      0.12%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3735      0.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048583                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4162                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      47                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     14                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699664                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                36486273                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        82                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1572839                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388790                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                699077                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                      4                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11534510                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777615                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388864                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        14                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       90                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388342                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         46098964                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777484                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1048735.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000009074750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         32754                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         32754                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1549235                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              492502                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       524394                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      524394                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     524394                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    524394                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 524394                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                524394                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524356                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      78                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   32971                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   32755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   32754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        32754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.009007                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.008737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.094798                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             32457     99.09%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               296      0.90%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          32754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        32754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.009037                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008636                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.117126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             32536     99.33%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               140      0.43%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                78      0.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          32754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 33561216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              33561216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               865873830.86113298                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               865873830.86113298                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    38759942000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       36956.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     33559616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     33559040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 865832551.125339746475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 865817690.420454263687                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       524394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       524394                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  16063701750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 955563911750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30632.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1822225.11                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     33561216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        33561216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     33561216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     33561216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       524394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           524394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       524394                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          524394                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    865873831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          865873831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    865873831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         865873831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1731747662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1731747662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                524369                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               524360                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         32833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         32772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         32822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         32775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6231783000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2621845000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         16063701750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11884.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30634.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               486983                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              490922                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        70826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   947.660125                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   886.630796                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   216.250191                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1199      1.69%      1.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1295      1.83%      3.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1122      1.58%      5.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1272      1.80%      6.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1457      2.06%      8.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1402      1.98%     10.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1053      1.49%     12.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1207      1.70%     14.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        60819     85.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        70826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               33559616                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            33559040                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               865.832551                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               865.817690                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        254191140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        135086820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1872500700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1368981540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3059677920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9425628300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6947317920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    23063384340                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    595.031508                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17800282000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1294280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  19667649500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        251656440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        133754775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1871779560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1368428220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3059677920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9486265470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6896120640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    23067683025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    595.142413                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  17669682250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1294280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  19797898750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  40264134000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.074417                       # Number of seconds simulated (Second)
simTicks                                  74417386000                       # Number of ticks simulated (Tick)
finalTick                                183314646000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    109.64                       # Real time elapsed on the host (Second)
hostTickRate                                678741140                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9666700                       # Number of bytes of host memory used (Byte)
simInsts                                     19798138                       # Number of instructions simulated (Count)
simOps                                       38541138                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   180573                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     351523                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        16978465                       # delay histogram for all message
system.caches.delayHistogram::mean           0.555236                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.800276                       # delay histogram for all message
system.caches.delayHistogram             |    15452971     91.02%     91.02% |     1489842      8.77%     99.79% |       20329      0.12%     99.91% |         734      0.00%     99.91% |        8342      0.05%     99.96% |        1271      0.01%     99.97% |        4219      0.02%    100.00% |         479      0.00%    100.00% |         278      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          16978465                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            1                      
system.caches.m_outstandReqHistSeqr::max_bucket            9                      
system.caches.m_outstandReqHistSeqr::samples      4194503                      
system.caches.m_outstandReqHistSeqr::mean     1.000123                      
system.caches.m_outstandReqHistSeqr::gmean     1.000069                      
system.caches.m_outstandReqHistSeqr::stdev     0.016601                      
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     4194192     99.99%     99.99% |         166      0.00%    100.00% |         112      0.00%    100.00% |          17      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4194503                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      4194504                      
system.caches.m_latencyHistSeqr::mean       32.859303                      
system.caches.m_latencyHistSeqr::gmean       6.988474                      
system.caches.m_latencyHistSeqr::stdev      44.994398                      
system.caches.m_latencyHistSeqr          |     3948011     94.12%     94.12% |      106952      2.55%     96.67% |       36327      0.87%     97.54% |       84425      2.01%     99.55% |        9632      0.23%     99.78% |        7086      0.17%     99.95% |          11      0.00%     99.95% |         740      0.02%     99.97% |        1320      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4194504                      
system.caches.m_hitLatencyHistSeqr::bucket_size            8                      
system.caches.m_hitLatencyHistSeqr::max_bucket           79                      
system.caches.m_hitLatencyHistSeqr::samples      2228067                      
system.caches.m_hitLatencyHistSeqr::mean     1.000149                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000019                      
system.caches.m_hitLatencyHistSeqr::stdev     0.077551                      
system.caches.m_hitLatencyHistSeqr       |     2228054    100.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228067                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples      1966437                      
system.caches.m_missLatencyHistSeqr::mean    68.957245                      
system.caches.m_missLatencyHistSeqr::gmean    63.255566                      
system.caches.m_missLatencyHistSeqr::stdev    43.188285                      
system.caches.m_missLatencyHistSeqr      |     1719946     87.47%     87.47% |      106950      5.44%     92.90% |       36327      1.85%     94.75% |       84425      4.29%     99.04% |        9632      0.49%     99.53% |        7086      0.36%     99.89% |          11      0.00%     99.90% |         740      0.04%     99.93% |        1320      0.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1966437                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples      8489295                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.038328                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.459005                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |     8409697     99.06%     99.06% |       40673      0.48%     99.54% |       10829      0.13%     99.67% |       12289      0.14%     99.81% |       15681      0.18%    100.00% |          54      0.00%    100.00% |           8      0.00%    100.00% |          64      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       8489295                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples      8489170                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       1.072153                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.395192                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |     7002601     82.49%     82.49% |     1466724     17.28%     99.77% |        4594      0.05%     99.82% |         662      0.01%     99.83% |        8342      0.10%     99.93% |        1271      0.01%     99.94% |        4219      0.05%     99.99% |         479      0.01%    100.00% |         278      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       8489170                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         4996747      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        665516      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         339870      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         3313969      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      3313937      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      3313937      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       2584327      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       534006      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       195636      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2412420      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       131510      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       144234      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      3313937      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      3313937      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      3118333      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       195636      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       3313969      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       3313937      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      3313969      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      3313937      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      3313969      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      3313937      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      3313969      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      3313937      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1966437                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.957245                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.255566                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    43.188285                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1719946     87.47%     87.47% |      106950      5.44%     92.90% |       36327      1.85%     94.75% |       84425      4.29%     99.04% |        9632      0.49%     99.53% |        7086      0.36%     99.89% |          11      0.00%     99.90% |         740      0.04%     99.93% |        1320      0.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1966437                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      8489291                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4194334                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    32.858544                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     6.988141                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    44.994199                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3947899     94.12%     94.12% |      106903      2.55%     96.67% |       36321      0.87%     97.54% |       84423      2.01%     99.55% |        9632      0.23%     99.78% |        7085      0.17%     99.95% |          11      0.00%     99.95% |         740      0.02%     99.97% |        1320      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4194334                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228018                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000065                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.067326                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2228016    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228018                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1966316                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.957148                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.255654                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.188399                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1719883     87.47%     87.47% |      106901      5.44%     92.90% |       36321      1.85%     94.75% |       84423      4.29%     99.04% |        9632      0.49%     99.53% |        7085      0.36%     99.89% |          11      0.00%     99.90% |         740      0.04%     99.93% |        1320      0.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1966316                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    80.750000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    79.212174                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    19.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    80.750000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    79.212174                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    19.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          166                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    50.885542                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    22.011622                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    46.362918                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         112     67.47%     67.47% |          45     27.11%     94.58% |           6      3.61%     98.19% |           2      1.20%     99.40% |           0      0.00%     99.40% |           1      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          166                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           49                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     4.816327                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.906112                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     7.341870                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          38     77.55%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |           6     12.24%     89.80% |           0      0.00%     89.80% |           5     10.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           49                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          117                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    70.179487                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.324250                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.990684                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          63     53.85%     53.85% |          45     38.46%     92.31% |           6      5.13%     97.44% |           2      1.71%     99.15% |           0      0.00%     99.15% |           1      0.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          117                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1966316                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.957148                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.255654                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.188399                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1719883     87.47%     87.47% |      106901      5.44%     92.90% |       36321      1.85%     94.75% |       84423      4.29%     99.04% |        9632      0.49%     99.53% |        7085      0.36%     99.89% |          11      0.00%     99.90% |         740      0.04%     99.93% |        1320      0.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1966316                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    80.750000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    79.212174                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    19.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          117                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    70.179487                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    61.324250                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.990684                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          63     53.85%     53.85% |          45     38.46%     92.31% |           6      5.13%     97.44% |           2      1.71%     99.15% |           0      0.00%     99.15% |           1      0.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          117                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      6627906                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.359952                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.473712                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      6241886     94.18%     94.18% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       376995      5.69%     99.86% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5129      0.08%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          189      0.00%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2122      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          323      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1072      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           70      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      6627906                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2688164                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      3313969                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6002133                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5135.936640                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     9.974669                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  4318.336648                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.072312                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999967                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5006.729784                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.995200                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.036156                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10038.709275                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.036156                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000660                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.039996                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999629                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       6627938                       (Unspecified)
system.caches.network.msg_byte.Control       53023504                       (Unspecified)
system.caches.network.msg_count.Data          6627874                       (Unspecified)
system.caches.network.msg_byte.Data         477206928                       (Unspecified)
system.caches.network.msg_count.Response_Data      6627938                       (Unspecified)
system.caches.network.msg_byte.Response_Data    477211536                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      6627874                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     53022992                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028183                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7774.601785                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014091                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.013989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014091                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000309                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.045656                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      3313969                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     26511752                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      3313937                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    238603464                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      3313969                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    238605768                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      3313937                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     26511496                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4135.941484                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.018078                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4006.730204                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.130063                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7038.709586                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.045659                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      3313969                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    238605768                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      3313937                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     26511496                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.045653                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      3313969                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     26511752                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      3313937                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    238603464                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.045657                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      3313969                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     26511752                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      3313937                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    238603464                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      3313969                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    238605768                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      3313937                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     26511496                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.036156                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9038.709389                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.024360                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2135.951139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.018303                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2006.731012                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.045656                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      3313969                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     26511752                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      3313937                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    238603464                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.045659                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      3313969                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    238605768                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      3313937                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     26511496                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 183314646000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         74417386                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388849                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388832                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   43                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            74415499                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.112730                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.471334                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  68823067     92.48%     92.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194269      5.64%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349556      0.47%     98.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699028      0.94%     99.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349545      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        17      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        17      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              74415499                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           17      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340185     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048603     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           21      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388832                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.112727                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 91193163                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388886                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388816                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388819                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            23                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388850                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048605                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          25                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              22                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       23                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388833                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048604                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048625                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           21                       # Number of stores executed (Count)
system.cpu.numRate                           0.112727                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388833                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388820                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291577                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340198                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.112727                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              54                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1887                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.742449                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.742449                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.056362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.056362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388899                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340182                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242921                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194375                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145829                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048605                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            25                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048631                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048587                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                24                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048581                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048579                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              18                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               14                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              37                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                23                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     74415476                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.112727                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.942925                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        73366895     98.59%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     74415476                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350056                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              73016777                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        89                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     23                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048574                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388932                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               1096                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194511                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048631                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048590                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      74414379                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      48                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        80                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    22                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           74415499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.112733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.942946                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 73366828     98.59%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       24      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        6      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        9      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                       10      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        3      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048612      1.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             74415499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014091                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.056365                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      3                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             70.969746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.453332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               914975     87.26%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   11      0.00%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                59815      5.70%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   35      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               9070      0.86%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3719      0.35%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2739      0.26%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2801      0.27%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1245      0.12%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4126      0.39%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              40472      3.86%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1788      0.17%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7770      0.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048604                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      21                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     16421                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      80                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     23                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699581                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                71968224                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        84                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747587                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388850                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048562                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534582                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777713                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388929                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       73                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388480                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         81755562                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777535                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097221.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000010789250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65538                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65538                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3096687                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              985800                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048639                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048639                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048639                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048639                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      28                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     29                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048639                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048639                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048584                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65540                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.999969                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.999966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.009568                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65535    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65538    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67112896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67112896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               901844308.26420045                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               901844308.26420045                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    74417390000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35482.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67111104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 901820227.869868993759                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 901817647.827619194984                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048639                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048639                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  32174734500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1829396283750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30682.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1744543.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67112896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67112896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67112896                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67112896                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048639                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048639                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048639                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048639                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    901844308                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          901844308                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    901844308                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         901844308                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1803688617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1803688617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048611                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048608                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12513278250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243055000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         32174734500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11933.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30683.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974560                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              981083                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       141574                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   948.068770                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   877.572195                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   221.471051                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3572      2.52%      2.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2682      1.89%      4.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1868      1.32%      5.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1973      1.39%      7.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1550      1.09%      8.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1695      1.20%      9.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4202      2.97%     12.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2597      1.83%     14.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       121435     85.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       141574                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67111104                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110912                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               901.820228                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               901.817648                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        506040360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        268940265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744315960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737404540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5874729120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  18235047840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13222863360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44589341445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    599.179088                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  33933407250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2485080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  38005192500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        505026480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        268416555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743509140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736830340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5874729120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  18227904030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13227672960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44584088625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    599.108502                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  33946675250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2485080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  37988783750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  79303364000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072930                       # Number of seconds simulated (Second)
simTicks                                  72930153000                       # Number of ticks simulated (Tick)
finalTick                                265600284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    123.01                       # Real time elapsed on the host (Second)
hostTickRate                                592890732                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9678988                       # Number of bytes of host memory used (Byte)
simInsts                                     24795902                       # Number of instructions simulated (Count)
simOps                                       48010773                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   201580                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     390306                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        25987547                       # delay histogram for all message
system.caches.delayHistogram::mean           0.455182                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.643982                       # delay histogram for all message
system.caches.delayHistogram             |    24073422     92.63%     92.63% |     1869382      7.19%     99.83% |       25489      0.10%     99.93% |         928      0.00%     99.93% |       10477      0.04%     99.97% |        1598      0.01%     99.98% |        5304      0.02%    100.00% |         599      0.00%    100.00% |         348      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          25987547                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples      5243167                      
system.caches.m_outstandReqHistSeqr::mean     1.000147                      
system.caches.m_outstandReqHistSeqr::gmean     1.000079                      
system.caches.m_outstandReqHistSeqr::stdev     0.020230                      
system.caches.m_outstandReqHistSeqr      |     5242734     99.99%     99.99% |         378      0.01%    100.00% |          39      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5243167                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      5243169                      
system.caches.m_latencyHistSeqr::mean       39.797944                      
system.caches.m_latencyHistSeqr::gmean      10.843368                      
system.caches.m_latencyHistSeqr::stdev      45.798085                      
system.caches.m_latencyHistSeqr          |     4862222     92.73%     92.73% |      166513      3.18%     95.91% |       80439      1.53%     97.44% |      105833      2.02%     99.46% |       14727      0.28%     99.74% |       11332      0.22%     99.96% |          12      0.00%     99.96% |         743      0.01%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5243169                      
system.caches.m_hitLatencyHistSeqr::bucket_size            8                      
system.caches.m_hitLatencyHistSeqr::max_bucket           79                      
system.caches.m_hitLatencyHistSeqr::samples      2228094                      
system.caches.m_hitLatencyHistSeqr::mean     1.000208                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000022                      
system.caches.m_hitLatencyHistSeqr::stdev     0.099460                      
system.caches.m_hitLatencyHistSeqr       |     2228079    100.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228094                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples      3015075                      
system.caches.m_missLatencyHistSeqr::mean    68.468874                      
system.caches.m_missLatencyHistSeqr::gmean    63.114248                      
system.caches.m_missLatencyHistSeqr::stdev    41.389150                      
system.caches.m_missLatencyHistSeqr      |     2634131     87.37%     87.37% |      166510      5.52%     92.89% |       80439      2.67%     95.56% |      105833      3.51%     99.07% |       14727      0.49%     99.55% |       11332      0.38%     99.93% |          12      0.00%     99.93% |         743      0.02%     99.96% |        1348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      3015075                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples     12993852                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.031427                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.415815                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |    12893922     99.23%     99.23% |       51065      0.39%     99.62% |       13611      0.10%     99.73% |       15450      0.12%     99.85% |       19646      0.15%    100.00% |          68      0.00%    100.00% |          10      0.00%    100.00% |          80      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      12993852                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples     12993695                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.878942                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.207564                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |    11128435     85.64%     85.64% |     1840321     14.16%     99.81% |        5775      0.04%     99.85% |         838      0.01%     99.86% |       10477      0.08%     99.94% |        1598      0.01%     99.95% |        5304      0.04%     99.99% |         599      0.00%    100.00% |         348      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      12993695                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         6050900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        671377      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         473985      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         4504557      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      4504525      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      4504525      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       3637305      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       539173      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       328079      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2413595      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       132204      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       145906      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      4504525      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      4504525      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      4176478      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       328079      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       4504557      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       4504525      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      4504557      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      4504525      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      4504557      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      4504525      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      4504557      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      4504525      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      3015075                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.468874                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.114248                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.389150                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     2634131     87.37%     87.37% |      166510      5.52%     92.89% |       80439      2.67%     95.56% |      105833      3.51%     99.07% |       14727      0.49%     99.55% |       11332      0.38%     99.93% |          12      0.00%     99.93% |         743      0.02%     99.96% |        1348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      3015075                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     12993847                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5242925                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    39.797341                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    10.843045                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    45.797592                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4862062     92.74%     92.74% |      166448      3.17%     95.91% |       80426      1.53%     97.44% |      105830      2.02%     99.46% |       14726      0.28%     99.74% |       11331      0.22%     99.96% |          11      0.00%     99.96% |         743      0.01%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5242925                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228019                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000065                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.067326                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2228017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228019                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      3014906                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.468572                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.114306                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.388478                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     2634045     87.37%     87.37% |      166446      5.52%     92.89% |       80426      2.67%     95.56% |      105830      3.51%     99.07% |       14726      0.49%     99.55% |       11331      0.38%     99.93% |          11      0.00%     99.93% |         743      0.02%     99.96% |        1348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      3014906                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    81.800000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    80.525464                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    17.049927                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    81.800000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    80.525464                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    17.049927                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          239                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    52.158996                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    19.979576                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    54.315139                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         160     66.95%     66.95% |          60     25.10%     92.05% |          13      5.44%     97.49% |           3      1.26%     98.74% |           1      0.42%     99.16% |           1      0.42%     99.58% |           1      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          239                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           75                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     5.240000                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.704508                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev    11.964858                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          62     82.67%     82.67% |           6      8.00%     90.67% |           5      6.67%     97.33% |           0      0.00%     97.33% |           0      0.00%     97.33% |           0      0.00%     97.33% |           0      0.00%     97.33% |           1      1.33%     98.67% |           0      0.00%     98.67% |           1      1.33%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           75                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          164                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.615854                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.581796                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    52.596904                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          86     52.44%     52.44% |          59     35.98%     88.41% |          13      7.93%     96.34% |           3      1.83%     98.17% |           1      0.61%     98.78% |           1      0.61%     99.39% |           1      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          164                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      3014906                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.468572                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.114306                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.388478                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     2634045     87.37%     87.37% |      166446      5.52%     92.89% |       80426      2.67%     95.56% |      105830      3.51%     99.07% |       14726      0.49%     99.55% |       11331      0.38%     99.93% |          11      0.00%     99.93% |         743      0.02%     99.96% |        1348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      3014906                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    81.800000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    80.525464                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    17.049927                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          164                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.615854                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    61.581796                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    52.596904                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          86     52.44%     52.44% |          59     35.98%     88.41% |          13      7.93%     96.34% |           3      1.83%     98.17% |           1      0.61%     98.78% |           1      0.61%     99.39% |           1      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          164                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      9009082                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.266620                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.278181                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      8620451     95.69%     95.69% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       379540      4.21%     99.90% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5160      0.06%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          194      0.00%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2135      0.02%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          327      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1085      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           70      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      9009082                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2691705                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      4504557                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7196262                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5094.546860                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs    11.537152                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  3311.851432                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.067839                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5004.683003                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.996687                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.033920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9957.050784                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.033920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000456                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999740                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.037772                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999744                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       9009114                       (Unspecified)
system.caches.network.msg_byte.Control       72072912                       (Unspecified)
system.caches.network.msg_count.Data          9009050                       (Unspecified)
system.caches.network.msg_byte.Data         648651600                       (Unspecified)
system.caches.network.msg_count.Response_Data      9009114                       (Unspecified)
system.caches.network.msg_byte.Response_Data    648656208                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      9009050                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     72072400                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028757                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7770.024889                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014379                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.012382                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014379                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.189328                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      4504557                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     36036456                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      4504525                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    324325800                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      4504557                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    324328104                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      4504525                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     36036200                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4094.550204                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016960                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4004.683293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.116772                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6957.050953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.189331                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      4504557                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    324328104                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      4504525                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     36036200                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.189325                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      4504557                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     36036456                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      4504525                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    324325800                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.189329                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      4504557                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     36036456                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      4504525                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    324325800                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      4504557                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    324328104                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      4504525                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     36036200                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.033920                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8957.050848                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.021325                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2094.556868                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.017116                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2004.683850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.189328                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      4504557                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     36036456                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      4504525                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    324325800                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.189331                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      4504557                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    324328104                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      4504525                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     36036200                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 265600284000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72930153                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388833                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388798                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   27                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            72927797                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.115029                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.475836                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  67335369     92.33%     92.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194268      5.75%     98.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349559      0.48%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699034      0.96%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349541      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        10      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        16      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72927797                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           16      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340165     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048601     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           10      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388798                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.115025                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89705393                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388854                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388781                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388786                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            26                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388834                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048603                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          25                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              25                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       26                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388799                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048602                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048612                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048592                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.115025                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388799                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388785                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291558                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340174                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.115025                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              61                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2356                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.387866                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.387866                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.057511                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.057511                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388833                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340164                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242913                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194367                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145809                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048603                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            25                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048632                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048587                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                27                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048582                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048581                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       9                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              21                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                26                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72927771                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.115026                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.952355                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71879190     98.56%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72927771                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350084                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              71529044                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        87                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048556                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     26                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048571                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388924                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               1221                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194521                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048632                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048597                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72926549                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      54                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        88                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    24                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72927797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.115033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.952379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71879114     98.56%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       26      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        7      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       10      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        7      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        9      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048614      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72927797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014379                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.057514                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           5                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             69.551434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.764799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               914151     87.18%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   10      0.00%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                59400      5.66%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  130      0.01%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                340      0.03%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              26430      2.52%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4441      0.42%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               9700      0.93%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2237      0.21%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6355      0.61%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1474      0.14%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              14323      1.37%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 20      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                102      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 75      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2640      0.25%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6725      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048602                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     32789                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      88                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     26                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699611                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                70480479                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        86                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747595                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388840                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048576                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534581                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777700                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388921                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       72                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388488                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80267841                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777506                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097222.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000008650750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65538                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65538                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3098959                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983134                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048638                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048638                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048638                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048638                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      28                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048638                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048638                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048580                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65541                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65540                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.000031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.000022                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.015625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65530     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 6      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000092                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000089                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.009568                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65532     99.99%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67112832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67112832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               920234350.80411804                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               920234350.80411804                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72930157000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34773.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67111040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67111296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 920209779.348742127419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 920213289.556652903557                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048638                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30706732000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1809344000000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29282.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1725422.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67112832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67112832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67112832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67112832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    920234351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          920234351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    920234351                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         920234351                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1840468702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1840468702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048610                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048614                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11045294500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243050000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30706732000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10533.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29283.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               963036                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              989703                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             91.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            94.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       144485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   928.974717                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   852.609157                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   242.731810                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1657      1.15%      1.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         7228      5.00%      6.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1923      1.33%      7.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2287      1.58%      9.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          774      0.54%      9.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2627      1.82%     11.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4865      3.37%     14.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5319      3.68%     18.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       117805     81.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       144485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67111040                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67111296                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               920.209779                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               920.213290                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        517500060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        275031240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744344520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737514160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5757332880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19443010650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  11634762240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44109495750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    604.818363                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  29937613750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2435420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  40561922250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        514451280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        273429750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743509140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736835560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5757332880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  19463682270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11616129120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44105370000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    604.761792                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  29884975500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2435420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  40613454500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  82285638000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071555                       # Number of seconds simulated (Second)
simTicks                                  71555423000                       # Number of ticks simulated (Tick)
finalTick                                355185714000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    118.25                       # Real time elapsed on the host (Second)
hostTickRate                                605099501                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9703564                       # Number of bytes of host memory used (Byte)
simInsts                                     30581073                       # Number of instructions simulated (Count)
simOps                                       58530530                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   258605                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     494955                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        37640138                       # delay histogram for all message
system.caches.delayHistogram::mean           0.378526                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.508881                       # delay histogram for all message
system.caches.delayHistogram             |    35334702     93.88%     93.88% |     2251533      5.98%     99.86% |       30673      0.08%     99.94% |        1129      0.00%     99.94% |       12636      0.03%     99.97% |        1929      0.01%     99.98% |        6398      0.02%    100.00% |         719      0.00%    100.00% |         419      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          37640138                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples      6291825                      
system.caches.m_outstandReqHistSeqr::mean     1.000155                      
system.caches.m_outstandReqHistSeqr::gmean     1.000083                      
system.caches.m_outstandReqHistSeqr::stdev     0.020561                      
system.caches.m_outstandReqHistSeqr      |     6291275     99.99%     99.99% |         479      0.01%    100.00% |          50      0.00%    100.00% |          11      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6291825                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      6291827                      
system.caches.m_latencyHistSeqr::mean       44.205258                      
system.caches.m_latencyHistSeqr::gmean      14.503955                      
system.caches.m_latencyHistSeqr::stdev      45.371793                      
system.caches.m_latencyHistSeqr          |     5805498     92.27%     92.27% |      198251      3.15%     95.42% |      140690      2.24%     97.66% |      110028      1.75%     99.41% |       19267      0.31%     99.71% |       15037      0.24%     99.95% |         202      0.00%     99.95% |        1506      0.02%     99.98% |        1348      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6291827                      
system.caches.m_hitLatencyHistSeqr::bucket_size            8                      
system.caches.m_hitLatencyHistSeqr::max_bucket           79                      
system.caches.m_hitLatencyHistSeqr::samples      2228112                      
system.caches.m_hitLatencyHistSeqr::mean     1.000208                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000022                      
system.caches.m_hitLatencyHistSeqr::stdev     0.099460                      
system.caches.m_hitLatencyHistSeqr       |     2228097    100.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228112                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples      4063715                      
system.caches.m_missLatencyHistSeqr::mean    67.894343                      
system.caches.m_missLatencyHistSeqr::gmean    62.851781                      
system.caches.m_missLatencyHistSeqr::stdev    40.033132                      
system.caches.m_missLatencyHistSeqr      |     3577389     88.03%     88.03% |      198248      4.88%     92.91% |      140690      3.46%     96.37% |      110028      2.71%     99.08% |       19267      0.47%     99.55% |       15037      0.37%     99.92% |         202      0.00%     99.93% |        1506      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      4063715                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples     18820163                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.026140                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.379336                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |    18699742     99.36%     99.36% |       61526      0.33%     99.69% |       16436      0.09%     99.77% |       18644      0.10%     99.87% |       23625      0.13%    100.00% |          82      0.00%    100.00% |          12      0.00%    100.00% |          96      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      18820163                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples     18819975                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.730915                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      2.039905                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |    16573434     88.06%     88.06% |     2216453     11.78%     99.84% |        6966      0.04%     99.88% |        1021      0.01%     99.88% |       12636      0.07%     99.95% |        1929      0.01%     99.96% |        6398      0.03%     99.99% |         719      0.00%    100.00% |         419      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      18819975                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         7105150      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        677371      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         739193      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         5826311      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      5826280      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      5826280      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       4690357      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       544389      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       591566      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2414793      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       132982      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       147627      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      5826280      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      5826280      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5234745      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       591566      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       5826312      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       5826280      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      5826312      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      5826280      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      5826312      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      5826280      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      5826312      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      5826280      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      4063715                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.894343                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.851781                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.033132                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3577389     88.03%     88.03% |      198248      4.88%     92.91% |      140690      3.46%     96.37% |      110028      2.71%     99.08% |       19267      0.47%     99.55% |       15037      0.37%     99.92% |         202      0.00%     99.93% |        1506      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      4063715                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     18820157                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6291516                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    44.204732                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    14.503700                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    45.370979                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5805295     92.27%     92.27% |      198172      3.15%     95.42% |      140672      2.24%     97.66% |      110022      1.75%     99.41% |       19265      0.31%     99.71% |       15035      0.24%     99.95% |         201      0.00%     99.95% |        1506      0.02%     99.98% |        1348      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6291516                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228019                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000065                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.067326                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2228017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228019                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      4063497                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.893889                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.851786                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.031941                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3577278     88.03%     88.03% |      198170      4.88%     92.91% |      140672      3.46%     96.37% |      110022      2.71%     99.08% |       19265      0.47%     99.55% |       15035      0.37%     99.92% |         201      0.00%     99.93% |        1506      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      4063497                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean   131.333333                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean   104.243959                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev   122.286004                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean   131.333333                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean   104.243959                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev   122.286004                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          305                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    53.350820                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    20.051729                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    56.169722                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         203     66.56%     66.56% |          74     24.26%     90.82% |          18      5.90%     96.72% |           6      1.97%     98.69% |           2      0.66%     99.34% |           1      0.33%     99.67% |           1      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          305                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           93                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     4.419355                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.537352                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev    10.862103                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          80     86.02%     86.02% |           6      6.45%     92.47% |           5      5.38%     97.85% |           0      0.00%     97.85% |           0      0.00%     97.85% |           0      0.00%     97.85% |           0      0.00%     97.85% |           1      1.08%     98.92% |           0      0.00%     98.92% |           1      1.08%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           93                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          212                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    74.816038                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.865020                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    54.552372                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         111     52.36%     52.36% |          73     34.43%     86.79% |          18      8.49%     95.28% |           6      2.83%     98.11% |           2      0.94%     99.06% |           1      0.47%     99.53% |           1      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          212                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      4063497                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.893889                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.851786                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.031941                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3577278     88.03%     88.03% |      198170      4.88%     92.91% |      140672      3.46%     96.37% |      110022      2.71%     99.08% |       19265      0.47%     99.55% |       15035      0.37%     99.92% |         201      0.00%     99.93% |        1506      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      4063497                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean   131.333333                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   104.243959                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev   122.286004                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          212                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    74.816038                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    61.865020                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    54.552372                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         111     52.36%     52.36% |          73     34.43%     86.79% |          18      8.49%     95.28% |           6      2.83%     98.11% |           2      0.94%     99.06% |           1      0.47%     99.53% |           1      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          212                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     11652591                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.207568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.133325                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     11261280     96.64%     96.64% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       382151      3.28%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5184      0.04%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          201      0.00%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2159      0.02%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          331      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1094      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           71      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     11652591                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2695402                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      5826312                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      8521714                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016403                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5071.270868                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs    12.415144                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2746.462869                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.065614                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999983                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016404                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5003.533239                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016403                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.997522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.032807                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9909.849499                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.032807                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000341                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016404                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999806                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.036636                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999809                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      11652624                       (Unspecified)
system.caches.network.msg_byte.Control       93220992                       (Unspecified)
system.caches.network.msg_count.Data         11652560                       (Unspecified)
system.caches.network.msg_byte.Data         838984320                       (Unspecified)
system.caches.network.msg_count.Response_Data     11652623                       (Unspecified)
system.caches.network.msg_byte.Response_Data    838988856                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     11652560                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     93220480                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029310                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7765.624193                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014655                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.022891                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014655                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000447                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.327468                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      5826312                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     46610496                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      5826280                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    419492160                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      5826311                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    419494392                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      5826280                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     46610240                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016403                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4071.273368                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016404                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4003.533456                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.109728                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6909.849685                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.327468                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      5826311                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    419494392                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      5826280                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     46610240                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.327468                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      5826312                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     46610496                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      5826280                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    419492160                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.327471                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      5826312                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     46610496                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      5826280                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    419492160                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      5826312                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    419494464                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      5826280                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     46610240                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.032807                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8909.849567                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.019691                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2071.278351                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.016521                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2003.533872                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.327471                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      5826312                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     46610496                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      5826280                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    419492160                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.327470                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      5826312                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    419494464                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      5826280                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     46610240                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 355185714000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71555423                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388872                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388839                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   68                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71553155                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117239                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.480118                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65960719     92.18%     92.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194266      5.86%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349554      0.49%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699045      0.98%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349540      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        16      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        15      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71553155                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340203     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048601     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           15      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388839                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117236                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88330829                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388934                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388821                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388829                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            19                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388873                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        6                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048606                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          17                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              18                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       19                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388840                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048602                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048618                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048599                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           16                       # Number of stores executed (Count)
system.cpu.numRate                           0.117236                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388840                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388828                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291594                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340214                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117235                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              61                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2268                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.060106                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.060106                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058616                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058616                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388881                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340195                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242917                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194381                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145830                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048606                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            17                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048627                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048593                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                20                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048589                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048587                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               9                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              60                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                19                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71553136                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117236                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.961325                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70504555     98.53%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71553136                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350204                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70154291                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        89                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048552                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     19                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048580                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388909                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               1449                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194488                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048627                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048597                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71551686                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      40                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        72                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    18                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71553155                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.961341                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70504498     98.53%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       23      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        5      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                       15      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048599      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71553155                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014655                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058619                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           5                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      8                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.240111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.792021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               943233     89.95%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                31562      3.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   12      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   21      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                114      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1418      0.14%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4203      0.40%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              26459      2.52%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              23341      2.23%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1517      0.14%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2906      0.28%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1086      0.10%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3383      0.32%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                120      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                586      0.06%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             8601      0.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048602                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      16                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     65550                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      72                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     19                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699725                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69105725                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        91                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747595                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388879                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048570                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534639                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777789                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388958                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      103                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388454                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78893245                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777577                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097233.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000013472500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65522                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65523                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097164                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984356                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048641                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048641                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048641                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048641                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      24                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     25                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048641                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048641                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048582                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65626                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65662                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65528                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65524                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.003815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.003698                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.062634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 4      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65265     99.61%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               254      0.39%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.003785                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.003672                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.061406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65274     99.62%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               248      0.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67113024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67113024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               937916669.15308428                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               937916669.15308428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71555192000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34118.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67111488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67111232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 937895203.274809718132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 937891625.628430604935                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048641                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048641                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29346068500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1768450597250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27984.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1686421.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67113024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67113024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67113024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67113024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048641                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048641                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    937916669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          937916669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    937916669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         937916669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1875833338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1875833338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048617                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048613                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9684499750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243085000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29346068500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9235.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27985.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               966702                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              985095                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       145431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   922.929279                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   836.878801                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   249.282862                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4549      3.13%      3.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3234      2.22%      5.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3348      2.30%      7.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3078      2.12%      9.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1781      1.22%     10.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3498      2.41%     13.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3427      2.36%     15.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5745      3.95%     19.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       116771     80.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       145431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67111488                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67111232                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               937.895203                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               937.891626                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        519227940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        275957220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743637660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2736997380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5648541600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  21525676080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9350508480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    43800546360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    612.120571                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  24018099500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2389400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  45148212000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        519199380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        275953425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743502000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736835560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5648541600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  21404775090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   9452319840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    43781126895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    611.849180                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  24283525000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2389400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  44882786500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  89585430000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071813                       # Number of seconds simulated (Second)
simTicks                                  71813443000                       # Number of ticks simulated (Tick)
finalTick                                462720013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    114.97                       # Real time elapsed on the host (Second)
hostTickRate                                624604439                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9753740                       # Number of bytes of host memory used (Byte)
simInsts                                     37941168                       # Number of instructions simulated (Count)
simOps                                       71150662                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   329997                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     618839                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        52460502                       # delay histogram for all message
system.caches.delayHistogram::mean           0.318000                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.389975                       # delay histogram for all message
system.caches.delayHistogram             |    49761167     94.85%     94.85% |     2636223      5.03%     99.88% |       35878      0.07%     99.95% |        1333      0.00%     99.95% |       14808      0.03%     99.98% |        2263      0.00%     99.98% |        7500      0.01%    100.00% |         839      0.00%    100.00% |         491      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          52460502                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples      7340438                      
system.caches.m_outstandReqHistSeqr::mean     1.000147                      
system.caches.m_outstandReqHistSeqr::gmean     1.000079                      
system.caches.m_outstandReqHistSeqr::stdev     0.019835                      
system.caches.m_outstandReqHistSeqr      |     7339830     99.99%     99.99% |         526      0.01%    100.00% |          60      0.00%    100.00% |          12      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7340438                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      7340441                      
system.caches.m_latencyHistSeqr::mean       47.388525                      
system.caches.m_latencyHistSeqr::gmean      17.874362                      
system.caches.m_latencyHistSeqr::stdev      44.614587                      
system.caches.m_latencyHistSeqr          |     6699276     91.27%     91.27% |      279391      3.81%     95.07% |      204924      2.79%     97.86% |      110263      1.50%     99.37% |       24961      0.34%     99.71% |       18081      0.25%     99.95% |         278      0.00%     99.96% |        1919      0.03%     99.98% |        1348      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7340441                      
system.caches.m_hitLatencyHistSeqr::bucket_size            8                      
system.caches.m_hitLatencyHistSeqr::max_bucket           79                      
system.caches.m_hitLatencyHistSeqr::samples      2228115                      
system.caches.m_hitLatencyHistSeqr::mean     1.000208                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000022                      
system.caches.m_hitLatencyHistSeqr::stdev     0.099459                      
system.caches.m_hitLatencyHistSeqr       |     2228100    100.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228115                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples      5112326                      
system.caches.m_missLatencyHistSeqr::mean    67.606035                      
system.caches.m_missLatencyHistSeqr::gmean    62.804158                      
system.caches.m_missLatencyHistSeqr::stdev    38.876208                      
system.caches.m_missLatencyHistSeqr      |     4471164     87.46%     87.46% |      279388      5.46%     92.92% |      204924      4.01%     96.93% |      110263      2.16%     99.09% |       24961      0.49%     99.58% |       18081      0.35%     99.93% |         278      0.01%     99.94% |        1919      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      5112326                      
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples     26230361                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.021965                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.347789                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |    26089307     99.46%     99.46% |       72048      0.27%     99.74% |       19290      0.07%     99.81% |       21879      0.08%     99.89% |       27615      0.11%    100.00% |          96      0.00%    100.00% |          14      0.00%    100.00% |         112      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      26230361                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples     26230141                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.614038                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      1.888874                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |    23599812     89.97%     89.97% |     2595054      9.89%     99.87% |        8167      0.03%     99.90% |        1207      0.00%     99.90% |       14808      0.06%     99.96% |        2263      0.01%     99.97% |        7500      0.03%     99.99% |         839      0.00%    100.00% |         491      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      26230141                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         8159410      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        683406      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1266576      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         7410198      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      7410166      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      7410166      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5743420      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       549556      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1117222      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2415990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       133850      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       149354      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      7410166      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      7410166      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      6292976      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1117222      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       7410198      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       7410166      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      7410198      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      7410166      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      7410198      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      7410166      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      7410198      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      7410166      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      5112326                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.606035                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.804158                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.876208                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     4471164     87.46%     87.46% |      279388      5.46%     92.92% |      204924      4.01%     96.93% |      110263      2.16%     99.09% |       24961      0.49%     99.58% |       18081      0.35%     99.93% |         278      0.01%     99.94% |        1919      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      5112326                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     26230354                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7340108                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    47.388025                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    17.874178                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    44.613666                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6699070     91.27%     91.27% |      279300      3.81%     95.07% |      204901      2.79%     97.86% |      110256      1.50%     99.37% |       24958      0.34%     99.71% |       18079      0.25%     99.95% |         277      0.00%     99.96% |        1919      0.03%     99.98% |        1348      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7340108                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228020                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000065                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.067325                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2228018    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228020                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      5112088                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.605459                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.804030                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.874943                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     4471052     87.46%     87.46% |      279298      5.46%     92.92% |      204901      4.01%     96.93% |      110256      2.16%     99.09% |       24958      0.49%     99.58% |       18079      0.35%     99.93% |         277      0.01%     99.94% |        1919      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      5112088                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean   128.285714                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean   105.047432                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev   111.922167                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           6     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean   128.285714                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean   105.047432                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev   111.922167                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           6     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          326                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    56.898773                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    21.697382                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    58.584000                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         206     63.19%     63.19% |          85     26.07%     89.26% |          23      7.06%     96.32% |           7      2.15%     98.47% |           3      0.92%     99.39% |           1      0.31%     99.69% |           1      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          326                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           95                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     4.347368                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.523496                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev    10.757252                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |          82     86.32%     86.32% |           6      6.32%     92.63% |           5      5.26%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           1      1.05%     98.95% |           0      0.00%     98.95% |           1      1.05%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           95                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    78.510823                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    64.687085                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    56.503087                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         112     48.48%     48.48% |          84     36.36%     84.85% |          23      9.96%     94.81% |           7      3.03%     97.84% |           3      1.30%     99.13% |           1      0.43%     99.57% |           1      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          231                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      5112088                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.605459                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.804030                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.874943                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     4471052     87.46%     87.46% |      279298      5.46%     92.92% |      204901      4.01%     96.93% |      110256      2.16%     99.09% |       24958      0.49%     99.58% |       18079      0.35%     99.93% |         277      0.01%     99.94% |        1919      0.04%     99.97% |        1348      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      5112088                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean   128.285714                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   105.047432                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev   111.922167                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           6     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    78.510823                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    64.687085                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    56.503087                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         112     48.48%     48.48% |          84     36.36%     84.85% |          23      9.96%     94.81% |           7      3.03%     97.84% |           3      1.30%     99.13% |           1      0.43%     99.57% |           1      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          231                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     14820364                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.164279                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.011764                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     14426465     97.34%     97.34% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       384690      2.60%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5205      0.04%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          204      0.00%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2172      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          334      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1102      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          120      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           72      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     14820364                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2699194                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      7410198                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     10109392                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5055.124251                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs    13.019954                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2354.891183                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.064058                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.732508                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.032029                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9877.213251                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.032029                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999851                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.035871                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999853                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      14820396                       (Unspecified)
system.caches.network.msg_byte.Control      118563168                       (Unspecified)
system.caches.network.msg_count.Data         14820332                       (Unspecified)
system.caches.network.msg_byte.Data        1067063904                       (Unspecified)
system.caches.network.msg_count.Response_Data     14820396                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1067068512                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     14820332                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    118562656                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029204                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7766.419304                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014602                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014602                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.300935                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      7410198                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     59281584                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      7410166                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    533531952                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      7410198                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    533534256                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      7410166                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     59281328                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4055.126170                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016014                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.732674                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.104828                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6877.213374                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.300938                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      7410198                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    533534256                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      7410166                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     59281328                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.300933                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      7410198                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     59281584                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      7410166                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    533531952                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.300937                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      7410198                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     59281584                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      7410166                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    533531952                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      7410198                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    533534256                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      7410166                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     59281328                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.032029                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8877.213297                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.018554                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2055.129995                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.016105                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.732994                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.300935                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      7410198                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     59281584                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      7410166                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    533531952                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.300938                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      7410198                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    533534256                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      7410166                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     59281328                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 462720013000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71813443                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388814                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388780                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    2                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71811842                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.116816                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.479303                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66219432     92.21%     92.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194263      5.84%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349546      0.49%     98.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699045      0.97%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349519      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71811842                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           14      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340147     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048603     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           10      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388780                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.116814                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88589416                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388810                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388758                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388784                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             1                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388815                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048605                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          22                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388780                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048604                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048614                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048592                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.116814                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388780                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388762                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291555                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340171                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.116813                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              44                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1601                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.121622                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.121622                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058406                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058406                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388800                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340142                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242894                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194327                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145809                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048605                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            22                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048608                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048588                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048592                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71811841                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116814                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.959617                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70763260     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71811841                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349826                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70413404                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        41                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048570                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      1                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048586                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388826                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                669                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194434                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048608                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048601                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71811172                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       2                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        20                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           71811842                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.116818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.959632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70763214     98.54%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        5      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        5      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048603      1.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71811842                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014602                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058407                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           5                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.486434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.995959                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               893774     85.24%     85.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                79837      7.61%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  718      0.07%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   94      0.01%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                471      0.04%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6432      0.61%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2353      0.22%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              43769      4.17%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6470      0.62%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1146      0.11%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1732      0.17%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2329      0.22%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 61      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 52      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 81      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 32      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 27      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2368      0.23%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6827      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              481                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048604                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131081                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      20                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      1                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699349                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69364831                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        44                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747617                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388815                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048573                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534518                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777631                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388876                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        4                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388555                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79151892                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777443                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000055801250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65503                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65503                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097162                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984048                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048611                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048611                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048611                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048611                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048611                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048611                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048581                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.008534                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.008277                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.092482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             64941     99.14%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               561      0.86%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008310                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.092148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             64942     99.14%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               561      0.86%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67111104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67111104                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               934520073.07322669                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               934520073.07322669                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71813390000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34242.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 934515617.083002090454                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 934518290.677136778831                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048611                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048611                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29594271000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1771812445750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28222.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1689675.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67111104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67111104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67111104                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67111104                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048611                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048611                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048611                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048611                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    934520073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          934520073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    934520073                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         934520073                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1869040146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1869040146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048606                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048609                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9932908500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243030000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29594271000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9472.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28222.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               939240                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1008845                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       149132                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.027144                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   812.557948                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   263.469625                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3635      2.44%      2.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4613      3.09%      5.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4315      2.89%      8.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4494      3.01%     11.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4716      3.16%     14.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4112      2.76%     17.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4216      2.83%     20.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5354      3.59%     23.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113677     76.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       149132                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110784                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110976                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               934.515617                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               934.518291                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        533029560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        283292955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744130320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737300140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5668824720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  24836697210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6663309120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44466584025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    619.195824                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  16970569000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2397980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  52450259500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        532029960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282773040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743537700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736856440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5668824720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  24865595070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6638481600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44468098530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    619.216914                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  16904131250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2397980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  52515414750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 107534299000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072234                       # Number of seconds simulated (Second)
simTicks                                  72233563000                       # Number of ticks simulated (Tick)
finalTick                                463140133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    116.14                       # Real time elapsed on the host (Second)
hostTickRate                                621944933                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9756812                       # Number of bytes of host memory used (Byte)
simInsts                                     37962984                       # Number of instructions simulated (Count)
simOps                                       71192780                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   326868                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     612983                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        67311706                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.284379                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.318098                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    64214434     95.40%     95.40% |     3024870      4.49%     99.89% |       41117      0.06%     99.95% |        1544      0.00%     99.96% |       17004      0.03%     99.98% |        2603      0.00%     99.98% |        8611      0.01%    100.00% |         960      0.00%    100.00% |         563      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          67311706                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8409426                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.005511                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.002512                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.150916                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     8390829     99.78%     99.78% |       12233      0.15%     99.92% |        4260      0.05%     99.97% |        1141      0.01%     99.99% |         531      0.01%     99.99% |         236      0.00%    100.00% |          88      0.00%    100.00% |          63      0.00%    100.00% |          45      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8409426                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8409570                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       49.789792                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      20.915146                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.918917                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7972284     94.80%     94.80% |      381270      4.53%     99.33% |       51950      0.62%     99.95% |        2702      0.03%     99.98% |        1361      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8409570                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2233213                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.015413                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.001373                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.048508                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     2233087     99.99%     99.99% |         101      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2233213                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      6176357                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.425362                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.761082                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.140883                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     5739096     92.92%     92.92% |      381248      6.17%     99.09% |       51947      0.84%     99.93% |        2702      0.04%     99.98% |        1361      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      6176357                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     33655979                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.019645                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.328915                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    33494065     99.52%     99.52% |       82687      0.25%     99.76% |       22188      0.07%     99.83% |       25157      0.07%     99.91% |       31627      0.09%    100.00% |         110      0.00%    100.00% |          17      0.00%    100.00% |         128      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      33655979                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     33655727                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.549114                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.796225                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    30637682     91.03%     91.03% |     2977525      8.85%     99.88% |        9380      0.03%     99.91% |        1399      0.00%     99.91% |       17004      0.05%     99.96% |        2603      0.01%     99.97% |        8611      0.03%    100.00% |         960      0.00%    100.00% |         563      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      33655727                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8167611      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        691645      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1270652      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         7425618      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      7425587      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      7425586      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5749951      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       556602      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1119066      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2417660      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       135043      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       151586      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      7425587      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      7425586      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      6306552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1119066      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       7425619      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       7425587      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      7425618      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      7425587      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      7425619      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      7425587      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      7425618      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      7425587      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      6176357                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.425362                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.761082                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.140883                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     5739096     92.92%     92.92% |      381248      6.17%     99.09% |       51947      0.84%     99.93% |        2702      0.04%     99.98% |        1361      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      6176357                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     33655971                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8396901                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    49.790620                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    20.916039                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.907434                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7960471     94.80%     94.80% |      380508      4.53%     99.33% |       51871      0.62%     99.95% |        2693      0.03%     99.98% |        1356      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8396901                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2229691                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.006370                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000627                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.596891                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2229556     99.99%     99.99% |          94      0.00%    100.00% |          27      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2229691                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      6167210                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.428062                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.775005                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.121176                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     5730787     92.92%     92.92% |      380501      6.17%     99.09% |       51871      0.84%     99.93% |        2693      0.04%     99.98% |        1356      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      6167210                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples         3836                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    37.907195                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     8.201600                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    51.410552                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |        2958     77.11%     77.11% |         681     17.75%     94.86% |         139      3.62%     98.49% |          35      0.91%     99.40% |          10      0.26%     99.66% |          10      0.26%     99.92% |           1      0.03%     99.95% |           1      0.03%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total         3836                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples         2155                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     6.654756                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.613194                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    19.421594                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |        2104     97.63%     97.63% |          44      2.04%     99.68% |           5      0.23%     99.91% |           1      0.05%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total         2155                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         1681                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    77.972040                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.954554                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    51.872346                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         854     50.80%     50.80% |         637     37.89%     88.70% |         134      7.97%     96.67% |          34      2.02%     98.69% |          10      0.59%     99.29% |           9      0.54%     99.82% |           1      0.06%     99.88% |           1      0.06%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         1681                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples         8585                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    53.398369                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    29.986297                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    47.947288                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |        6265     72.98%     72.98% |        1707     19.88%     92.86% |         456      5.31%     98.17% |          97      1.13%     99.30% |          33      0.38%     99.69% |          18      0.21%     99.90% |           5      0.06%     99.95% |           1      0.01%     99.97% |           2      0.02%     99.99% |           1      0.01%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total         8585                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples         1290                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     4.967442                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.450817                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev    15.750790                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |        1235     95.74%     95.74% |          34      2.64%     98.37% |          13      1.01%     99.38% |           4      0.31%     99.69% |           3      0.23%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total         1290                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         7295                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    61.962577                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    51.228737                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    46.620819                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        4996     68.49%     68.49% |        1690     23.17%     91.65% |         453      6.21%     97.86% |          96      1.32%     99.18% |          33      0.45%     99.63% |          18      0.25%     99.88% |           5      0.07%     99.95% |           1      0.01%     99.96% |           2      0.03%     99.99% |           1      0.01%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         7295                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          244                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    81.815574                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean    38.436635                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    93.474116                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         198     81.15%     81.15% |          35     14.34%     95.49% |           8      3.28%     98.77% |           1      0.41%     99.18% |           1      0.41%     99.59% |           1      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          244                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples           74                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    40.378378                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     8.246767                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    66.717499                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |          61     82.43%     82.43% |           6      8.11%     90.54% |           3      4.05%     94.59% |           2      2.70%     97.30% |           1      1.35%     98.65% |           1      1.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total           74                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          170                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    99.852941                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    75.114325                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    97.782554                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         131     77.06%     77.06% |          30     17.65%     94.71% |           6      3.53%     98.24% |           1      0.59%     98.82% |           1      0.59%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          170                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    14.500000                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     5.291503                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    19.091883                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean           28                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    28.000000                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      6167210                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.428062                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.775005                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.121176                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     5730787     92.92%     92.92% |      380501      6.17%     99.09% |       51871      0.84%     99.93% |        2693      0.04%     99.98% |        1356      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      6167210                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1681                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    77.972040                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.954554                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    51.872346                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         854     50.80%     50.80% |         637     37.89%     88.70% |         134      7.97%     96.67% |          34      2.02%     98.69% |          10      0.59%     99.29% |           9      0.54%     99.82% |           1      0.06%     99.88% |           1      0.06%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         1681                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         7295                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    61.962577                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    51.228737                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    46.620819                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        4996     68.49%     68.49% |        1690     23.17%     91.65% |         453      6.21%     97.86% |          96      1.32%     99.18% |          33      0.45%     99.63% |          18      0.25%     99.88% |           5      0.07%     99.95% |           1      0.01%     99.96% |           2      0.03%     99.99% |           1      0.01%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         7295                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          170                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    99.852941                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    75.114325                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    97.782554                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         131     77.06%     77.06% |          30     17.65%     94.71% |           6      3.53%     98.24% |           1      0.59%     98.82% |           1      0.59%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          170                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           28                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    28.000000                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     14851204                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.165615                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.015731                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     14453267     97.32%     97.32% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7       388647      2.62%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11         5239      0.04%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          211      0.00%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         2196      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          340      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         1111      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          121      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           72      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     14851204                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2704289                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      7425619                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     10129908                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5055.691542                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs    13.022705                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2371.607874                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.064133                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.759510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.032066                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9878.451825                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.032066                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999851                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.035909                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999853                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      14851238                       (Unspecified)
system.caches.network.msg_byte.Control      118809904                       (Unspecified)
system.caches.network.msg_count.Data         14851174                       (Unspecified)
system.caches.network.msg_byte.Data        1069284528                       (Unspecified)
system.caches.network.msg_count.Response_Data     14851236                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1069288992                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     14851173                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    118809384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029461                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7775.004924                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3003.957911                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.189026                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.365213                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      7425619                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     59404952                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      7425587                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    534642264                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      7425618                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    534644496                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      7425586                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     59404688                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4055.693459                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016033                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.759677                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.105026                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6878.451916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.365212                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      7425618                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    534644496                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      7425586                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     59404688                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.365213                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      7425619                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     59404952                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      7425587                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    534642264                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.365214                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      7425619                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     59404952                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      7425587                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    534642264                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      7425618                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    534644496                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      7425587                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     59404696                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.032066                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8878.451859                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.018597                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2055.697281                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.016125                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.759996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.365216                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      7425619                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     59404952                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      7425587                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    534642264                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.365213                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      7425618                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    534644496                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      7425587                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     59404696                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 463140133000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72233563                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8481423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       59                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8466334                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     22                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                50728                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             80022                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  15                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            72076162                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117464                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.482207                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66453436     92.20%     92.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4204144      5.83%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    358004      0.50%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    703143      0.98%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    353126      0.49%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      2391      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1312      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       426      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       180      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72076162                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     119     19.97%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.17%     20.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     20.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.17%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    154     25.84%     46.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    81     13.59%     59.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               231     38.76%     98.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                9      1.51%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1869      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7392996     87.32%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           28      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           142      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           92      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           64      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           56      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          121      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          133      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          194      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           66      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            5      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            2      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1062684     12.55%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         6032      0.07%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1514      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          335      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8466334                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117208                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 596                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89003962                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8528760                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8457268                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      5487                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     3500                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8462203                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2858                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1607                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           9146                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1168                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8481482                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       13                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1065470                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        7582                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        53                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            65                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         1093                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 50                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 87                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             409                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      496                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8466073                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1064149                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       262                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1070503                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1054635                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         6354                       # Number of stores executed (Count)
system.cpu.numRate                           0.117204                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8462776                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8458849                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6337965                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7411514                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117104                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855151                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            6389                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          157401                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4216129                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8430743                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.132674                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.132674                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058368                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058368                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8499532                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7395344                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1708                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       1112                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5268555                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4210352                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3182847                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       36                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1065470                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          7582                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          290                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          245                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1058687                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1055016                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               401                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1052237                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1051869                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999650                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    1412                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1049                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                689                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              360                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           47863                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               434                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72069204                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116981                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.959228                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71005616     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5671      0.01%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2971      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2880      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             693      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             659      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             489      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             311      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1049914      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72069204                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4216129                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8430743                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1059095                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1055249                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1052915                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1202                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8429304                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   510                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          933      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7370011     87.42%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          108      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           65      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           44      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           93      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          156      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           51      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1054929     12.51%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3568      0.04%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          320      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          278      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8430743                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1049914                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   581789                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70428844                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     14954                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048968                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1607                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1051853                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    86                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8482820                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   407                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             239580                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4244508                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1058687                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1053970                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71833450                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3386                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1134                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      8396                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1401                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72076162                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117730                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.962676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71011891     98.52%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      824      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1111      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      952      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1354      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1074      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      855      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1088      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1057013      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72076162                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014656                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058761                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         748                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   10222                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  50                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3736                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     91                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1055249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.411180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.169911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1296      0.12%      0.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   58      0.01%      0.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  399      0.04%      0.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1500      0.14%      0.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  126      0.01%      0.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               894843     84.80%     85.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  312      0.03%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                80141      7.59%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1146      0.11%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  267      0.03%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                145      0.01%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                646      0.06%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                103      0.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6530      0.62%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2468      0.23%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              43829      4.15%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6530      0.62%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1181      0.11%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1758      0.17%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2357      0.22%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 92      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 74      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 98      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 47      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 14      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  5      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 33      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2375      0.23%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6864      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1055249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1063403                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6358                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131151                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    8542                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       243                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1607                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   931563                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69375411                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1964                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     15044                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1750573                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8482153                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048586                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    395                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    423                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1999                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11635007                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    17013463                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8535671                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2124                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11578980                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    56015                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      48                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8390680                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79483232                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16964187                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4216129                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8430743                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2107726.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000055801250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65836                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65836                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3121208                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              989140                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1064032                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1064032                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1064032                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1064032                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   10338                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  10000                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1064032                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1064032                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1052210                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      197                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65911                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   66134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65851                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65850                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65867                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65865                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65847                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65843                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65856                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65847                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.004785                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.004036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.152521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                36      0.05%      0.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                70      0.11%      0.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                86      0.13%      0.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65020     98.76%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               594      0.90%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                19      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65836                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.009964                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.009594                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.112651                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65237     99.09%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               569      0.86%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                12      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65836                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   661632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 68098048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              68098048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               942748013.13622034                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               942748013.13622034                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72233578000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33943.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67436416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67458048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 933588392.974606513977                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 933887865.949517130852                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1064032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1064032                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29790188250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1782634063750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27997.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1675357.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     68097984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        68097984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     68098048                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     68098048                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1064031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1064031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1064032                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1064032                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    942747127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          942747127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    942748013                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         942748013                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1885495140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1885495140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1053694                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1054032                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         66682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         66059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65667                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         66815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         66105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65796                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         66016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65674                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65729                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65870                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10033425750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5268470000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29790188250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9522.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28272.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               942464                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1013722                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       151538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   890.160778                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   793.825963                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   274.722805                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4281      2.83%      2.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5386      3.55%      6.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4649      3.07%      9.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4711      3.11%     12.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4854      3.20%     15.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4191      2.77%     18.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4270      2.82%     21.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5391      3.56%     24.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113805     75.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       151538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67436416                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67458048                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               933.588393                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               933.887866                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        544132260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        289190385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3768113580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2756327040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5702015280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  25020900120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6669516960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44750195625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    619.520812                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  16985086750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2412020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  52841821750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        538134660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        286006380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3755882760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2746137600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5702015280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  25050990420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6643685280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44722852380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    619.142273                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  16916077500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2412020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  52909548500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 107954419000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
