///////////////////////////////////////////////////////////////
//
//  Copyright (c) 2014 PANGO MICROSYSTEMS, INC
//  ALL RIGHTS REVERVED.
//
//////////////////////////////////////////////////////////////////////////////
//  Description:
//  grid device timing model for adc_logic_top
//  Author:dfpu
//  Reversion:1.0 

//  Condition : post_sta slow:ss/0.9v/125c/cmax fast:ff/1.05v/-40c/cmin
//  2019/12/10: Initial Version.
//////////////////////////////////////////////////////////////////////////////
library work;

use pg2l_device_timing_ids;

timingspec define_arc of device ADC
{

HOLD timing of (posedge PCLK : PADDR)
{
    thd_adc_pclk_paddr :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (-0.237,-0.277):(-0.237,-0.277))
         (corner "fast" (-0.140,-0.167):(-0.140,-0.167))
      )
    );
};

HOLD timing of (posedge PCLK : PSEL)
{
    thd_adc_pclk_psel :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (-0.234,-0.274):(-0.234,-0.274))
         (corner "fast" (-0.140,-0.167):(-0.140,-0.167))
      )
    );
};

HOLD timing of (posedge PCLK : PENABLE)
{
    thd_adc_pclk_penable :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (-0.252,-0.295):(-0.252,-0.295))
         (corner "fast" (-0.150,-0.179):(-0.150,-0.179))
      )
    );
};

HOLD timing of (posedge PCLK : PWRITE)
{
    thd_adc_pclk_pwrite :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (-0.230,-0.270):(-0.230,-0.270))
         (corner "fast" (-0.137,-0.164):(-0.137,-0.164))
      )
    );
};

HOLD timing of (posedge PCLK : PWDATA)
{
    thd_adc_pclk_pwdata :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (-0.232,-0.272):(-0.232,-0.272))
         (corner "fast" (-0.137,-0.164):(-0.137,-0.164))
      )
    );
};

SETUP timing of (posedge PCLK : PADDR)
{
    tsu_adc_pclk_paddr :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.684,0.801):(0.684,0.801))
         (corner "fast" (0.401,0.478):(0.401,0.478))
      )
    );
};

SETUP timing of (posedge PCLK : PSEL)
{
    tsu_adc_pclk_psel :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.791,0.926):(0.791,0.926))
         (corner "fast" (0.467,0.556):(0.467,0.556))
      )
    );
};

SETUP timing of (posedge PCLK : PENABLE)
{
    tsu_adc_pclk_penable :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.912,1.068):(0.912,1.068))
         (corner "fast" (0.542,0.646):(0.542,0.646))
      )
    );
};

SETUP timing of (posedge PCLK : PWRITE)
{
    tsu_adc_pclk_pwrite :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.351,0.410):(0.351,0.410))
         (corner "fast" (0.199,0.237):(0.199,0.237))
      )
    );
};

SETUP timing of (posedge PCLK : PWDATA)
{
    tsu_adc_pclk_pwdata :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.384,0.450):(0.384,0.450))
         (corner "fast" (0.219,0.261):(0.219,0.261))
      )
    );
};

timing of (posedge PCLK *> PRDATA)
{
    tco_adc_pclk_prdata :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.335,0.456):(0.335,0.456))
         (corner "fast" (0.218,0.291):(0.218,0.291))
      )
    );
};

timing of (posedge PCLK => PREADY)
{
    tco_adc_pclk_pready :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.341,0.458):(0.341,0.458))
         (corner "fast" (0.223,0.292):(0.223,0.292))
      )
    );
};

timing of (posedge PCLK => PMODIFIED)
{
    tco_adc_pclk_pmodified :=
    (speedgrade "C6"
      (rating "*"
         (corner "slow" (0.346,0.464):(0.346,0.464))
         (corner "fast" (0.225,0.296):(0.225,0.296))
      )
    );
};

};
