// Seed: 2531067979
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4
);
  always begin : LABEL_0
    cover (id_3);
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    output wor id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input wire id_15,
    output supply0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21
);
  assign id_16 = id_21;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_0
  );
endmodule
