{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 14:47:27 2021 " "Info: Processing started: Sat Jan 02 14:47:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[8\] " "Warning: Node \"temp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Cf~3 " "Info: Detected gated clock \"Cf~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cf~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[6\] S\[3\] S\[1\] 4.584 ns register " "Info: tsu for register \"temp\[6\]\" (data pin = \"S\[3\]\", clock pin = \"S\[1\]\") is 4.584 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.071 ns + Longest pin register " "Info: + Longest pin to register delay is 8.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S\[3\] 1 CLK PIN_T14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.169 ns) + CELL(0.225 ns) 5.211 ns Equal0~0 2 COMB LCCOMB_X1_Y3_N8 18 " "Info: 2: + IC(4.169 ns) + CELL(0.225 ns) = 5.211 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 18; COMB Node = 'Equal0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { S[3] Equal0~0 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.545 ns) 6.778 ns Add0~35 3 COMB LCCOMB_X9_Y2_N0 2 " "Info: 3: + IC(1.022 ns) + CELL(0.545 ns) = 6.778 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Equal0~0 Add0~35 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.813 ns Add0~39 4 COMB LCCOMB_X9_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.813 ns; Loc. = LCCOMB_X9_Y2_N2; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~35 Add0~39 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.848 ns Add0~43 5 COMB LCCOMB_X9_Y2_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.848 ns; Loc. = LCCOMB_X9_Y2_N4; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~39 Add0~43 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.883 ns Add0~47 6 COMB LCCOMB_X9_Y2_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.883 ns; Loc. = LCCOMB_X9_Y2_N6; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~43 Add0~47 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.918 ns Add0~51 7 COMB LCCOMB_X9_Y2_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.918 ns; Loc. = LCCOMB_X9_Y2_N8; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~47 Add0~51 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.953 ns Add0~55 8 COMB LCCOMB_X9_Y2_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.953 ns; Loc. = LCCOMB_X9_Y2_N10; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~51 Add0~55 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.988 ns Add0~59 9 COMB LCCOMB_X9_Y2_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.988 ns; Loc. = LCCOMB_X9_Y2_N12; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~55 Add0~59 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.113 ns Add0~62 10 COMB LCCOMB_X9_Y2_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 7.113 ns; Loc. = LCCOMB_X9_Y2_N14; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~59 Add0~62 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.378 ns) 8.071 ns temp\[6\] 11 REG LCCOMB_X6_Y2_N30 1 " "Info: 11: + IC(0.580 ns) + CELL(0.378 ns) = 8.071 ns; Loc. = LCCOMB_X6_Y2_N30; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Add0~62 temp[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 28.50 % ) " "Info: Total cell delay = 2.300 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.771 ns ( 71.50 % ) " "Info: Total interconnect delay = 5.771 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.071 ns" { S[3] Equal0~0 Add0~35 Add0~39 Add0~43 Add0~47 Add0~51 Add0~55 Add0~59 Add0~62 temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.071 ns" { S[3] {} S[3]~combout {} Equal0~0 {} Add0~35 {} Add0~39 {} Add0~43 {} Add0~47 {} Add0~51 {} Add0~55 {} Add0~59 {} Add0~62 {} temp[6] {} } { 0.000ns 0.000ns 4.169ns 1.022ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.580ns } { 0.000ns 0.817ns 0.225ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.522 ns + " "Info: + Micro setup delay of destination is 0.522 ns" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 4.009 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[1\]\" to destination register is 4.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[1\] 1 CLK PIN_U20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.053 ns) 1.705 ns Cf~3 2 COMB LCCOMB_X1_Y3_N6 3 " "Info: 2: + IC(0.832 ns) + CELL(0.053 ns) = 1.705 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 3; COMB Node = 'Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { S[1] Cf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 3.031 ns Cf~3clkctrl 3 COMB CLKCTRL_G2 9 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 3.031 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'Cf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Cf~3 Cf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 4.009 ns temp\[6\] 4 REG LCCOMB_X6_Y2_N30 1 " "Info: 4: + IC(0.925 ns) + CELL(0.053 ns) = 4.009 ns; Loc. = LCCOMB_X6_Y2_N30; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Cf~3clkctrl temp[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 23.10 % ) " "Info: Total cell delay = 0.926 ns ( 23.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 76.90 % ) " "Info: Total interconnect delay = 3.083 ns ( 76.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { S[1] Cf~3 Cf~3clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { S[1] {} S[1]~combout {} Cf~3 {} Cf~3clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.832ns 1.326ns 0.925ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.071 ns" { S[3] Equal0~0 Add0~35 Add0~39 Add0~43 Add0~47 Add0~51 Add0~55 Add0~59 Add0~62 temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.071 ns" { S[3] {} S[3]~combout {} Equal0~0 {} Add0~35 {} Add0~39 {} Add0~43 {} Add0~47 {} Add0~51 {} Add0~55 {} Add0~59 {} Add0~62 {} temp[6] {} } { 0.000ns 0.000ns 4.169ns 1.022ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.580ns } { 0.000ns 0.817ns 0.225ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { S[1] Cf~3 Cf~3clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { S[1] {} S[1]~combout {} Cf~3 {} Cf~3clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.832ns 1.326ns 0.925ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[3\] Zf temp\[4\] 8.831 ns register " "Info: tco from clock \"S\[3\]\" to destination pin \"Zf\" through register \"temp\[4\]\" is 8.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 4.575 ns + Longest register " "Info: + Longest clock path from clock \"S\[3\]\" to source register is 4.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S\[3\] 1 CLK PIN_T14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.225 ns) 2.255 ns Cf~3 2 COMB LCCOMB_X1_Y3_N6 3 " "Info: 2: + IC(1.213 ns) + CELL(0.225 ns) = 2.255 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 3; COMB Node = 'Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { S[3] Cf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 3.581 ns Cf~3clkctrl 3 COMB CLKCTRL_G2 9 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 3.581 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'Cf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Cf~3 Cf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.575 ns temp\[4\] 4 REG LCCOMB_X9_Y2_N28 1 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.575 ns; Loc. = LCCOMB_X9_Y2_N28; Fanout = 1; REG Node = 'temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~3clkctrl temp[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 23.93 % ) " "Info: Total cell delay = 1.095 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.480 ns ( 76.07 % ) " "Info: Total interconnect delay = 3.480 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { S[3] Cf~3 Cf~3clkctrl temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { S[3] {} S[3]~combout {} Cf~3 {} Cf~3clkctrl {} temp[4] {} } { 0.000ns 0.000ns 1.213ns 1.326ns 0.941ns } { 0.000ns 0.817ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.256 ns + Longest register pin " "Info: + Longest register to pin delay is 4.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[4\] 1 REG LCCOMB_X9_Y2_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y2_N28; Fanout = 1; REG Node = 'temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.366 ns) 0.796 ns Zf~3 2 COMB LCCOMB_X9_Y2_N22 1 " "Info: 2: + IC(0.430 ns) + CELL(0.366 ns) = 0.796 ns; Loc. = LCCOMB_X9_Y2_N22; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { temp[4] Zf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 1.347 ns Zf~4 3 COMB LCCOMB_X6_Y2_N2 1 " "Info: 3: + IC(0.498 ns) + CELL(0.053 ns) = 1.347 ns; Loc. = LCCOMB_X6_Y2_N2; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.992 ns) 4.256 ns Zf 4 PIN PIN_AB16 0 " "Info: 4: + IC(0.917 ns) + CELL(1.992 ns) = 4.256 ns; Loc. = PIN_AB16; Fanout = 0; PIN Node = 'Zf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { Zf~4 Zf } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.411 ns ( 56.65 % ) " "Info: Total cell delay = 2.411 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.845 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { temp[4] Zf~3 Zf~4 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.256 ns" { temp[4] {} Zf~3 {} Zf~4 {} Zf {} } { 0.000ns 0.430ns 0.498ns 0.917ns } { 0.000ns 0.366ns 0.053ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { S[3] Cf~3 Cf~3clkctrl temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { S[3] {} S[3]~combout {} Cf~3 {} Cf~3clkctrl {} temp[4] {} } { 0.000ns 0.000ns 1.213ns 1.326ns 0.941ns } { 0.000ns 0.817ns 0.225ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { temp[4] Zf~3 Zf~4 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.256 ns" { temp[4] {} Zf~3 {} Zf~4 {} Zf {} } { 0.000ns 0.430ns 0.498ns 0.917ns } { 0.000ns 0.366ns 0.053ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] T\[0\] 12.099 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"T\[0\]\" is 12.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[0\] 1 PIN PIN_V2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 8; PIN Node = 'A\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.592 ns) 5.901 ns Add1~1 2 COMB LCCOMB_X2_Y3_N0 1 " "Info: 2: + IC(4.479 ns) + CELL(0.592 ns) = 5.901 ns; Loc. = LCCOMB_X2_Y3_N0; Fanout = 1; COMB Node = 'Add1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { A[0] Add1~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.154 ns) 6.528 ns T\[0\]~58 3 COMB LCCOMB_X1_Y3_N2 1 " "Info: 3: + IC(0.473 ns) + CELL(0.154 ns) = 6.528 ns; Loc. = LCCOMB_X1_Y3_N2; Fanout = 1; COMB Node = 'T\[0\]~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Add1~1 T[0]~58 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.228 ns) 7.251 ns T\[0\]~59 4 COMB LCCOMB_X5_Y3_N2 1 " "Info: 4: + IC(0.495 ns) + CELL(0.228 ns) = 7.251 ns; Loc. = LCCOMB_X5_Y3_N2; Fanout = 1; COMB Node = 'T\[0\]~59'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { T[0]~58 T[0]~59 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(1.952 ns) 12.099 ns T\[0\] 5 PIN PIN_E11 0 " "Info: 5: + IC(2.896 ns) + CELL(1.952 ns) = 12.099 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'T\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { T[0]~59 T[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.756 ns ( 31.04 % ) " "Info: Total cell delay = 3.756 ns ( 31.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.343 ns ( 68.96 % ) " "Info: Total interconnect delay = 8.343 ns ( 68.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.099 ns" { A[0] Add1~1 T[0]~58 T[0]~59 T[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.099 ns" { A[0] {} A[0]~combout {} Add1~1 {} T[0]~58 {} T[0]~59 {} T[0] {} } { 0.000ns 0.000ns 4.479ns 0.473ns 0.495ns 2.896ns } { 0.000ns 0.830ns 0.592ns 0.154ns 0.228ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[2\] B\[2\] S\[3\] -0.858 ns register " "Info: th for register \"temp\[2\]\" (data pin = \"B\[2\]\", clock pin = \"S\[3\]\") is -0.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 4.575 ns + Longest register " "Info: + Longest clock path from clock \"S\[3\]\" to destination register is 4.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S\[3\] 1 CLK PIN_T14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.225 ns) 2.255 ns Cf~3 2 COMB LCCOMB_X1_Y3_N6 3 " "Info: 2: + IC(1.213 ns) + CELL(0.225 ns) = 2.255 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 3; COMB Node = 'Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { S[3] Cf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 3.581 ns Cf~3clkctrl 3 COMB CLKCTRL_G2 9 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 3.581 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'Cf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Cf~3 Cf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.575 ns temp\[2\] 4 REG LCCOMB_X9_Y2_N30 1 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.575 ns; Loc. = LCCOMB_X9_Y2_N30; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~3clkctrl temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 23.93 % ) " "Info: Total cell delay = 1.095 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.480 ns ( 76.07 % ) " "Info: Total interconnect delay = 3.480 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { S[3] Cf~3 Cf~3clkctrl temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { S[3] {} S[3]~combout {} Cf~3 {} Cf~3clkctrl {} temp[2] {} } { 0.000ns 0.000ns 1.213ns 1.326ns 0.941ns } { 0.000ns 0.817ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns B\[2\] 1 PIN PIN_V13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V13; Fanout = 9; PIN Node = 'B\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.749 ns) + CELL(0.371 ns) 4.947 ns Add0~46 2 COMB LCCOMB_X9_Y2_N6 1 " "Info: 2: + IC(3.749 ns) + CELL(0.371 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y2_N6; Fanout = 1; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { B[2] Add0~46 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.225 ns) 5.433 ns temp\[2\] 3 REG LCCOMB_X9_Y2_N30 1 " "Info: 3: + IC(0.261 ns) + CELL(0.225 ns) = 5.433 ns; Loc. = LCCOMB_X9_Y2_N30; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { Add0~46 temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.423 ns ( 26.19 % ) " "Info: Total cell delay = 1.423 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.010 ns ( 73.81 % ) " "Info: Total interconnect delay = 4.010 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { B[2] Add0~46 temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { B[2] {} B[2]~combout {} Add0~46 {} temp[2] {} } { 0.000ns 0.000ns 3.749ns 0.261ns } { 0.000ns 0.827ns 0.371ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { S[3] Cf~3 Cf~3clkctrl temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.575 ns" { S[3] {} S[3]~combout {} Cf~3 {} Cf~3clkctrl {} temp[2] {} } { 0.000ns 0.000ns 1.213ns 1.326ns 0.941ns } { 0.000ns 0.817ns 0.225ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { B[2] Add0~46 temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { B[2] {} B[2]~combout {} Add0~46 {} temp[2] {} } { 0.000ns 0.000ns 3.749ns 0.261ns } { 0.000ns 0.827ns 0.371ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 14:47:27 2021 " "Info: Processing ended: Sat Jan 02 14:47:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
