{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551032901174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551032901180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 24 11:28:20 2019 " "Processing started: Sun Feb 24 11:28:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551032901180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032901180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_09p4_prec_clockdiv_n_bcd_counter -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_09p4_prec_clockdiv_n_bcd_counter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032901180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551032902153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551032902153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918178 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918184 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflopr_arch " "Found design unit 1: dflipflop-dflipflopr_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918189 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_2ton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918195 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_2ton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918201 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551032918201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551032918251 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] top.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at top.vhd(10)" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918255 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[7..1\] top.vhd(17) " "Using initial value X (don't care) for net \"GPIO_1\[7..1\]\" at top.vhd(17)" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918255 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:clk " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:clk\"" {  } { { "top.vhd" "clk" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551032918305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current clock_div_prec.vhd(41) " "VHDL Process Statement warning at clock_div_prec.vhd(41): signal \"current\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551032918307 "|top|clock_div_prec:clk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_val clock_div_prec.vhd(41) " "VHDL Process Statement warning at clock_div_prec.vhd(41): signal \"max_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551032918307 "|top|clock_div_prec:clk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div clock_div_prec.vhd(43) " "VHDL Process Statement warning at clock_div_prec.vhd(43): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551032918307 "|top|clock_div_prec:clk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_div clock_div_prec.vhd(32) " "VHDL Process Statement warning at clock_div_prec.vhd(32): inferring latch(es) for signal or variable \"clk_div\", which holds its previous value in one or more paths through the process" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551032918307 "|top|clock_div_prec:clk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_div clock_div_prec.vhd(32) " "Inferred latch for \"clk_div\" at clock_div_prec.vhd(32)" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032918309 "|top|clock_div_prec:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551032918342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_div_prec:clk\|clk_div " "Latch clock_div_prec:clk\|clk_div has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_div_prec:clk\|current\[31\] " "Ports D and ENA on the latch are fed by the same signal clock_div_prec:clk\|current\[31\]" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551032919228 ""}  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551032919228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551032919284 "|top|GPIO_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551032919284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551032919417 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clk\|current\[31\] Low " "Register clock_div_prec:clk\|current\[31\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551032919643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clk\|current\[0\] Low " "Register clock_div_prec:clk\|current\[0\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/clock_div_prec.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551032919643 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1551032919643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551032919980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551032919980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551032920081 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Josh/Documents/HW/EELE/Lab/9.4/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551032920081 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551032920081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551032920083 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551032920083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551032920083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551032920083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551032920133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 24 11:28:40 2019 " "Processing ended: Sun Feb 24 11:28:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551032920133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551032920133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551032920133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551032920133 ""}
