\subsection{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h File Reference}
\label{_u_a_r_t_u_s_c_i_a_8h}\index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}


\subsubsection{Detailed Description}
U\+A\+R\+T driver implementation for a U\+S\+C\+I\+A peripheral. 

============================================================================

The U\+A\+R\+T header file should be included in an application as follows\+: 
\begin{DoxyCode}
\textcolor{preprocessor}{#include <ti/drivers/UART.h>}
\textcolor{preprocessor}{#include <ti/drivers/uart/UARTUSCIA.h>}
\end{DoxyCode}


This U\+A\+R\+T driver implementation is designed to operate on a U\+C\+S\+I controller in U\+A\+R\+T mode. It uses the A\+P\+Is for a U\+S\+C\+I\+A controller. 

{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$stdbool.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/\+U\+A\+R\+T.\+h$>$}\\*
{\ttfamily \#include $<$ti/sysbios/knl/\+Semaphore.\+h$>$}\\*
Include dependency graph for U\+A\+R\+T\+U\+S\+C\+I\+A.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_u_a_r_t_u_s_c_i_a_8h__incl}
\end{center}
\end{figure}
\subsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___baudrate_config}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Baudrate configuration. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___h_w_attrs}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Hardware attributes. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___object}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Object. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___baudrate_config}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config} \hyperlink{_u_a_r_t_u_s_c_i_a_8h_a9dd05c71b8c01f08e0e7a3d244b979a5}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Baudrate configuration. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___h_w_attrs}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs} \hyperlink{_u_a_r_t_u_s_c_i_a_8h_ae0df79ea0be8c2a982879d4ca96640b6}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Hardware attributes. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___object}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object} \hyperlink{_u_a_r_t_u_s_c_i_a_8h_ada23da6b4e4cb68cc02b428572a35039}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+U\+S\+C\+I\+A Object. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_u_a_r_t_u_s_c_i_a___object}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object} $\ast$ \hyperlink{_u_a_r_t_u_s_c_i_a_8h_a079d7343628e06c721baa22f08bdb5da}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle}
\end{DoxyCompactItemize}
\subsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{struct_u_a_r_t___fxn_table}{U\+A\+R\+T\+\_\+\+Fxn\+Table} \hyperlink{_u_a_r_t_u_s_c_i_a_8h_a3ee66a5f5c9d9418c1aefea691f48c8a}{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table}
\end{DoxyCompactItemize}


\subsubsection{Typedef Documentation}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}!U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}!U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}
\paragraph[{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}  {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Baudrate\+Config}}\label{_u_a_r_t_u_s_c_i_a_8h_a9dd05c71b8c01f08e0e7a3d244b979a5}


U\+A\+R\+T\+U\+S\+C\+I\+A Baudrate configuration. 

This structure is used to specifiy the usci controller\textquotesingle{}s clock divider settings to achieve the desired baudrate given the indicated clock input frequency. Divider values can be determined by referring to the M\+S\+P430 baudrate calculator. \href{http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html}{\tt http\+://software-\/dl.\+ti.\+com/msp430/msp430\+\_\+public\+\_\+sw/mcu/msp430/\+M\+S\+P430\+Baud\+Rate\+Converter/index.\+html}

A sample structure is shown below\+: 
\begin{DoxyCode}
1 const UARTUSCIA\_BaudrateConfig uartUSCIABaudrates[] = \{
2  // Baudrate, input clock (Hz), Prescalar, UCBRFx, UCBRSx, Oversampling
3     \{115200,  8192000,          4,         7,      0,      1\},
4     \{9600,    8192000,          53,        5,      0,      1\},
5     \{9600,    32768,            3,         0,      3,      0\},
6 \};
\end{DoxyCode}
 \index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}!U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}!U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}
\paragraph[{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}  {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+H\+W\+Attrs}}\label{_u_a_r_t_u_s_c_i_a_8h_ae0df79ea0be8c2a982879d4ca96640b6}


U\+A\+R\+T\+U\+S\+C\+I\+A Hardware attributes. 

These fields are used by driverlib A\+P\+Is and therefore must be populated by driverlib macro definitions. For M\+S\+P430\+Ware these definitions are found in\+:
\begin{DoxyItemize}
\item inc/hw\+\_\+memmap.\+h
\item usci\+\_\+a\+\_\+uart.\+h
\end{DoxyItemize}

A sample structure is shown below\+: 
\begin{DoxyCode}
1 const UARTUSCIA\_BaudrateConfig uartUSCIABaudrates[] = \{
2  // Baudrate, input clock (Hz), UCBRx, UCBRFx, UCBRSx, Oversampling
3     \{115200,  8192000,          4,     7,      0,      1\},
4     \{9600,    8192000,          53,    5,      0,      1\},
5     \{9600,    32768,            3,     0,      3,      0\},
6 \};
7 
8 const UARTUSCIA\_HWAttrs uartUSCIAHWAttrs[] = \{
9     \{
10         USCI\_A0\_BASE,
11         USCI\_A\_UART\_CLOCKSOURCE\_SMCLK,
12         USCI\_A\_UART\_LSB\_FIRST,
13         sizeof(uartUSCIABaudrates/UARTUSCIA\_BaudrateConfig),
14         uartUSCIABaudrates
15     \},
16     \{
17         USCI\_A1\_BASE,
18         USCI\_A\_UART\_CLOCKSOURCE\_SMCLK,
19         USCI\_A\_UART\_LSB\_FIRST,
20         sizeof(uartUSCIABaudrates/UARTUSCIA\_BaudrateConfig),
21         uartUSCIABaudrates
22     \},
23 \};
\end{DoxyCode}
 \index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}!U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}!U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}
\paragraph[{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}  {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object}}\label{_u_a_r_t_u_s_c_i_a_8h_ada23da6b4e4cb68cc02b428572a35039}


U\+A\+R\+T\+U\+S\+C\+I\+A Object. 

Not intended to be used by the user. \index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}!U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle}}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle}!U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}
\paragraph[{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Object} $\ast$ {\bf U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+\+Handle}}\label{_u_a_r_t_u_s_c_i_a_8h_a079d7343628e06c721baa22f08bdb5da}


\subsubsection{Variable Documentation}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}!U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table}}
\index{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table@{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table}!U\+A\+R\+T\+U\+S\+C\+I\+A.\+h@{U\+A\+R\+T\+U\+S\+C\+I\+A.\+h}}
\paragraph[{U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf U\+A\+R\+T\+\_\+\+Fxn\+Table} U\+A\+R\+T\+U\+S\+C\+I\+A\+\_\+fxn\+Table}\label{_u_a_r_t_u_s_c_i_a_8h_a3ee66a5f5c9d9418c1aefea691f48c8a}
