<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<!-- hexo-inject:begin --><!-- hexo-inject:end --><meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/myMiddle.css" type="text/css" />
<title>Ziyi Wang - The Chinese University of Hong Kong</title><!-- hexo-inject:begin --><!-- hexo-inject:end -->
</head>
<body>
<!-- hexo-inject:begin --><!-- hexo-inject:end --><div id="layout-content">
<table class="imgtable"><tr><td>
<img src="./ziyi.jpg" alt="" width="180px" />&nbsp;</td>
<td align="left"><h1>Ziyi Wang</h1>
<p><b>Ph.D. student</b>  </p>
<p><a href="http://www.cse.cuhk.edu.hk" target=&ldquo;blank&rdquo;>Department of Computer Science and Engineering</a> <br />
<a href="http://www.cuhk.edu.hk/english/index.html" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong</a> <br />
<b>Email</b>:ziyiwang21@cse.cuhk.edu.hk <br /></p>
<a href="https://scholar.google.hk/citations?hl=zh-CN&user=YUnkadUAAAAJ " target=&ldquo;blank&rdquo;>Google Scholar</a> <br />

</td></tr></table>
<h2>Biography</h2>
<p>
  <!-- <b><font color="red">He is now looking for a PhD offer. <a href=mailto:werry715@gmail.com>contact him.</a> </font></b> -->
  <!-- <br /> -->
  <br />
    I am currently a postdoctoral research fellow working with Professor Bei Yu at the Department of Computer Science and Engineering, 
  The Chinese University of Hong Kong (CUHK). Previously, I received my Ph.D. from the same department under the supervision of Professor Bei Yu and my B.S. in the Department of Computer Science and Technology from Fudan University.
  My research interests include graph learning in EDA, logic synthesis and hardware emulation.
<br />

<br />
Besides research, I love playing badminton in my spare time.
<h2>News</h2>
<div class="infoblock">
<div class="blockcontent">
<ul>
  <li><p><b>2023.2.14</b>   Congratulation! Two publications in DAC as first/co-first author! </p></li>
  <li><p><b>2022.11.17</b>   Congratulation! Frist publication in TCAD! </p></li>
  <li><p><b>2022.02.13</b>   Congratulation! Our work on netlist learning is recieved by DAC! </p></li>
  <li><p><b>2021.07.14</b>   Congratulation! First publication in ICCAD as co-first author! </p></li>
  
</ul>
</div></div>

<h2>Publications</h2>
<h3>Journal Papers</h3>
<ul>
  <li><p>
    <b>Ziyi Wang</b>, Siting Liu, Yuan Pu, Song Chen, Tsung-Yi Ho, Bei Yu, “PRO-TIME: Pre-routing Optimization-aware Timing Prediction via Multimodal Learning”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2025.
  </p></li>
  <li><p>
    Siting Liu, <b>Ziyi Wang</b>, Fangzhou Liu, Yibo Lin, Bei Yu, Martin D.F. Wong, 
      “Sign-off Timing Considerations via Concurrent Routing Topology Optimization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024.
  </p></li>
  <li><p>
    <b>Ziyi Wang</b>, Wenqian Zhao, Yuan Pu, Lei Chen, Wilson Wang Kit Thong,
Weihua Sheng, Tsung-Yi Ho, Bei Yu, “ParSGCN: Bridging the Gap Between Emulation Partitioning and Scheduling”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024.
  </p></li>
  <li><p>
    <b>Ziyi Wang</b>, Chen Bai, Zhuolun He, Guangliang Zhang, Qiang Xu, Tsung-Yi Ho, Yu Huang, Bei Yu, “FGNN2: A Powerful Pre-Training Framework for Learning the Logic Functionality of Circuits”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024.
  </p></li>
  <li><p>
    Xinyun Zhang, Binwu Zhu, Fangzhou Liu, <b>Ziyi Wang</b>, Peng Xu, Hong Xu, Bei Yu, "Pre-Routing Timing Prediction Across Different Technology Nodes",  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024.
  </p></li>
  <li><p>
    <b>Ziyi Wang*</b>, Zhuolun He*, Chen Bai, Haoyu Yang, Bei Yu, “Efficient Arithmetic Block Identification with Graph Learning and Network-flow”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2022.
  </p></li>
</ul>
<h3>Conference Papers</h3>
<ul>
  <li><p>
    <b>Ziyi Wang</b>, Fangzhou Liu, Tsung-Yi Ho, David Z. Pan and Bei Yu, “NUA-Timer: Pre-Synthesis Timing Prediction Under Non-Uniform Input Arrival Time”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Oct. 26–30, 2025.
  </p></li>
  <li><p>
    Seunggeun Kim, <b>Ziyi Wang</b>, Sungyoung Lee, Youngmin Oh, Hanqing Zhu, Doyun Kim and David Z. Pan, "PPAAS: PVT and Pareto Aware Analog Sizing via Goal-conditioned Reinforcement Learning", IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Oct. 26–30, 2025.
  </p></li>
   <li><p>
    <b>Ziyi Wang*</b>, Siting Liu*, Yuan Pu, Song Chen, Tsung-Yi Ho, Bei Yu, “Restructure-Tolerant Timing Prediction via Multimodal Fusion”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jul. 09–13, 2023.
  </p></li>
  <li><p>
    Siting Liu*, <b>Ziyi Wang*</b>, Fangzhou Liu, Yibo Lin, Bei Yu, Martin Wong, “Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jul. 09–13, 2023. (<b>* represents equal contribution</b>)
  </p></li>
  <li><p>
    <b>Ziyi Wang</b>, Chen Bai, Zhuolun He, Guangliang Zhang, Qiang Xu, Tsung-Yi Ho, Bei Yu, Yu Huang, “Functionality Matters in Netlist Representation Learning”, ACM/IEEE Design Automation Conference (<b>DAC</b>), Jul. 10–14, 2022.
  </p></li>
  <li><p>
    Zhuolun He*, <b>Ziyi Wang*</b>, Chen Bai, Haoyu Yang, Bei Yu, “Graph Learning-Based Arithmetic Block Identification”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Nov. 1–4, 2021. (<b>* represents equal contribution</b>)
  </p></li>
  <li><p>
    Yuan Pu, Fangzhou Liu, Zhuolun He, Keren Zhu, Rongliang Fu, <b>Ziyi Wang</b>, Tsung-Yi Ho, Bei Yu, "HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning,", ACM International Symposium on Physical Design (<b>ISPD</b>), 2025.
  </p></li>
   <li><p>
    Fangzhou Liu, Guannan Guo, Yuyang Ye, <b>Ziyi Wang</b>, Wenjie Fu, Weihua Sheng, Bei Yu, “GraphCAD: Leveraging Graph Neural Networks for Accuracy Prediction Handling Crosstalk-affected Delays”, ACM International Symposium on Physical Design (<b>ISPD</b>), 2025.
  </p></li>
   <li><p>
    Xinyun Zhang, Binwu Zhu, Fangzhou Liu, <b>Ziyi Wang</b>, Peng Xu, Hong Xu, Bei Yu, "Disentangle, Align and Generalize: Learning A Timing Predictor
from Different Technology Nodes", ACM/IEEE Design Automation Conference (<b>DAC</b>), 2024.
  </p></li>
   <li><p>
    Siting Liu, Jiaxi Jiang, Zhuolun He, <b>Ziyi Wang</b>, Yibo Lin, Bei Yu, Martin Wong, 
      "Routing-aware Legal Hybrid Bonding Terminal Assignment for 3D Face-to-Face Stacked ICs", Proceedings of the 2024 International Symposium on Physical Design (<b>ISPD</b>), 2024.
  </p></li>
</ul>

<h2>Education</h2>
<ul>
  <li><p>
    Ph.D. Computer Science and Engineering, The Chinese University of Hong Kong, Aug 2021 - present
  </p></li>
  <li><p>
    B.S. Computer Science and Technology, Fudan University, Sept 2016 - Jun 2021
  </p></li>
</ul>

</html>
