Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 16:35:57 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file music_adc_top_level_timing_summary_routed.rpt -pb music_adc_top_level_timing_summary_routed.pb -rpx music_adc_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : music_adc_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                 1628        0.034        0.000                      0                 1628        4.020        0.000                       0                   832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.168        0.000                      0                 1628        0.034        0.000                      0                 1628        4.020        0.000                       0                   832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.281ns (34.449%)  route 6.243ns (65.551%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.734    14.658    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.782 r  MUSIC_PLAYER/player/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    14.782    MUSIC_PLAYER/buzzer_inst/D[6]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425    14.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.032    14.949    MUSIC_PLAYER/buzzer_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 3.281ns (34.460%)  route 6.240ns (65.540%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.731    14.655    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.779 r  MUSIC_PLAYER/player/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    14.779    MUSIC_PLAYER/buzzer_inst/D[4]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425    14.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.031    14.948    MUSIC_PLAYER/buzzer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.281ns (34.469%)  route 6.238ns (65.531%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.729    14.652    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.776 r  MUSIC_PLAYER/player/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    14.776    MUSIC_PLAYER/buzzer_inst/D[3]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425    14.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.031    14.948    MUSIC_PLAYER/buzzer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.281ns (34.467%)  route 6.238ns (65.533%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.729    14.652    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.776 r  MUSIC_PLAYER/player/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    14.776    MUSIC_PLAYER/buzzer_inst/D[2]
    SLICE_X29Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.427    14.768    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X29Y81         FDRE (Setup_fdre_C_D)        0.032    14.951    MUSIC_PLAYER/buzzer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 3.281ns (34.395%)  route 6.258ns (65.605%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.749    14.672    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.796 r  MUSIC_PLAYER/player/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    14.796    MUSIC_PLAYER/buzzer_inst/D[17]
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428    14.769    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[17]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.079    14.999    MUSIC_PLAYER/buzzer_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 3.281ns (34.589%)  route 6.205ns (65.411%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.696    14.619    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.743 r  MUSIC_PLAYER/player/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    14.743    MUSIC_PLAYER/buzzer_inst/D[14]
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.430    14.771    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[14]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)        0.031    14.953    MUSIC_PLAYER/buzzer_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 3.281ns (34.456%)  route 6.241ns (65.544%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.732    14.655    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.779 r  MUSIC_PLAYER/player/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    14.779    MUSIC_PLAYER/buzzer_inst/D[15]
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428    14.769    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[15]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.079    14.999    MUSIC_PLAYER/buzzer_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 3.281ns (34.508%)  route 6.227ns (65.492%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.718    14.641    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.124    14.765 r  MUSIC_PLAYER/player/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    14.765    MUSIC_PLAYER/buzzer_inst/D[19]
    SLICE_X30Y84         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.429    14.770    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[19]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.081    15.002    MUSIC_PLAYER/buzzer_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 3.281ns (34.784%)  route 6.151ns (65.216%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__1/Q
                         net (fo=125, routed)         1.478     7.192    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_112_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262/O
                         net (fo=1, routed)           0.000     7.316    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_262_n_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.530 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191/O
                         net (fo=1, routed)           0.306     7.836    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_191_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.297     8.133 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109/O
                         net (fo=1, routed)           0.403     8.536    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_109_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58/O
                         net (fo=1, routed)           0.000     8.660    MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_58_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     8.898 r  MUSIC_PLAYER/cur_song_giant_pitch/g0_b0__2_i_27/O
                         net (fo=1, routed)           0.651     9.548    MUSIC_PLAYER/cur_pitch_mux/cur_song4_pitch[0]
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.298     9.846 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.000     9.846    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_8_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    10.091 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494    11.585    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298    11.883 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000    11.883    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.097 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602    12.699    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    13.022 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    13.597    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    13.923 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.642    14.566    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.690 r  MUSIC_PLAYER/player/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    14.690    MUSIC_PLAYER/buzzer_inst/D[9]
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.430    14.771    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[9]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)        0.032    14.954    MUSIC_PLAYER/buzzer_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[9]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.549ns (38.719%)  route 5.617ns (61.281%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.736     5.257    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X30Y106        FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/Q
                         net (fo=125, routed)         1.928     7.703    MUSIC_PLAYER/cur_song_teq_dur/cur_note_index[10]_i_99_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  MUSIC_PLAYER/cur_song_teq_dur/cur_note_index[10]_i_1056/O
                         net (fo=1, routed)           0.000     7.827    MUSIC_PLAYER/cur_song_teq_dur/cur_note_index[10]_i_1056_n_0
    SLICE_X40Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     8.039 r  MUSIC_PLAYER/cur_song_teq_dur/cur_note_index_reg[10]_i_706/O
                         net (fo=2, routed)           0.500     8.538    MUSIC_PLAYER/cur_song_teq_dur/cur_note_index_reg[10]_i_706_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.299     8.837 r  MUSIC_PLAYER/cur_song_teq_dur/cur_note_index[10]_i_919/O
                         net (fo=1, routed)           0.000     8.837    MUSIC_PLAYER/cur_song_teq_dur/cur_note_index[10]_i_919_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.245     9.082 r  MUSIC_PLAYER/cur_song_teq_dur/cur_note_index_reg[10]_i_542/O
                         net (fo=1, routed)           0.000     9.082    MUSIC_PLAYER/cur_song_teq_dur/cur_note_index_reg[10]_i_542_n_0
    SLICE_X39Y94         MUXF8 (Prop_muxf8_I0_O)      0.104     9.186 r  MUSIC_PLAYER/cur_song_teq_dur/cur_note_index_reg[10]_i_313/O
                         net (fo=1, routed)           0.309     9.496    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_82_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.316     9.812 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_171/O
                         net (fo=1, routed)           0.710    10.522    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_171_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.646 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_82/O
                         net (fo=1, routed)           0.000    10.646    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_82_n_0
    SLICE_X39Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    10.863 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_39/O
                         net (fo=2, routed)           0.722    11.585    MUSIC_PLAYER/player/cur_dur[16]
    SLICE_X35Y99         LUT4 (Prop_lut4_I1_O)        0.299    11.884 r  MUSIC_PLAYER/player/cur_note_index[10]_i_19/O
                         net (fo=1, routed)           0.000    11.884    MUSIC_PLAYER/player/cur_note_index[10]_i_19_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.434 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.001    12.435    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.663 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.379    13.042    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.313    13.355 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          1.068    14.423    MUSIC_PLAYER/player/cur_note_index
    SLICE_X35Y94         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[9]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.434    14.775    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[9]_rep__1/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.721    MUSIC_PLAYER/player/cur_note_index_reg[9]_rep__1
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_7
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[20]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_5
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[22]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_6
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[21]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_4
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[23]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.850%)  route 0.252ns (64.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.549     1.432    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/Q
                         net (fo=5, routed)           0.252     1.826    pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg[7]
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/data_out_reg[7]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.063     1.755    pwm_adc_inst/pwm_adc_sar_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  MUSIC_PLAYER/player/dur_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    MUSIC_PLAYER/player/dur_counter_reg[24]_i_1_n_7
    SLICE_X36Y101        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y101        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[24]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MUSIC_PLAYER/player/dur_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/dur_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.562     1.445    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MUSIC_PLAYER/player/dur_counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    MUSIC_PLAYER/player/dur_counter_reg[18]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  MUSIC_PLAYER/player/dur_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    MUSIC_PLAYER/player/dur_counter_reg[16]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  MUSIC_PLAYER/player/dur_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    MUSIC_PLAYER/player/dur_counter_reg[20]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  MUSIC_PLAYER/player/dur_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    MUSIC_PLAYER/player/dur_counter_reg[24]_i_1_n_5
    SLICE_X36Y101        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.917     2.045    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y101        FDRE                                         r  MUSIC_PLAYER/player/dur_counter_reg[26]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    MUSIC_PLAYER/player/dur_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r2r_adc_inst/r2r_adc_sar_inst/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.936%)  route 0.258ns (58.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.551     1.434    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  r2r_adc_inst/r2r_adc_sar_inst/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          0.258     1.833    r2r_adc_inst/r2r_adc_sar_inst/a
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.878    r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg[7]_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.817     1.944    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[7]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.091     1.786    r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_adc_inst/r2r_adc_sar_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.935%)  route 0.287ns (67.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.551     1.434    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[5]/Q
                         net (fo=3, routed)           0.287     1.862    r2r_adc_inst/r2r_adc_sar_inst/D[5]
    SLICE_X32Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.817     1.945    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/data_out_reg[5]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.072     1.768    r2r_adc_inst/r2r_adc_sar_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 general_adc_averager/AVERAGER/REG_ARRAY_reg[255][6]_general_adc_averager_AVERAGER_REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            general_adc_averager/AVERAGER/REG_ARRAY_reg[256][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.111%)  route 0.254ns (54.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.556     1.439    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  general_adc_averager/AVERAGER/REG_ARRAY_reg[255][6]_general_adc_averager_AVERAGER_REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  general_adc_averager/AVERAGER/REG_ARRAY_reg[255][6]_general_adc_averager_AVERAGER_REG_ARRAY_reg_r_253/Q
                         net (fo=1, routed)           0.254     1.858    general_adc_averager/AVERAGER/REG_ARRAY_reg[255][6]_general_adc_averager_AVERAGER_REG_ARRAY_reg_r_253_n_0
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  general_adc_averager/AVERAGER/REG_ARRAY_reg_gate__8/O
                         net (fo=1, routed)           0.000     1.903    general_adc_averager/AVERAGER/REG_ARRAY_reg_gate__8_n_0
    SLICE_X31Y64         FDRE                                         r  general_adc_averager/AVERAGER/REG_ARRAY_reg[256][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.824     1.952    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  general_adc_averager/AVERAGER/REG_ARRAY_reg[256][6]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.091     1.794    general_adc_averager/AVERAGER/REG_ARRAY_reg[256][6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y62   ADC_select_synchronizer/almost_synchronized_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y65   ADC_select_synchronizer/almost_synchronized_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y65   ADC_select_synchronizer/synchronized_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y65   ADC_select_synchronizer/synchronized_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y75   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y75   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y76   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y60   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y60   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y69   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y69   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y60   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y60   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y69   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y69   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.811ns  (logic 5.085ns (43.056%)  route 6.725ns (56.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=1, routed)           3.647     5.098    volume_controller/switches_inputs_IBUF[0]
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.124     5.222 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.078     8.300    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    11.811 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.811    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.124ns  (logic 1.475ns (35.777%)  route 2.648ns (64.223%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=1, routed)           1.650     1.869    volume_controller/switches_inputs_IBUF[0]
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.998     2.912    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     4.124 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.124    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.782ns  (logic 4.965ns (33.591%)  route 9.817ns (66.409%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.747    11.439    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.150    11.589 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.518    16.107    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    19.846 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    19.846    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.497ns  (logic 4.903ns (33.823%)  route 9.594ns (66.177%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.780    11.472    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.120    11.592 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.262    15.854    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707    19.561 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    19.561    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.490ns  (logic 4.957ns (34.211%)  route 9.533ns (65.789%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.924    11.616    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.150    11.766 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.057    15.823    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.731    19.554 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    19.554    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.174ns  (logic 4.720ns (33.300%)  route 9.454ns (66.700%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.780    11.472    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.596 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.122    15.718    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.238 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    19.238    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 4.735ns (33.535%)  route 9.385ns (66.465%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 f  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 r  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.924    11.616    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.740 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.909    15.649    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.184 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    19.184    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.084ns  (logic 4.711ns (33.448%)  route 9.373ns (66.552%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.779    11.471    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.595 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.042    15.637    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.147 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    19.147    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.954ns  (logic 4.736ns (33.938%)  route 9.218ns (66.062%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.543     5.064    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=22, routed)          1.463     6.983    ADC_select_synchronizer/raw_data_display_select
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  ADC_select_synchronizer/CA_OBUF_inst_i_22/O
                         net (fo=5, routed)           0.959     8.066    pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_21
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.190 f  pwm_adc_inst/pwm_adc_sweep_inst/CA_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.659     8.849    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.973 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.670     9.643    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.767 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    10.568    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_10_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.692 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.747    11.439    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.563 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.919    15.482    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.017 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    19.017    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.931ns  (logic 4.907ns (44.896%)  route 6.023ns (55.104%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.533     5.054    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[5]/Q
                         net (fo=5, routed)           1.375     6.885    pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_pwm_inst/compare_neg_pwm_duty_reg[5]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.009 r  pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_pwm_inst/pwm_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.009    pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst/S[2]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.389 r  pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.895     8.284    pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  pwm_adc_inst/pwm_adc_sar_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.642     9.050    pwm_adc_inst/pwm_adc_sweep_inst/pwm_out
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.116     9.166 r  pwm_adc_inst/pwm_adc_sweep_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.111    12.277    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.707    15.984 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.984    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_method_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.412ns (43.199%)  route 5.801ns (56.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.071    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X14Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  adc_method_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=38, routed)          2.478     8.066    r2r_adc_inst/r2r_adc_sweep_inst/adc_method_select_sync
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.156     8.222 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.324    11.546    r2r_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         3.738    15.284 r  r2r_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.284    r2r_out[7]
    G3                                                                r  r2r_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_method_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.817ns  (logic 4.385ns (44.664%)  route 5.432ns (55.336%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.071    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X14Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  adc_method_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=38, routed)          2.459     8.047    r2r_adc_inst/r2r_adc_sweep_inst/adc_method_select_sync
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.153     8.200 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.974    11.174    r2r_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         3.714    14.888 r  r2r_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.888    r2r_out[5]
    K2                                                                r  r2r_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.372ns (61.045%)  route 0.875ns (38.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.440    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  general_adc_averager/AVERAGER/sum_reg[9]/Q
                         net (fo=3, routed)           0.875     2.457    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.687 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.687    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.363ns (59.545%)  route 0.926ns (40.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.554     1.437    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  general_adc_averager/AVERAGER/sum_reg[23]/Q
                         net (fo=2, routed)           0.926     2.505    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.727 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.727    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.349ns (57.350%)  route 1.004ns (42.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.554     1.437    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  general_adc_averager/AVERAGER/sum_reg[21]/Q
                         net (fo=4, routed)           1.004     2.582    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.790 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.790    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.357ns (56.474%)  route 1.046ns (43.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.554     1.437    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  general_adc_averager/AVERAGER/sum_reg[22]/Q
                         net (fo=3, routed)           1.046     2.624    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.841 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.841    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.360ns (55.738%)  route 1.080ns (44.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.554     1.437    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  general_adc_averager/AVERAGER/sum_reg[20]/Q
                         net (fo=4, routed)           1.080     2.658    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.877 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.877    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.346ns (54.045%)  route 1.144ns (45.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.555     1.438    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  general_adc_averager/AVERAGER/sum_reg[19]/Q
                         net (fo=4, routed)           1.144     2.724    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.929 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.929    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.437ns (56.377%)  route 1.112ns (43.623%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.551     1.434    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[6]/Q
                         net (fo=3, routed)           0.231     1.793    r2r_adc_inst/r2r_adc_sweep_inst/D[6]
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.892 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.881     2.773    r2r_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.983 r  r2r_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.983    r2r_out[6]
    H2                                                                r  r2r_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 volume_controller/buzzer_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.420ns (54.785%)  route 1.172ns (45.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.551     1.434    volume_controller/clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  volume_controller/buzzer_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  volume_controller/buzzer_out_reg/Q
                         net (fo=2, routed)           0.174     1.772    volume_controller/buzzer_volumed
    SLICE_X30Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.817 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.998     2.816    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     4.027 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.027    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.343ns (51.769%)  route 1.251ns (48.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.440    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  general_adc_averager/AVERAGER/sum_reg[10]/Q
                         net (fo=3, routed)           1.251     2.833    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.035 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.035    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.453ns (55.859%)  route 1.148ns (44.141%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.551     1.434    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y79         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.148     1.582 r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[4]/Q
                         net (fo=3, routed)           0.166     1.748    r2r_adc_inst/r2r_adc_sweep_inst/D[4]
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.847 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.982     2.829    r2r_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.035 r  r2r_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.035    r2r_out[4]
    H1                                                                r  r2r_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.859ns  (logic 3.223ns (27.178%)  route 8.636ns (72.822%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.749    11.735    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.859 r  MUSIC_PLAYER/player/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    11.859    MUSIC_PLAYER/buzzer_inst/D[17]
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428     4.769    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[17]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.845ns  (logic 3.223ns (27.212%)  route 8.621ns (72.788%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.734    11.721    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.845 r  MUSIC_PLAYER/player/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    11.845    MUSIC_PLAYER/buzzer_inst/D[6]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425     4.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.842ns  (logic 3.223ns (27.217%)  route 8.619ns (72.783%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.732    11.718    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.842 r  MUSIC_PLAYER/player/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    11.842    MUSIC_PLAYER/buzzer_inst/D[15]
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428     4.769    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[15]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.842ns  (logic 3.223ns (27.219%)  route 8.618ns (72.781%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.731    11.718    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.842 r  MUSIC_PLAYER/player/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    11.842    MUSIC_PLAYER/buzzer_inst/D[4]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425     4.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.839ns  (logic 3.223ns (27.224%)  route 8.616ns (72.776%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.729    11.715    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  MUSIC_PLAYER/player/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.839    MUSIC_PLAYER/buzzer_inst/D[2]
    SLICE_X29Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.427     4.768    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.839ns  (logic 3.223ns (27.225%)  route 8.616ns (72.775%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.729    11.715    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  MUSIC_PLAYER/player/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    11.839    MUSIC_PLAYER/buzzer_inst/D[3]
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.425     4.766    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.828ns  (logic 3.223ns (27.250%)  route 8.605ns (72.750%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.718    11.704    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.124    11.828 r  MUSIC_PLAYER/player/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    11.828    MUSIC_PLAYER/buzzer_inst/D[19]
    SLICE_X30Y84         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.429     4.770    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[19]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.806ns  (logic 3.223ns (27.302%)  route 8.583ns (72.698%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.696    11.682    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.806 r  MUSIC_PLAYER/player/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    11.806    MUSIC_PLAYER/buzzer_inst/D[14]
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.430     4.771    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[14]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.772ns  (logic 2.712ns (23.040%)  route 9.060ns (76.960%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.448     5.900    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.024 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.599     6.623    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.453     7.200    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.324 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.412     8.736    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  MUSIC_PLAYER/player/g1_b8/O
                         net (fo=1, routed)           0.000     8.860    MUSIC_PLAYER/note_to_period_inst/old_period_reg[8]_0
    SLICE_X33Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     9.077 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[8]_i_1/O
                         net (fo=5, routed)           0.463     9.540    MUSIC_PLAYER/player/buzzer_period[8]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.299     9.839 r  MUSIC_PLAYER/player/counter[22]_i_8/O
                         net (fo=1, routed)           0.595    10.433    MUSIC_PLAYER/player/counter[22]_i_8_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.557 r  MUSIC_PLAYER/player/counter[22]_i_3/O
                         net (fo=23, routed)          1.090    11.648    MUSIC_PLAYER/player/counter[22]_i_3_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.772 r  MUSIC_PLAYER/player/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    11.772    MUSIC_PLAYER/buzzer_inst/D[11]
    SLICE_X30Y82         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.427     4.768    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.763ns  (logic 3.223ns (27.401%)  route 8.540ns (72.599%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.430     5.882    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21/O
                         net (fo=1, routed)           0.786     6.792    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_21_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7/O
                         net (fo=1, routed)           0.000     6.916    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_7_n_0
    SLICE_X35Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.154 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_1/O
                         net (fo=44, routed)          1.494     8.648    MUSIC_PLAYER/player/cur_pitch[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.298     8.946 r  MUSIC_PLAYER/player/g1_b9/O
                         net (fo=1, routed)           0.000     8.946    MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.160 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[9]_i_1/O
                         net (fo=4, routed)           0.602     9.762    MUSIC_PLAYER/player/buzzer_period[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.323    10.085 r  MUSIC_PLAYER/player/counter[22]_i_15/O
                         net (fo=1, routed)           0.575    10.660    MUSIC_PLAYER/player/counter[22]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.326    10.986 r  MUSIC_PLAYER/player/counter[22]_i_5/O
                         net (fo=23, routed)          0.653    11.639    MUSIC_PLAYER/player/counter[22]_i_5_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.763 r  MUSIC_PLAYER/player/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    11.763    MUSIC_PLAYER/buzzer_inst/D[12]
    SLICE_X30Y82         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.427     4.768    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r2r_adc_comp
                            (input port)
  Destination:            r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.217ns (20.733%)  route 0.828ns (79.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  r2r_adc_comp (IN)
                         net (fo=0)                   0.000     0.000    r2r_adc_comp
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  r2r_adc_comp_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.045    r2r_adc_comp_synchronizer/r2r_adc_comp_IBUF
    SLICE_X36Y79         FDRE                                         r  r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.818     1.946    r2r_adc_comp_synchronizer/clk_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 pwm_adc_comp
                            (input port)
  Destination:            pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.225ns (19.713%)  route 0.918ns (80.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  pwm_adc_comp (IN)
                         net (fo=0)                   0.000     0.000    pwm_adc_comp
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pwm_adc_comp_IBUF_inst/O
                         net (fo=1, routed)           0.918     1.144    pwm_adc_comp_synchronizer/pwm_adc_comp_IBUF
    SLICE_X43Y75         FDRE                                         r  pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.815     1.942    pwm_adc_comp_synchronizer/clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            ADC_select_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.223ns (16.209%)  route 1.154ns (83.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=1, routed)           1.154     1.378    ADC_select_synchronizer/D[0]
    SLICE_X28Y62         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.954    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            adc_method_select_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.221ns (15.879%)  route 1.171ns (84.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=1, routed)           1.171     1.392    adc_method_select_synchronizer/switches_inputs_IBUF[0]
    SLICE_X28Y62         FDRE                                         r  adc_method_select_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.954    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  adc_method_select_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_select_synchronizer/almost_synchronized_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.210ns (14.427%)  route 1.243ns (85.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=525, routed)         1.243     1.452    ADC_select_synchronizer/reset_IBUF
    SLICE_X12Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.955    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_select_synchronizer/synchronized_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.210ns (14.427%)  route 1.243ns (85.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=525, routed)         1.243     1.452    ADC_select_synchronizer/reset_IBUF
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.955    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            ADC_select_synchronizer/almost_synchronized_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.224ns (15.124%)  route 1.259ns (84.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=1, routed)           1.259     1.483    ADC_select_synchronizer/D[1]
    SLICE_X12Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.955    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_select_synchronizer/synchronized_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.210ns (13.396%)  route 1.355ns (86.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=525, routed)         1.355     1.564    ADC_select_synchronizer/reset_IBUF
    SLICE_X15Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.955    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_method_select_synchronizer/synchronized_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.210ns (13.396%)  route 1.355ns (86.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=525, routed)         1.355     1.564    adc_method_select_synchronizer/reset_IBUF
    SLICE_X14Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.955    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X14Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            general_adc_averager/AVERAGER/REG_ARRAY_reg_r_222/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.210ns (13.209%)  route 1.377ns (86.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=525, routed)         1.377     1.586    general_adc_averager/AVERAGER/SR[0]
    SLICE_X13Y66         FDRE                                         r  general_adc_averager/AVERAGER/REG_ARRAY_reg_r_222/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.826     1.954    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  general_adc_averager/AVERAGER/REG_ARRAY_reg_r_222/C





