
---------- Begin Simulation Statistics ----------
simSeconds                                   1.985361                       # Number of seconds simulated (Second)
simTicks                                 1985360854000                       # Number of ticks simulated (Tick)
finalTick                                1985360854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    211.27                       # Real time elapsed on the host (Second)
hostTickRate                               9397260426                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682716                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1602660                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1602660                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1985360854                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      122092263                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         122092263                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     122092263                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        122092263                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       951326                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          951326                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       951326                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         951326                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 142328930000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 142328930000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 142328930000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 142328930000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007732                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007732                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007732                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007732                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 149611.100716                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 149611.100716                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 149611.100716                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 149611.100716                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       476663                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            476663                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       951326                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       951326                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       951326                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       951326                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 138523626000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 138523626000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 138523626000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 138523626000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007732                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007732                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007732                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007732                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 145611.100716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 145611.100716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 145611.100716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 145611.100716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 951231                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     92998120                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        92998120                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       529180                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        529180                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  79147178000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  79147178000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005658                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005658                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 149565.701652                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 149565.701652                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       529180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       529180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  77030458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  77030458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 145565.701652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 145565.701652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     29094143                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       29094143                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       422146                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       422146                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  63181752000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  63181752000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.014302                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.014302                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 149668.010593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 149668.010593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       422146                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       422146                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  61493168000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  61493168000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014302                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014302                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 145668.010593                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 145668.010593                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999877                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             951263                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             129.347603                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              358000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          493125619                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         493125619                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 1985360853.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      338593192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         338593192                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     338593192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        338593192                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1777                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1777                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1777                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1777                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    290104000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    290104000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    290104000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    290104000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 163254.924029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 163254.924029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 163254.924029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 163254.924029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1777                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1777                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1777                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1777                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    282996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    282996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    282996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    282996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 159254.924029                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 159254.924029                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 159254.924029                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 159254.924029                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1761                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    338593192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       338593192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1777                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1777                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    290104000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    290104000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 163254.924029                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 163254.924029                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1777                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1777                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    282996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    282996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 159254.924029                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 159254.924029                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999966                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1777                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           190543.032639                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              171000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1354381653                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1354381653                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               530957                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         936131                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1259933                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 63                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                63                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              422083                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             422083                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          530957                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5315                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      2853883                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  2859198                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       113728                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     91387264                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  91500992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1243072                       # Total snoops (Count)
system.l2bus.snoopTraffic                    29405952                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2196175                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.011538                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.106793                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2170836     98.85%     98.85% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     25339      1.15%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2196175                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           2859421000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5331000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2853852000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1906095                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       953055                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             25337                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        25337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               140                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            104639                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               104779                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              140                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           104639                       # number of overall hits (Count)
system.l2cache.overallHits::total              104779                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1637                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          846624                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             848261                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1637                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         846624                       # number of overall misses (Count)
system.l2cache.overallMisses::total            848261                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    271731000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 131987054000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  132258785000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    271731000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 131987054000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 132258785000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1777                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        951263                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           953040                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1777                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       951263                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          953040                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.921216                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.890000                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.890058                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.921216                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.890000                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.890058                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 165993.280391                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 155898.077541                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 155917.559572                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 165993.280391                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 155898.077541                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 155917.559572                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          459467                       # number of writebacks (Count)
system.l2cache.writebacks::total               459467                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1637                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       846624                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         848261                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1637                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       846624                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        848261                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    245539000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 118441070000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 118686609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    245539000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 118441070000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 118686609000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.921216                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.890000                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.890058                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.921216                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.890000                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.890058                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 149993.280391                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 139898.077541                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 139917.559572                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 149993.280391                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 139898.077541                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 139917.559572                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    866447                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2296                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2296                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         64505                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            64505                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       357578                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         357578                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  58284782000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  58284782000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       422083                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       422083                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.847175                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.847175                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 162998.791872                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 162998.791872                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       357578                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       357578                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  52563534000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  52563534000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.847175                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.847175                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 146998.791872                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 146998.791872                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          140                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        40134                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        40274                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1637                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       489046                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       490683                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    271731000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  73702272000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  73974003000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1777                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       529180                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       530957                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.921216                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.924158                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.924148                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 165993.280391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 150706.215775                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 150757.215962                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1637                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       489046                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       490683                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    245539000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  65877536000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  66123075000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.921216                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.924158                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.924148                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 149993.280391                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 134706.215775                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 134757.215962                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data           63                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total              63                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           63                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           63                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       476663                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       476663                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       476663                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       476663                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.995800                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1903797                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                866703                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.196597                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 154000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.059021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.462660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   253.474118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.008043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.990133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              94                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             115                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               8491075                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              8491075                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               490683                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty         870281                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             939912                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              357578                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             357578                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          490683                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2544634                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     83694592                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            962081                       # Total snoops (Count)
system.l3bus.snoopTraffic                    26292096                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1810342                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.208041                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.405906                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1433717     79.20%     79.20% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    376625     20.80%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1810342                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           2615307000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2544783000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1696373                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       848112                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            376625                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       376625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                16                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             95246                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                95262                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               16                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            95246                       # number of overall hits (Count)
system.l3cache.overallHits::total               95262                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1621                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          751378                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             752999                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1621                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         751378                       # number of overall misses (Count)
system.l3cache.overallMisses::total            752999                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    215465000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  99582490000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   99797955000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    215465000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  99582490000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  99797955000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1637                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        846624                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           848261                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1637                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       846624                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          848261                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.990226                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.887499                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.887697                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.990226                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.887499                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.887697                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 132921.036397                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 132533.145767                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 132533.980789                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 132921.036397                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 132533.145767                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 132533.980789                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          410814                       # number of writebacks (Count)
system.l3cache.writebacks::total               410814                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1621                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       751378                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         752999                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1621                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       751378                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        752999                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    155488000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  71781504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  71936992000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    155488000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  71781504000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  71936992000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.990226                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.887499                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.887697                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.990226                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.887499                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.887697                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 95921.036397                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 95533.145767                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 95533.980789                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 95921.036397                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 95533.145767                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 95533.980789                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    962081                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks       166998                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total       166998                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data         14414                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total            14414                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       343164                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         343164                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  45579398000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  45579398000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       357578                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       357578                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.959690                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.959690                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 132821.036006                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 132821.036006                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       343164                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       343164                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  32882330000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  32882330000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.959690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.959690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 95821.036006                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 95821.036006                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           16                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        80832                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        80848                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1621                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       408214                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       409835                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    215465000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  54003092000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  54218557000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1637                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       489046                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       490683                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.990226                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.834715                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.835234                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 132921.036397                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 132291.131612                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 132293.623043                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1621                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       408214                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       409835                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    155488000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  38899174000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  39054662000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.990226                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.834715                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.835234                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 95921.036397                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 95291.131612                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 95293.623043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       459467                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       459467                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       459467                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       459467                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse              511.944619                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1529375                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                962593                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.588808                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 116000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks   102.241053                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.949558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   408.754009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.199690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.001855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.798348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              67                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             147                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             298                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               7748085                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              7748085                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    821626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1501388.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004018906500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         45749                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         45749                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              4701466                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              778136                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       752999                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      410813                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1505998                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    821626                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1368                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       10.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1505998                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                821626                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   752315                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   752315                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                    44500                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                    44763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                    45915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                    45727                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                    45794                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                    45764                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                    45821                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                    45825                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                    45766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                    45762                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                   45764                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                   45755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                   45753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                   45753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                   45751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   45749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   45749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   45715                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        45749                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       32.888588                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      25.825603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      45.900396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           42991     93.97%     93.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127          1835      4.01%     97.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191          319      0.70%     98.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255          187      0.41%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           97      0.21%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           90      0.20%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447           79      0.17%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511           82      0.18%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575           12      0.03%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639           12      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703           16      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            9      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831           18      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          45749                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        45749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.959343                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.955444                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.366005                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1218      2.66%      2.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                60      0.13%      2.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             44153     96.51%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               318      0.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          45749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    43776                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 48191936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26292032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               24273640.68496940                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               13242948.72996423                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1985360639000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1705911.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       103744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     48044416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     26291904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 52254.480484483247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 24199336.812349580228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 13242884.258057402447                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1502756                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       821626                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     83711200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  38234370900                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 15722460820100                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25820.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25442.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  19135787.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       103744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     48088192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        48191936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       103744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       103744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     26292032                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     26292032                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1621                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        751378                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           752999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       410813                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          410813                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           52254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        24221386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           24273641                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        52254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          52254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     13242949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          13242949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     13242949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          52254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       24221386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          37516589                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1504630                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               821622                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        187117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        187117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        188598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        188598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        189211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        189211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        187389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        187389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        102014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        102014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        102492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        102492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        104024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        104024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        102281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        102281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              18607429100                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4814816000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         38318082100                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12366.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25466.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              201755                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            24.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2124497                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    35.038912                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    34.063379                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    10.577365                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-47      1947321     91.66%     91.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79       152780      7.19%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-111        24213      1.14%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143          183      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2124497                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               48148160                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            26291904                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                24.251591                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                13.242884                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 8.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     290738678.399600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        145686048                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    213762460.800637                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   85202092.800013                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8923013032.884392                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1932001046.408342                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 93670372761.618347                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   105260776120.914764                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     53.018461                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1945576097000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  30094307000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   9690450000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     292490222.399619                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        146563728                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    215454355.200643                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   85601318.400015                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8923013032.884392                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1934662262.408358                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 93668131737.618301                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   105265916656.912567                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     53.021050                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1945519511700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  30094307000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   9747035300                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     295657322.399661                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy        148150728                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    216154646.400645                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy   86880844.800016                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 8923013032.884392                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 1939620350.408412                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 93663956505.619766                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   105273433430.514709                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     53.024836                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 1945417246100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF  30094307000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT   9849300900                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     291286724.399610                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy        145960668                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    214073193.600638                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy   85425091.200015                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 8923013032.884392                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 1933122396.008378                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 93669428467.218246                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   105262309573.312332                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     53.019233                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 1945554317300                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF  30094307000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT   9712229700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              409835                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        410813                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            341641                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             343164                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            343164                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         409835                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      2258452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2258452                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     74483968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 74483968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             752999                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   752999    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               752999                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1985360854000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3148705000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4140748400                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1505453                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       752454                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
