============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:57:40 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5463 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (F) inputs[0]
          Clock: (R) aclk
       Endpoint: (R) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_32_1 
  output_delay             2000            chip.sdc_line_8_64_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[0]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_0_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_0_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_0_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_0_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_0_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g41__8428/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[0]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (5463 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (F) inputs[1]
          Clock: (R) aclk
       Endpoint: (R) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_31_1 
  output_delay             2000            chip.sdc_line_8_63_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[1]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_1_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_1_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_1_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_1_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_1_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g42__5526/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[1]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (5463 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_30_1 
  output_delay             2000            chip.sdc_line_8_62_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[2]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_2_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_2_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_2_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_2_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_2_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g43__6783/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[2]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (5463 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (F) inputs[3]
          Clock: (R) aclk
       Endpoint: (R) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_29_1 
  output_delay             2000            chip.sdc_line_8_61_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[3]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_3_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_3_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_3_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_3_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_3_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g44__3680/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[3]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (5463 ps) Late External Delay Assertion at pin y[4]
          Group: aclk
     Startpoint: (F) inputs[4]
          Clock: (R) aclk
       Endpoint: (R) y[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_28_1 
  output_delay             2000            chip.sdc_line_8_60_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[4]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_4_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_4_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_4_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_4_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_4_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g45__1617/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[4]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (5463 ps) Late External Delay Assertion at pin y[5]
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) y[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_27_1 
  output_delay             2000            chip.sdc_line_8_59_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[5]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_5_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_5_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_5_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_5_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_5_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g46__2802/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[5]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (5463 ps) Late External Delay Assertion at pin y[6]
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) y[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_26_1 
  output_delay             2000            chip.sdc_line_8_58_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[6]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_6_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_6_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_6_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_6_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_6_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g47__1705/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[6]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (5463 ps) Late External Delay Assertion at pin y[7]
          Group: aclk
     Startpoint: (F) inputs[7]
          Clock: (R) aclk
       Endpoint: (R) y[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_25_1 
  output_delay             2000            chip.sdc_line_8_57_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[7]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_7_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_7_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_7_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_7_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_7_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g48__5122/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[7]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (5463 ps) Late External Delay Assertion at pin y[8]
          Group: aclk
     Startpoint: (F) inputs[8]
          Clock: (R) aclk
       Endpoint: (R) y[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_24_1 
  output_delay             2000            chip.sdc_line_8_56_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[8]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_8_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_8_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_8_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_8_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_8_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g49__8246/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[8]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (5463 ps) Late External Delay Assertion at pin y[9]
          Group: aclk
     Startpoint: (F) inputs[9]
          Clock: (R) aclk
       Endpoint: (R) y[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_23_1 
  output_delay             2000            chip.sdc_line_8_55_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[9]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_9_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_9_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_9_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_9_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_9_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g50__7098/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[9]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (5463 ps) Late External Delay Assertion at pin y[10]
          Group: aclk
     Startpoint: (F) inputs[10]
          Clock: (R) aclk
       Endpoint: (R) y[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_22_1 
  output_delay             2000            chip.sdc_line_8_54_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[10]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_10_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_10_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_10_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_10_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_10_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g51__6131/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[10]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (5463 ps) Late External Delay Assertion at pin y[11]
          Group: aclk
     Startpoint: (F) inputs[11]
          Clock: (R) aclk
       Endpoint: (R) y[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_21_1 
  output_delay             2000            chip.sdc_line_8_53_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[11]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_11_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_11_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_11_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_11_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_11_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g52__1881/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[11]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (5463 ps) Late External Delay Assertion at pin y[12]
          Group: aclk
     Startpoint: (F) inputs[12]
          Clock: (R) aclk
       Endpoint: (R) y[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_20_1 
  output_delay             2000            chip.sdc_line_8_52_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[12]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_12_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_12_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_12_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_12_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_12_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g53__5115/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[12]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (5463 ps) Late External Delay Assertion at pin y[13]
          Group: aclk
     Startpoint: (F) inputs[13]
          Clock: (R) aclk
       Endpoint: (R) y[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_19_1 
  output_delay             2000            chip.sdc_line_8_51_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[13]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_13_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_13_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_13_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_13_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_13_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g54__7482/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[13]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (5463 ps) Late External Delay Assertion at pin y[14]
          Group: aclk
     Startpoint: (F) inputs[14]
          Clock: (R) aclk
       Endpoint: (R) y[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_18_1 
  output_delay             2000            chip.sdc_line_8_50_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[14]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_14_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_14_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_14_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_14_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_14_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g55__4733/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[14]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (5463 ps) Late External Delay Assertion at pin y[15]
          Group: aclk
     Startpoint: (F) inputs[15]
          Clock: (R) aclk
       Endpoint: (R) y[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_17_1 
  output_delay             2000            chip.sdc_line_8_49_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[15]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_15_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_15_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_15_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_15_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_15_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g56__6161/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[15]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (5463 ps) Late External Delay Assertion at pin y[16]
          Group: aclk
     Startpoint: (F) inputs[16]
          Clock: (R) aclk
       Endpoint: (R) y[16]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_16_1 
  output_delay             2000            chip.sdc_line_8_48_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[16]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_16_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_16_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_16_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_16_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_16_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g57__9315/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[16]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (5463 ps) Late External Delay Assertion at pin y[17]
          Group: aclk
     Startpoint: (F) inputs[17]
          Clock: (R) aclk
       Endpoint: (R) y[17]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_15_1 
  output_delay             2000            chip.sdc_line_8_47_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[17]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_17_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_17_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_17_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_17_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_17_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g58__9945/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[17]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (5463 ps) Late External Delay Assertion at pin y[18]
          Group: aclk
     Startpoint: (F) inputs[18]
          Clock: (R) aclk
       Endpoint: (R) y[18]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_14_1 
  output_delay             2000            chip.sdc_line_8_46_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[18]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_18_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_18_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_18_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_18_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_18_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g59__2883/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[18]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (5463 ps) Late External Delay Assertion at pin y[19]
          Group: aclk
     Startpoint: (F) inputs[19]
          Clock: (R) aclk
       Endpoint: (R) y[19]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_13_1 
  output_delay             2000            chip.sdc_line_8_45_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[19]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_19_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_19_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_19_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_19_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_19_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g60__2346/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[19]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (5463 ps) Late External Delay Assertion at pin y[20]
          Group: aclk
     Startpoint: (F) inputs[20]
          Clock: (R) aclk
       Endpoint: (R) y[20]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_12_1 
  output_delay             2000            chip.sdc_line_8_44_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[20]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_20_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_20_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_20_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_20_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_20_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g61__1666/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[20]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (5463 ps) Late External Delay Assertion at pin y[21]
          Group: aclk
     Startpoint: (F) inputs[21]
          Clock: (R) aclk
       Endpoint: (R) y[21]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_11_1 
  output_delay             2000            chip.sdc_line_8_43_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[21]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_21_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_21_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_21_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_21_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_21_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g62__7410/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[21]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (5463 ps) Late External Delay Assertion at pin y[22]
          Group: aclk
     Startpoint: (F) inputs[22]
          Clock: (R) aclk
       Endpoint: (R) y[22]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_10_1 
  output_delay             2000            chip.sdc_line_8_42_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[22]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_22_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_22_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_22_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_22_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_22_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g63__6417/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[22]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (5463 ps) Late External Delay Assertion at pin y[23]
          Group: aclk
     Startpoint: (F) inputs[23]
          Clock: (R) aclk
       Endpoint: (R) y[23]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_9_1  
  output_delay             2000            chip.sdc_line_8_41_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[23]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_23_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_23_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_23_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_23_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_23_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g64__5477/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[23]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (5463 ps) Late External Delay Assertion at pin y[24]
          Group: aclk
     Startpoint: (F) inputs[24]
          Clock: (R) aclk
       Endpoint: (R) y[24]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_8_1  
  output_delay             2000            chip.sdc_line_8_40_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[24]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_24_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_24_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_24_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_24_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_24_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g65__2398/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[24]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (5463 ps) Late External Delay Assertion at pin y[25]
          Group: aclk
     Startpoint: (F) inputs[25]
          Clock: (R) aclk
       Endpoint: (R) y[25]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_7_1  
  output_delay             2000            chip.sdc_line_8_39_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[25]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_25_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_25_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_25_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_25_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_25_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g66__5107/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[25]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (5463 ps) Late External Delay Assertion at pin y[26]
          Group: aclk
     Startpoint: (F) inputs[26]
          Clock: (R) aclk
       Endpoint: (R) y[26]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_6_1  
  output_delay             2000            chip.sdc_line_8_38_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[26]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_26_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_26_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_26_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_26_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_26_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g67__6260/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[26]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (5463 ps) Late External Delay Assertion at pin y[27]
          Group: aclk
     Startpoint: (F) inputs[27]
          Clock: (R) aclk
       Endpoint: (R) y[27]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_5_1  
  output_delay             2000            chip.sdc_line_8_37_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[27]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_27_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_27_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_27_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_27_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_27_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g68__4319/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[27]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (5463 ps) Late External Delay Assertion at pin y[28]
          Group: aclk
     Startpoint: (F) inputs[28]
          Clock: (R) aclk
       Endpoint: (R) y[28]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_4_1  
  output_delay             2000            chip.sdc_line_8_36_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[28]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_28_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_28_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_28_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_28_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_28_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g69__8428/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[28]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (5463 ps) Late External Delay Assertion at pin y[29]
          Group: aclk
     Startpoint: (F) inputs[29]
          Clock: (R) aclk
       Endpoint: (R) y[29]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1  
  output_delay             2000            chip.sdc_line_8_35_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[29]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_29_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_29_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_29_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_29_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_29_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g70__5526/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[29]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (5463 ps) Late External Delay Assertion at pin y[30]
          Group: aclk
     Startpoint: (F) inputs[30]
          Clock: (R) aclk
       Endpoint: (R) y[30]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1  
  output_delay             2000            chip.sdc_line_8_34_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[30]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_30_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_30_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_30_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_30_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_30_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g71__6783/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[30]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (5463 ps) Late External Delay Assertion at pin y[31]
          Group: aclk
     Startpoint: (F) inputs[31]
          Clock: (R) aclk
       Endpoint: (R) y[31]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[31]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_31_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_31_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_31_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_31_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_31_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g72__3680/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[31]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

