#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Oct 03 19:37:43 2017
# Process ID: 4548
# Current directory: C:/Users/mi3105is-s/Program/vga_blockdesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3380 C:\Users\mi3105is-s\Program\vga_blockdesign\project_2.xpr
# Log file: C:/Users/mi3105is-s/Program/vga_blockdesign/vivado.log
# Journal file: C:/Users/mi3105is-s/Program/vga_blockdesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mi3105is-s/BigCar1.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0_1/gpu_0.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'clk.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
clk_clk_wiz_0_1

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 820.172 ; gain = 165.867
update_compile_order -fileset sources_1
remove_files C:/Users/mi3105is-s/Program/project_2/project_2.ip_user_files/ip_repo/gpu_0_1/gpu_0.xci
remove_files C:/Users/mi3105is-s/BigCar1.coe
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
create_ip -name gpu -vendor lth.se -library user -version 1.0 -module_name gpu_0 -dir C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new
generate_target {instantiation_template} [get_files c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gpu_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci]
generate_target all [get_files  c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'gpu_0'...
export_ip_user_files -of_objects [get_files c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci] -directory C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files -ipstatic_source_dir C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ipstatic -force -quiet
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd' with file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd' to 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd' with file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd' to 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip_repo'.
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd' with file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd' to 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'.
update_files -from_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd -to_files C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd' with file 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/hdl/vga_ref.vhd' to 'C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/vga_ref.vhd'.
remove_files c:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/gpu_0/gpu_0.xci
file delete -force C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/ip/gpu_0 C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.ip_user_files/sim_scripts/gpu_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 03 20:00:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/synth_1/runme.log
[Tue Oct 03 20:00:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 907.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674772A
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd:1]
[Tue Oct 03 20:14:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd:1]
[Tue Oct 03 20:15:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Oct 03 20:17:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 03 20:18:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd" into library xil_defaultlib [C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.srcs/sources_1/new/Background.vhd:1]
[Tue Oct 03 20:21:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Oct 03 20:23:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 03 20:24:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/mi3105is-s/Program/vga_blockdesign/project_2.runs/impl_1/vga_ref.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
