============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Dec 30 2025  02:26:40 pm
  Module:                 sync_fifo
  Technology library:     tsmc18 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------
sync_fifo                619  13817.866     0.000    13817.866 <none> (D)  
  (D) = wireload is default in technology library
