#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Oct  7 21:48:21 2022
# Process ID: 19988
# Current directory: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9372 D:\My Projects\VerilogProj_2013631\multi_cycle_cpu_3\multi_cycle_cpu_2.xpr
# Log file: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/vivado.log
# Journal file: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.xpr}
INFO: [Project 1-313] Project file moved from 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Oct  7 21:51:18 2022] Launched synth_1...
Run output will be captured here: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/runme.log
[Fri Oct  7 21:51:18 2022] Launched impl_1...
Run output will be captured here: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_multicycle.coe'
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sim_1/imports/multi_cycle_cpu_2/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 573792d515a7408cbe62447b6224e431 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port my_jbr_target [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/My -notrace
couldn't read file "D:/My": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  7 21:56:35 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config D:/My
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/My.wcfg'.
open_wave_config Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.uut.inst_rom_module.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 880.715 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 880.715 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Oct  7 22:00:27 2022] Launched synth_1...
Run output will be captured here: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/runme.log
[Fri Oct  7 22:00:27 2022] Launched impl_1...
Run output will be captured here: D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_multicycle.coe'
INFO: [SIM-utils-43] Exported 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sim_1/imports/multi_cycle_cpu_2/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 573792d515a7408cbe62447b6224e431 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port my_jbr_target [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/My -notrace
couldn't read file "D:/My": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  7 22:05:16 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config D:/My
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/My.wcfg'.
open_wave_config Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.sim/sim_1/behav/Projects/VerilogProj_2013631/multi_cycle_cpu_3/tb_behav.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.uut.inst_rom_module.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 915.785 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 915.973 ; gain = 0.188
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 22:15:50 2022...
