// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_ff_pipeline #(
    parameter DATA_WIDTH      = 32,
    parameter HEAD_LEVEL      = 0,
    parameter BODY_LEVEL      = 2,
    parameter TAIL_LEVEL      = 0,
    parameter __HEAD_REGION   = "",
    parameter __BODY_0_REGION = "",
    parameter __BODY_1_REGION = "",
    parameter __BODY_2_REGION = "",
    parameter __BODY_3_REGION = "",
    parameter __BODY_4_REGION = "",
    parameter __BODY_5_REGION = "",
    parameter __BODY_6_REGION = "",
    parameter __BODY_7_REGION = "",
    parameter __BODY_8_REGION = "",
    parameter __TAIL_REGION   = ""
) (
    input wire                       clk,
    input wire  [(DATA_WIDTH - 1):0] if_din,
    output wire [(DATA_WIDTH - 1):0] if_dout
);

wire                      body_0_clk;
wire [(DATA_WIDTH - 1):0] body_0_if_din;
wire [(DATA_WIDTH - 1):0] body_0_if_dout;
wire                      body_1_clk;
wire [(DATA_WIDTH - 1):0] body_1_if_din;
wire [(DATA_WIDTH - 1):0] body_1_if_dout;
wire                      body_2_clk;
wire [(DATA_WIDTH - 1):0] body_2_if_din;
wire [(DATA_WIDTH - 1):0] body_2_if_dout;
wire                      body_3_clk;
wire [(DATA_WIDTH - 1):0] body_3_if_din;
wire [(DATA_WIDTH - 1):0] body_3_if_dout;
wire                      body_4_clk;
wire [(DATA_WIDTH - 1):0] body_4_if_din;
wire [(DATA_WIDTH - 1):0] body_4_if_dout;
wire                      body_5_clk;
wire [(DATA_WIDTH - 1):0] body_5_if_din;
wire [(DATA_WIDTH - 1):0] body_5_if_dout;
wire                      body_6_clk;
wire [(DATA_WIDTH - 1):0] body_6_if_din;
wire [(DATA_WIDTH - 1):0] body_6_if_dout;
wire                      body_7_clk;
wire [(DATA_WIDTH - 1):0] body_7_if_din;
wire [(DATA_WIDTH - 1):0] body_7_if_dout;
wire                      body_8_clk;
wire [(DATA_WIDTH - 1):0] body_8_if_din;
wire [(DATA_WIDTH - 1):0] body_8_if_dout;
wire                      head_clk;
wire [(DATA_WIDTH - 1):0] head_if_din;
wire [(DATA_WIDTH - 1):0] head_if_dout;
wire                      tail_clk;
wire [(DATA_WIDTH - 1):0] tail_if_din;
wire [(DATA_WIDTH - 1):0] tail_if_dout;


__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 0),
    .__REGION   (__BODY_0_REGION)
) body_0 (
    .clk     (clk),
    .if_din  (head_if_dout),
    .if_dout (body_0_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 1),
    .__REGION   (__BODY_1_REGION)
) body_1 (
    .clk     (clk),
    .if_din  (body_0_if_dout),
    .if_dout (body_1_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 2),
    .__REGION   (__BODY_2_REGION)
) body_2 (
    .clk     (clk),
    .if_din  (body_1_if_dout),
    .if_dout (body_2_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 3),
    .__REGION   (__BODY_3_REGION)
) body_3 (
    .clk     (clk),
    .if_din  (body_2_if_dout),
    .if_dout (body_3_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 4),
    .__REGION   (__BODY_4_REGION)
) body_4 (
    .clk     (clk),
    .if_din  (body_3_if_dout),
    .if_dout (body_4_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 5),
    .__REGION   (__BODY_5_REGION)
) body_5 (
    .clk     (clk),
    .if_din  (body_4_if_dout),
    .if_dout (body_5_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 6),
    .__REGION   (__BODY_6_REGION)
) body_6 (
    .clk     (clk),
    .if_din  (body_5_if_dout),
    .if_dout (body_6_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 7),
    .__REGION   (__BODY_7_REGION)
) body_7 (
    .clk     (clk),
    .if_din  (body_6_if_dout),
    .if_dout (body_7_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (BODY_LEVEL - 8),
    .__REGION   (__BODY_8_REGION)
) body_8 (
    .clk     (clk),
    .if_din  (body_7_if_dout),
    .if_dout (body_8_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (HEAD_LEVEL),
    .__REGION   (__HEAD_REGION)
) head (
    .clk     (clk),
    .if_din  (if_din),
    .if_dout (head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (DATA_WIDTH),
    .ENABLE_REG (TAIL_LEVEL),
    .__REGION   (__TAIL_REGION)
) tail (
    .clk     (clk),
    .if_din  (body_8_if_dout),
    .if_dout (if_dout)
);

endmodule  // __rs_ff_pipeline
