
*** Running vivado
    with args -log zsys_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_v_axi4s_vid_out_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.375 ; gain = 62.000 ; free physical = 1360 ; free virtual = 4194
INFO: [Synth 8-638] synthesizing module 'zsys_v_axi4s_vid_out_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/synth/zsys_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (31#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (32#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (33#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (34#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (35#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'zsys_v_axi4s_vid_out_0_0' (36#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/synth/zsys_v_axi4s_vid_out_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1358.242 ; gain = 274.867 ; free physical = 394 ; free virtual = 3266
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1358.242 ; gain = 274.867 ; free physical = 428 ; free virtual = 3298
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1528.840 ; gain = 0.000 ; free physical = 1218 ; free virtual = 4104
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1528.840 ; gain = 445.465 ; free physical = 1051 ; free virtual = 3937
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1528.840 ; gain = 445.465 ; free physical = 1051 ; free virtual = 3937
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1528.840 ; gain = 445.465 ; free physical = 1053 ; free virtual = 3939
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1528.840 ; gain = 445.465 ; free physical = 1003 ; free virtual = 3890
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1528.840 ; gain = 445.465 ; free physical = 1034 ; free virtual = 3922

*** Running vivado
    with args -log zsys_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_v_axi4s_vid_out_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.375 ; gain = 63.000 ; free physical = 2221 ; free virtual = 6589
INFO: [Synth 8-638] synthesizing module 'zsys_v_axi4s_vid_out_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/synth/zsys_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (31#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (32#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (33#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (34#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (35#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'zsys_v_axi4s_vid_out_0_0' (36#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/synth/zsys_v_axi4s_vid_out_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1358.773 ; gain = 275.398 ; free physical = 1102 ; free virtual = 5531
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1358.773 ; gain = 275.398 ; free physical = 1100 ; free virtual = 5529
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1529.371 ; gain = 0.000 ; free physical = 1113 ; free virtual = 5544
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1574 ; free virtual = 6006
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1574 ; free virtual = 6006
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1575 ; free virtual = 6008
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1510 ; free virtual = 5943
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1368 ; free virtual = 5800
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1104 ; free virtual = 5540
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1147 ; free virtual = 5583
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1621 ; free virtual = 6056
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1564 ; free virtual = 6000
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1562 ; free virtual = 5999
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1568 ; free virtual = 6005
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1569 ; free virtual = 6006
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1568 ; free virtual = 6005
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1567 ; free virtual = 6004

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |    62|
|3     |LUT2     |    59|
|4     |LUT3     |    23|
|5     |LUT4     |    77|
|6     |LUT5     |    36|
|7     |LUT6     |    52|
|8     |MUXCY    |    20|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   139|
|11    |FDPE     |    27|
|12    |FDRE     |   180|
|13    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1529.371 ; gain = 445.996 ; free physical = 1566 ; free virtual = 6003
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 1548.395 ; gain = 477.602 ; free physical = 2000 ; free virtual = 6438
