{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701732413328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732413329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 19:26:53 2023 " "Processing started: Mon Dec  4 19:26:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732413329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732413329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prolag -c prolag " "Command: quartus_map --read_settings_files=on --write_settings_files=off prolag -c prolag" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732413329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701732413521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701732413521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_proclag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_proclag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_proclag-procedimento " "Found design unit 1: ram_proclag-procedimento" {  } { { "ram_proclag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/ram_proclag.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421294 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_proclag " "Found entity 1: ram_proclag" {  } { { "ram_proclag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/ram_proclag.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extensor_6_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_extensor_6_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_extensor_6_to_16-Conversao " "Found design unit 1: bit_extensor_6_to_16-Conversao" {  } { { "bit_extensor_6_to_16.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bit_extensor_6_to_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_extensor_6_to_16 " "Found entity 1: bit_extensor_6_to_16" {  } { { "bit_extensor_6_to_16.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bit_extensor_6_to_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extensor_12_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_extensor_12_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_extensor_12_to_16-extensivo " "Found design unit 1: bit_extensor_12_to_16-extensivo" {  } { { "bit_extensor_12_to_16.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bit_extensor_12_to_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_extensor_12_to_16 " "Found entity 1: bit_extensor_12_to_16" {  } { { "bit_extensor_12_to_16.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bit_extensor_12_to_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_proclag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_proclag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_proclag-Comportamento " "Found design unit 1: ula_proclag-Comportamento" {  } { { "ula_proclag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/ula_proclag.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_proclag " "Found entity 1: ula_proclag" {  } { { "ula_proclag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/ula_proclag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bdr-main " "Found design unit 1: bdr-main" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""} { "Info" "ISGN_ENTITY_NAME" "1 bdr " "Found entity 1: bdr" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_3b-main " "Found design unit 1: mux2x1_3b-main" {  } { { "mux2x1_3b.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/mux2x1_3b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_3b " "Found entity 1: mux2x1_3b" {  } { { "mux2x1_3b.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/mux2x1_3b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-main " "Found design unit 1: pc-main" {  } { { "pc.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/pc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mem-main " "Found design unit 1: rom_mem-main" {  } { { "rom_mem.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/rom_mem.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421297 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Found entity 1: rom_mem" {  } { { "rom_mem.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/rom_mem.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-main " "Found design unit 1: uc-main" {  } { { "uc.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/uc.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421297 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/uc.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prolag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prolag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prolag-main " "Found design unit 1: prolag-main" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421298 ""} { "Info" "ISGN_ENTITY_NAME" "1 prolag " "Found entity 1: prolag" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-main " "Found design unit 1: mux2x1-main" {  } { { "mux2x1.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421298 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732421298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732421298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prolag " "Elaborating entity \"prolag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701732421333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PORT_PC " "Elaborating entity \"pc\" for hierarchy \"pc:PORT_PC\"" {  } { { "prolag.vhd" "PORT_PC" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem rom_mem:PORT_ROM " "Elaborating entity \"rom_mem\" for hierarchy \"rom_mem:PORT_ROM\"" {  } { { "prolag.vhd" "PORT_ROM" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_mem rom_mem.vhd(89) " "VHDL Process Statement warning at rom_mem.vhd(89): signal \"rom_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_mem.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/rom_mem.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421349 "|prolag|rom_mem:PORT_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDERECO_RECEBIDO rom_mem.vhd(89) " "VHDL Process Statement warning at rom_mem.vhd(89): signal \"ENDERECO_RECEBIDO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_mem.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/rom_mem.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421349 "|prolag|rom_mem:PORT_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:PORT_UC " "Elaborating entity \"uc\" for hierarchy \"uc:PORT_UC\"" {  } { { "prolag.vhd" "PORT_UC" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FUNCT uc.vhd(56) " "VHDL Process Statement warning at uc.vhd(56): signal \"FUNCT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/uc.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421353 "|prolag|uc:PORT_UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_3b mux2x1_3b:PORT_MUX_ENTRADA_BDR " "Elaborating entity \"mux2x1_3b\" for hierarchy \"mux2x1_3b:PORT_MUX_ENTRADA_BDR\"" {  } { { "prolag.vhd" "PORT_MUX_ENTRADA_BDR" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bdr bdr:PORT_BDR " "Elaborating entity \"bdr\" for hierarchy \"bdr:PORT_BDR\"" {  } { { "prolag.vhd" "PORT_BDR" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco_de_reg bdr.vhd(44) " "VHDL Process Statement warning at bdr.vhd(44): signal \"banco_de_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 "|prolag|bdr:PORT_BDR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG1_ENDERECO bdr.vhd(44) " "VHDL Process Statement warning at bdr.vhd(44): signal \"REG1_ENDERECO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 "|prolag|bdr:PORT_BDR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco_de_reg bdr.vhd(45) " "VHDL Process Statement warning at bdr.vhd(45): signal \"banco_de_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 "|prolag|bdr:PORT_BDR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG2_ENDERECO bdr.vhd(45) " "VHDL Process Statement warning at bdr.vhd(45): signal \"REG2_ENDERECO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bdr.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 "|prolag|bdr:PORT_BDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_extensor_6_to_16 bit_extensor_6_to_16:PORT_EXTENSOR_BAIXO " "Elaborating entity \"bit_extensor_6_to_16\" for hierarchy \"bit_extensor_6_to_16:PORT_EXTENSOR_BAIXO\"" {  } { { "prolag.vhd" "PORT_EXTENSOR_BAIXO" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_extensor_12_to_16 bit_extensor_12_to_16:PORT_EXTENSOR_DO_ENDERECO " "Elaborating entity \"bit_extensor_12_to_16\" for hierarchy \"bit_extensor_12_to_16:PORT_EXTENSOR_DO_ENDERECO\"" {  } { { "prolag.vhd" "PORT_EXTENSOR_DO_ENDERECO" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:PORT_MUX_ULA_ENTRADA " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:PORT_MUX_ULA_ENTRADA\"" {  } { { "prolag.vhd" "PORT_MUX_ULA_ENTRADA" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_proclag ula_proclag:PORT_ULA " "Elaborating entity \"ula_proclag\" for hierarchy \"ula_proclag:PORT_ULA\"" {  } { { "prolag.vhd" "PORT_ULA" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_proclag ram_proclag:PORT_MEMORIA " "Elaborating entity \"ram_proclag\" for hierarchy \"ram_proclag:PORT_MEMORIA\"" {  } { { "prolag.vhd" "PORT_MEMORIA" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732421356 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_proclag:PORT_MEMORIA\|RAM " "RAM logic \"ram_proclag:PORT_MEMORIA\|RAM\" is uninferred due to asynchronous read logic" {  } { { "ram_proclag.vhd" "RAM" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/ram_proclag.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701732421600 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bdr:PORT_BDR\|banco_de_reg " "RAM logic \"bdr:PORT_BDR\|banco_de_reg\" is uninferred due to asynchronous read logic" {  } { { "bdr.vhd" "banco_de_reg" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/bdr.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701732421600 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701732421600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_SAIDA\[3\] GND " "Pin \"ROM_SAIDA\[3\]\" is stuck at GND" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732424976 "|prolag|ROM_SAIDA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_SAIDA\[5\] GND " "Pin \"ROM_SAIDA\[5\]\" is stuck at GND" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732424976 "|prolag|ROM_SAIDA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_SAIDA\[11\] GND " "Pin \"ROM_SAIDA\[11\]\" is stuck at GND" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732424976 "|prolag|ROM_SAIDA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_SAIDA\[15\] GND " "Pin \"ROM_SAIDA\[15\]\" is stuck at GND" {  } { { "prolag.vhd" "" { Text "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/prolag.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732424976 "|prolag|ROM_SAIDA[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701732424976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701732425245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701732427232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732427232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6231 " "Implemented 6231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701732427583 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701732427583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6131 " "Implemented 6131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701732427583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701732427583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732427594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 19:27:07 2023 " "Processing ended: Mon Dec  4 19:27:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732427594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732427594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732427594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732427594 ""}
