{"sha": "3a42aebe0bc6555520bbd648f491b55079914f5d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2E0MmFlYmUwYmM2NTU1NTIwYmJkNjQ4ZjQ5MWI1NTA3OTkxNGY1ZA==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2004-12-14T14:06:02Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2004-12-14T14:06:02Z"}, "message": "re PR target/18973 (-mcpu=arm926ejs should set FL_LDSCHED)\n\nPR target/18973\narm-cores.def (arm926ej-s, arm1026ej-s, arm1136j-s, arm1136-jfs)\n(arm1176jz-s, arm1176jzf-s, mpcorenovfp, mpcore): Add load-scheduling\nproperty to flags.\n\nFrom-SVN: r92135", "tree": {"sha": "df1a7fc36ddcfd069dbfd347ffcf22da41e9b13f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/df1a7fc36ddcfd069dbfd347ffcf22da41e9b13f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3a42aebe0bc6555520bbd648f491b55079914f5d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3a42aebe0bc6555520bbd648f491b55079914f5d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3a42aebe0bc6555520bbd648f491b55079914f5d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3a42aebe0bc6555520bbd648f491b55079914f5d/comments", "author": null, "committer": null, "parents": [{"sha": "370d199d82a663b0776a9ba4f9e5dfde7a557b0f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/370d199d82a663b0776a9ba4f9e5dfde7a557b0f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/370d199d82a663b0776a9ba4f9e5dfde7a557b0f"}], "stats": {"total": 23, "additions": 15, "deletions": 8}, "files": [{"sha": "81f345d9860be9e3d89f6e575560868b699a9f91", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3a42aebe0bc6555520bbd648f491b55079914f5d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3a42aebe0bc6555520bbd648f491b55079914f5d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3a42aebe0bc6555520bbd648f491b55079914f5d", "patch": "@@ -1,3 +1,10 @@\n+2004-12-14  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\tPR target/18973\n+\tarm-cores.def (arm926ej-s, arm1026ej-s, arm1136j-s, arm1136-jfs)\n+\t(arm1176jz-s, arm1176jzf-s, mpcorenovfp, mpcore): Add load-scheduling\n+\tproperty to flags.\n+\n 2004-12-14  Diego Novillo  <dnovillo@redhat.com>\n \n \t* tree-gimple.c (get_base_address): Update documentation."}, {"sha": "abc52303ef0d4b2e6ef31d766de0f6da532623cd", "filename": "gcc/config/arm/arm-cores.def", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3a42aebe0bc6555520bbd648f491b55079914f5d/gcc%2Fconfig%2Farm%2Farm-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3a42aebe0bc6555520bbd648f491b55079914f5d/gcc%2Fconfig%2Farm%2Farm-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cores.def?ref=3a42aebe0bc6555520bbd648f491b55079914f5d", "patch": "@@ -105,13 +105,13 @@ ARM_CORE(\"xscale\",        xscale,\t5TE,\t                         FL_LDSCHED | FL_\n ARM_CORE(\"iwmmxt\",        iwmmxt,\t5TE,\t                         FL_LDSCHED | FL_STRONG | FL_XSCALE | FL_IWMMXT, xscale)\n \n /* V5TEJ Architecture Processors */\n-ARM_CORE(\"arm926ej-s\",    arm926ejs,\t5TEJ,\t                         0, 9e)\n-ARM_CORE(\"arm1026ej-s\",   arm1026ejs,\t5TEJ,\t                         0, 9e)\n+ARM_CORE(\"arm926ej-s\",    arm926ejs,\t5TEJ,\t                         FL_LDSCHED, 9e)\n+ARM_CORE(\"arm1026ej-s\",   arm1026ejs,\t5TEJ,\t                         FL_LDSCHED, 9e)\n \n /* V6 Architecture Processors */\n-ARM_CORE(\"arm1136j-s\",    arm1136js,\t6J,\t                         0, 9e)\n-ARM_CORE(\"arm1136jf-s\",   arm1136jfs,\t6J,\t                         FL_VFPV2, 9e)\n-ARM_CORE(\"arm1176jz-s\",\t  arm1176jzs,\t6ZK,\t\t\t\t 0, 9e)\n-ARM_CORE(\"arm1176jzf-s\",  arm1176jzfs,\t6ZK,\t\t\t\t FL_VFPV2, 9e)\n-ARM_CORE(\"mpcorenovfp\",\t  mpcorenovfp,\t6K,\t\t\t\t 0, 9e)\n-ARM_CORE(\"mpcore\",\t  mpcore,\t6K,\t\t\t\t FL_VFPV2, 9e)\n+ARM_CORE(\"arm1136j-s\",    arm1136js,\t6J,\t                         FL_LDSCHED, 9e)\n+ARM_CORE(\"arm1136jf-s\",   arm1136jfs,\t6J,\t                         FL_LDSCHED | FL_VFPV2, 9e)\n+ARM_CORE(\"arm1176jz-s\",\t  arm1176jzs,\t6ZK,\t\t\t\t FL_LDSCHED, 9e)\n+ARM_CORE(\"arm1176jzf-s\",  arm1176jzfs,\t6ZK,\t\t\t\t FL_LDSCHED | FL_VFPV2, 9e)\n+ARM_CORE(\"mpcorenovfp\",\t  mpcorenovfp,\t6K,\t\t\t\t FL_LDSCHED, 9e)\n+ARM_CORE(\"mpcore\",\t  mpcore,\t6K,\t\t\t\t FL_LDSCHED | FL_VFPV2, 9e)"}]}