git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/140264492
git clone --depth 1 --no-tags https://github.com/dillonhuff/mpnr.git f:/verilog_sva_gh_scraper/data/full_repos/141760442
git clone --depth 1 --no-tags https://github.com/abrutech/graphic_equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/141782091
git clone --depth 1 --no-tags https://github.com/AdxcOneX/Examen2.git f:/verilog_sva_gh_scraper/data/full_repos/139643209
git clone --depth 1 --no-tags https://github.com/gs2314/Verilog-echo-synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/139738728
git clone --depth 1 --no-tags https://github.com/Vilinz/singleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/141949417
git clone --depth 1 --no-tags https://github.com/danniercl/i2C-verif-env.git f:/verilog_sva_gh_scraper/data/full_repos/135186210
git clone --depth 1 --no-tags https://github.com/gfviegas/oc1-tp2.git f:/verilog_sva_gh_scraper/data/full_repos/135077285
git clone --depth 1 --no-tags https://github.com/luisfelipemisil/Controle_remoto_FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/134996636
git clone --depth 1 --no-tags https://github.com/ter0n/MD5_brute_force.git f:/verilog_sva_gh_scraper/data/full_repos/136340133
git clone --depth 1 --no-tags https://github.com/Kihansi95/SoC_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/136333222
git clone --depth 1 --no-tags https://github.com/GhadaMuhamed/Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/136219037
git clone --depth 1 --no-tags https://github.com/archieLa/TrafficLightsSimulator.git f:/verilog_sva_gh_scraper/data/full_repos/135977356
git clone --depth 1 --no-tags https://github.com/m47jiang/MIPsForFUN.git f:/verilog_sva_gh_scraper/data/full_repos/139500931
git clone --depth 1 --no-tags https://github.com/ZackeryPlovanic/SJSU-CMPE-Motherboard-Internship.git f:/verilog_sva_gh_scraper/data/full_repos/140897894
git clone --depth 1 --no-tags https://github.com/jeremyxu1998/Card_Guessing_Game_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140374440
git clone --depth 1 --no-tags https://github.com/flaviassantos/Programming-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/140928542
git clone --depth 1 --no-tags https://github.com/Xiang-Pan/HUST_Verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/136609605
git clone --depth 1 --no-tags https://github.com/dmohebz/SHA-2.git f:/verilog_sva_gh_scraper/data/full_repos/137783119
git clone --depth 1 --no-tags https://github.com/CarlosSoPe6/SOTO_P2.git f:/verilog_sva_gh_scraper/data/full_repos/137949547
git clone --depth 1 --no-tags https://github.com/rama291041610/Logic-Design-Experiment-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/137633637
git clone --depth 1 --no-tags https://github.com/deanex/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/140713773
git clone --depth 1 --no-tags https://github.com/Jere-ie/Lopez_R_P2.git f:/verilog_sva_gh_scraper/data/full_repos/138093226
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6.git f:/verilog_sva_gh_scraper/data/full_repos/138118731
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex4.git f:/verilog_sva_gh_scraper/data/full_repos/138118805
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/139658654
git clone --depth 1 --no-tags https://github.com/bigcaol/MIT.git f:/verilog_sva_gh_scraper/data/full_repos/140452227
git clone --depth 1 --no-tags https://github.com/gxrzayzzl/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/140955308
git clone --depth 1 --no-tags https://github.com/Verdvana/Qsys_LED.git f:/verilog_sva_gh_scraper/data/full_repos/140953372
git clone --depth 1 --no-tags https://github.com/hubnoki/OV9655_capture_1.0.git f:/verilog_sva_gh_scraper/data/full_repos/141914042
git clone --depth 1 --no-tags https://github.com/beenfhb/video-system.git f:/verilog_sva_gh_scraper/data/full_repos/135223175
git clone --depth 1 --no-tags https://github.com/debora-rebelatto/Sistemas_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/136546526
git clone --depth 1 --no-tags https://github.com/gabrielsmelo/Whac-A-Mole.git f:/verilog_sva_gh_scraper/data/full_repos/136537633
git clone --depth 1 --no-tags https://github.com/jdocampom/RubikBot.git f:/verilog_sva_gh_scraper/data/full_repos/135476260
git clone --depth 1 --no-tags https://github.com/gmn1995/3D-Printer-Collision-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/136837809
git clone --depth 1 --no-tags https://github.com/yuanhaotu/Verilog_Supermario.git f:/verilog_sva_gh_scraper/data/full_repos/137125063
git clone --depth 1 --no-tags https://github.com/GH-Foenix/IC-learning.git f:/verilog_sva_gh_scraper/data/full_repos/142410893
git clone --depth 1 --no-tags https://github.com/darthsider/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/142757474
git clone --depth 1 --no-tags https://github.com/talesmgodois/CoffeeMachine.git f:/verilog_sva_gh_scraper/data/full_repos/142702951
git clone --depth 1 --no-tags https://github.com/nctu-arch/hw.git f:/verilog_sva_gh_scraper/data/full_repos/142837191
git clone --depth 1 --no-tags https://github.com/milljohn/2018_REU.git f:/verilog_sva_gh_scraper/data/full_repos/142782275
git clone --depth 1 --no-tags https://github.com/karci222/RISC-V-chisel.git f:/verilog_sva_gh_scraper/data/full_repos/142361121
git clone --depth 1 --no-tags https://github.com/FatemehFathi/multicycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/137573179
git clone --depth 1 --no-tags https://github.com/liliangbin/Time_record.git f:/verilog_sva_gh_scraper/data/full_repos/138580357
git clone --depth 1 --no-tags https://github.com/stratoes/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/137665227
git clone --depth 1 --no-tags https://github.com/vagno/Sistemas_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/138204399
git clone --depth 1 --no-tags https://github.com/daparker2/blastit.git f:/verilog_sva_gh_scraper/data/full_repos/139213403
git clone --depth 1 --no-tags https://github.com/1lello/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/139317333
git clone --depth 1 --no-tags https://github.com/ECEStuff/FPGA-game.git f:/verilog_sva_gh_scraper/data/full_repos/136587141
git clone --depth 1 --no-tags https://github.com/darklife/darkriscv.git f:/verilog_sva_gh_scraper/data/full_repos/145329615
git clone --depth 1 --no-tags https://github.com/Lichee-Pi/Tang_E203_Mini.git f:/verilog_sva_gh_scraper/data/full_repos/144523507
git clone --depth 1 --no-tags https://github.com/cxdzyq1110/NPU_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/143584361
git clone --depth 1 --no-tags https://github.com/Lichee-Pi/Tang_FPGA_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/144522384
git clone --depth 1 --no-tags https://github.com/tomverbeure/rt.git f:/verilog_sva_gh_scraper/data/full_repos/149706522
git clone --depth 1 --no-tags https://github.com/SymbioticEDA/MARLANN.git f:/verilog_sva_gh_scraper/data/full_repos/146170212
git clone --depth 1 --no-tags https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16.git f:/verilog_sva_gh_scraper/data/full_repos/148012776
git clone --depth 1 --no-tags https://github.com/matt-kimball/toygpu.git f:/verilog_sva_gh_scraper/data/full_repos/147233787
git clone --depth 1 --no-tags https://github.com/gundambox/DIY_OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/147547667
git clone --depth 1 --no-tags https://github.com/smunaut/iua.git f:/verilog_sva_gh_scraper/data/full_repos/147546333
git clone --depth 1 --no-tags https://github.com/gtjennings1/HyperBUS.git f:/verilog_sva_gh_scraper/data/full_repos/144030292
git clone --depth 1 --no-tags https://github.com/furrtek/VirtualTap.git f:/verilog_sva_gh_scraper/data/full_repos/147078127
git clone --depth 1 --no-tags https://github.com/raymondrc/FPGA-SM3-HASH.git f:/verilog_sva_gh_scraper/data/full_repos/143575767
git clone --depth 1 --no-tags https://github.com/aswaterman/trainwreck.git f:/verilog_sva_gh_scraper/data/full_repos/151644574
git clone --depth 1 --no-tags https://github.com/ustb-owl/Uranus.git f:/verilog_sva_gh_scraper/data/full_repos/149848590
git clone --depth 1 --no-tags https://github.com/altASIC/Open-CryptoNight-ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/152129081
git clone --depth 1 --no-tags https://github.com/psnjk/SimpleCache.git f:/verilog_sva_gh_scraper/data/full_repos/150881851
git clone --depth 1 --no-tags https://github.com/mattvenn/ws2812-core.git f:/verilog_sva_gh_scraper/data/full_repos/146917214
git clone --depth 1 --no-tags https://github.com/wd5gnr/verifla.git f:/verilog_sva_gh_scraper/data/full_repos/146221089
git clone --depth 1 --no-tags https://github.com/ahegazy/aes.git f:/verilog_sva_gh_scraper/data/full_repos/147974511
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/digital_lab.git f:/verilog_sva_gh_scraper/data/full_repos/147086086
git clone --depth 1 --no-tags https://github.com/kgpai94/ECC-Encryption-System.git f:/verilog_sva_gh_scraper/data/full_repos/150048982
git clone --depth 1 --no-tags https://github.com/hkhajanchi/fpga-pid.git f:/verilog_sva_gh_scraper/data/full_repos/149825777
git clone --depth 1 --no-tags https://github.com/sevvalmehder/32-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/149493290
git clone --depth 1 --no-tags https://github.com/siorpaes/BareBonesCortexM0.git f:/verilog_sva_gh_scraper/data/full_repos/149091836
git clone --depth 1 --no-tags https://github.com/gundy/tinyfpga-bx-game-soc.git f:/verilog_sva_gh_scraper/data/full_repos/148265382
git clone --depth 1 --no-tags https://github.com/quzard/FPGA_Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/148265828
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/FIFO_-asynchronous.git f:/verilog_sva_gh_scraper/data/full_repos/146150611
git clone --depth 1 --no-tags https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T.git f:/verilog_sva_gh_scraper/data/full_repos/150499967
git clone --depth 1 --no-tags https://github.com/coole198669/viterbi_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/151738573
git clone --depth 1 --no-tags https://github.com/Obs01ete/tof-driver.git f:/verilog_sva_gh_scraper/data/full_repos/151863926
git clone --depth 1 --no-tags https://github.com/JoshuaEbenezer/FFT-cordic-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/147656480
git clone --depth 1 --no-tags https://github.com/zhelnio/ddec.git f:/verilog_sva_gh_scraper/data/full_repos/147690299
git clone --depth 1 --no-tags https://github.com/02stevenyang850527/CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/144591027
git clone --depth 1 --no-tags https://github.com/attie/led_matrix_tinyfpga_a2.git f:/verilog_sva_gh_scraper/data/full_repos/149792552
git clone --depth 1 --no-tags https://github.com/ikanoano/arty-videocap.git f:/verilog_sva_gh_scraper/data/full_repos/145471244
git clone --depth 1 --no-tags https://github.com/jeremytregunna/ksa.git f:/verilog_sva_gh_scraper/data/full_repos/152022444
git clone --depth 1 --no-tags https://github.com/Fabien-Chouteau/Ada-PicoRV32-example.git f:/verilog_sva_gh_scraper/data/full_repos/145751017
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/fpga_tv.git f:/verilog_sva_gh_scraper/data/full_repos/152142712
git clone --depth 1 --no-tags https://github.com/MinatsuT/CYC1000_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/147687933
git clone --depth 1 --no-tags https://github.com/lawrie/tiny_soc.git f:/verilog_sva_gh_scraper/data/full_repos/149087497
git clone --depth 1 --no-tags https://github.com/andy-west/fpga-pong.git f:/verilog_sva_gh_scraper/data/full_repos/143453443
git clone --depth 1 --no-tags https://github.com/zephray/CSTroN.git f:/verilog_sva_gh_scraper/data/full_repos/145002628
git clone --depth 1 --no-tags https://github.com/AdityaChavan/Digital-Design-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/148223215
git clone --depth 1 --no-tags https://github.com/odedyo/Median-filter-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/147106839
git clone --depth 1 --no-tags https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/148489956
git clone --depth 1 --no-tags https://github.com/FlyGinger/MIPS-pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/150972078
git clone --depth 1 --no-tags https://github.com/ZixuanJiang/dnnweaver.git f:/verilog_sva_gh_scraper/data/full_repos/150133337
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ZX81_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/146575392
git clone --depth 1 --no-tags https://github.com/ji1udd/SDR-3.git f:/verilog_sva_gh_scraper/data/full_repos/151838621
git clone --depth 1 --no-tags https://github.com/louisliuwei/Xilinx-OpenHW-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/149121841
