--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.798ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X97Y113.G3     net (fanout=2)        0.524   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X97Y113.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X97Y113.F4     net (fanout=1)        0.022   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X97Y113.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X96Y106.G4     net (fanout=1)        0.523   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X96Y106.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X96Y111.F2     net (fanout=1)        0.501   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X96Y111.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (3.228ns logic, 1.570ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.191ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X96Y116.G4     net (fanout=2)        0.374   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X96Y116.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X97Y116.BY     net (fanout=1)        0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X97Y116.CLK    Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.459ns logic, 0.732ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.641ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X96Y116.G4     net (fanout=2)        0.374   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X96Y116.CLK    Tgck                  0.671   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.267ns logic, 0.374ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.226ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X96Y116.G4     net (fanout=2)        0.299   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X96Y116.CLK    Tckg        (-Th)    -0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.927ns logic, 0.299ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.678ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X96Y116.G4     net (fanout=2)        0.299   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X96Y116.Y      Tilo                  0.493   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X97Y116.BY     net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X97Y116.CLK    Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (1.092ns logic, 0.586ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.753ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.753ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X97Y113.G3     net (fanout=2)        0.420   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X97Y113.Y      Tilo                  0.449   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X97Y113.F4     net (fanout=1)        0.018   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X97Y113.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X96Y106.G4     net (fanout=1)        0.418   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X96Y106.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X96Y111.F2     net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X96Y111.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (2.496ns logic, 1.257ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.266ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.266ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y152.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X107Y151.F2    net (fanout=5)        0.575   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X107Y151.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X96Y137.G2     net (fanout=10)       1.822   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.774ns logic, 3.492ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.132ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.132ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y150.XQ    Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X107Y151.F1    net (fanout=5)        0.542   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X107Y151.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X96Y137.G2     net (fanout=10)       1.822   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.673ns logic, 3.459ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.095ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.095ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y145.XQ    Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X104Y132.G4    net (fanout=4)        0.972   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X104Y132.Y     Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X96Y137.G4     net (fanout=9)        1.301   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.727ns logic, 3.368ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.054ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.054ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y150.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X107Y151.F4    net (fanout=5)        0.435   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X107Y151.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X96Y137.G2     net (fanout=10)       1.822   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (1.702ns logic, 3.352ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.044ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.044ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y145.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X103Y136.F2    net (fanout=10)       1.315   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X103Y136.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X96Y137.G1     net (fanout=1)        0.860   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.774ns logic, 3.270ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.043ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.043ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y152.XQ    Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X107Y151.F3    net (fanout=4)        0.427   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X107Y151.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X96Y137.G2     net (fanout=10)       1.822   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.699ns logic, 3.344ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.016ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y145.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X104Y132.G2    net (fanout=3)        0.864   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X104Y132.Y     Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X96Y137.G4     net (fanout=9)        1.301   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.756ns logic, 3.260ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.989ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y145.XQ    Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X103Y136.F1    net (fanout=10)       1.335   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X103Y136.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X96Y137.G1     net (fanout=1)        0.860   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.699ns logic, 3.290ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.543ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.543ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y144.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X103Y136.F4    net (fanout=10)       0.814   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X103Y136.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X96Y137.G1     net (fanout=1)        0.860   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (1.774ns logic, 2.769ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.499ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.499ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y144.XQ    Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X103Y136.F3    net (fanout=10)       0.845   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X103Y136.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X96Y137.G1     net (fanout=1)        0.860   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (1.699ns logic, 2.800ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.460ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.460ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y161.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X107Y158.F3    net (fanout=2)        0.319   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X107Y158.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X96Y137.G3     net (fanout=10)       1.344   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X96Y137.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X97Y117.CLK    net (fanout=4)        1.095   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.702ns logic, 2.758ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.301ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y180.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X108Y180.BY    net (fanout=7)        0.425   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X108Y180.CLK   Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.876ns logic, 0.425ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y180.YQ    Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X108Y180.BY    net (fanout=7)        0.340   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.614ns logic, 0.340ns route)
                                                       (64.4% logic, 35.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.747ns (0.013 - 0.760)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y2.G2       net (fanout=1)        0.620   ftop/clkN210/locked_d
    SLICE_X60Y2.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (1.195ns logic, 0.620ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y2.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y2.BX       net (fanout=2)        0.519   ftop/clkN210/unlock2
    SLICE_X60Y2.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.833ns logic, 0.519ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y2.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y2.BX       net (fanout=2)        0.415   ftop/clkN210/unlock2
    SLICE_X60Y2.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.579ns logic, 0.415ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.591ns (0.017 - 0.608)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y2.G2       net (fanout=1)        0.496   ftop/clkN210/locked_d
    SLICE_X60Y2.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.869ns logic, 0.496ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y37.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y37.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y37.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252493 paths analyzed, 5402 endpoints analyzed, 1510 failing endpoints
 1510 timing errors detected. (1500 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.156ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.090ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.524 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y144.F1     net (fanout=59)       1.296   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X87Y140.SR     net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X87Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     13.090ns (5.637ns logic, 7.453ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.978ns (Levels of Logic = 8)
  Clock Path Skew:      -0.153ns (0.524 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y144.F1     net (fanout=59)       1.296   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X87Y140.SR     net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X87Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.978ns (5.608ns logic, 7.370ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.019ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.556 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y141.G1     net (fanout=59)       1.380   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y141.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N104
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y140.SR     net (fanout=1)        0.545   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X88Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (5.652ns logic, 7.367ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.907ns (Levels of Logic = 8)
  Clock Path Skew:      -0.121ns (0.556 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y141.G1     net (fanout=59)       1.380   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y141.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N104
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y140.SR     net (fanout=1)        0.545   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X88Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.907ns (5.623ns logic, 7.284ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.825ns (Levels of Logic = 8)
  Clock Path Skew:      -0.156ns (0.524 - 0.680)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y117.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X101Y118.G3    net (fanout=6)        0.623   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y144.F1     net (fanout=59)       1.296   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X87Y140.SR     net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X87Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.825ns (5.634ns logic, 7.191ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.858ns (Levels of Logic = 8)
  Clock Path Skew:      -0.072ns (0.518 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y150.F1     net (fanout=59)       1.128   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y150.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X88Y146.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X88Y146.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.858ns (5.598ns logic, 7.260ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.861ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.524 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y142.F2     net (fanout=59)       0.857   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y142.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N76
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<28>_SW0
    SLICE_X87Y141.SR     net (fanout=1)        0.964   ftop/gbe0/dcp_dcp_cpReqF/N76
    SLICE_X87Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.861ns (5.598ns logic, 7.263ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.945ns (Levels of Logic = 8)
  Clock Path Skew:      0.028ns (0.618 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X92Y136.G4     net (fanout=59)       0.900   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N28
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<56>_SW0
    SLICE_X91Y138.SR     net (fanout=1)        0.951   ftop/gbe0/dcp_dcp_cpReqF/N14
    SLICE_X91Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    -------------------------------------------------  ---------------------------
    Total                                     12.945ns (5.652ns logic, 7.293ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.755ns (Levels of Logic = 8)
  Clock Path Skew:      -0.156ns (0.524 - 0.680)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X100Y120.G1    net (fanout=6)        0.700   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X100Y120.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y119.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y144.F1     net (fanout=59)       1.296   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X87Y140.SR     net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X87Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.755ns (5.663ns logic, 7.092ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.518 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y150.F1     net (fanout=59)       1.128   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y150.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X88Y146.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X88Y146.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.746ns (5.569ns logic, 7.177ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.749ns (Levels of Logic = 8)
  Clock Path Skew:      -0.153ns (0.524 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y142.F2     net (fanout=59)       0.857   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y142.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N76
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<28>_SW0
    SLICE_X87Y141.SR     net (fanout=1)        0.964   ftop/gbe0/dcp_dcp_cpReqF/N76
    SLICE_X87Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.749ns (5.569ns logic, 7.180ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.833ns (Levels of Logic = 8)
  Clock Path Skew:      -0.059ns (0.618 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X92Y136.G4     net (fanout=59)       0.900   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N28
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<56>_SW0
    SLICE_X91Y138.SR     net (fanout=1)        0.951   ftop/gbe0/dcp_dcp_cpReqF/N14
    SLICE_X91Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    -------------------------------------------------  ---------------------------
    Total                                     12.833ns (5.623ns logic, 7.210ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.124ns (0.556 - 0.680)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y117.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X101Y118.G3    net (fanout=6)        0.623   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y141.G1     net (fanout=59)       1.380   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y141.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N104
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y140.SR     net (fanout=1)        0.545   ftop/gbe0/dcp_dcp_cpReqF/N88
    SLICE_X88Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.754ns (5.649ns logic, 7.105ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.820ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.556 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y143.F4     net (fanout=59)       1.042   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y143.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<17>_SW0
    SLICE_X89Y140.SR     net (fanout=1)        0.699   ftop/gbe0/dcp_dcp_cpReqF/N100
    SLICE_X89Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.820ns (5.637ns logic, 7.183ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.712ns (Levels of Logic = 8)
  Clock Path Skew:      -0.140ns (0.524 - 0.664)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y120.G3    net (fanout=6)        0.631   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y120.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y119.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y144.F1     net (fanout=59)       1.296   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X87Y140.SR     net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X87Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (5.689ns logic, 7.023ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.841ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.580 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X93Y145.G1     net (fanout=59)       1.240   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X93Y145.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<41>_SW0
    SLICE_X93Y138.SR     net (fanout=1)        0.562   ftop/gbe0/dcp_dcp_cpReqF/N46
    SLICE_X93Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.841ns (5.597ns logic, 7.244ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.855ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.597 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X94Y140.F4     net (fanout=59)       1.086   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X94Y140.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N54
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<38>_SW0
    SLICE_X94Y142.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N54
    SLICE_X94Y142.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     12.855ns (5.637ns logic, 7.218ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.561 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X93Y142.G1     net (fanout=59)       1.531   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X93Y142.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N72
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<50>_SW0
    SLICE_X93Y143.SR     net (fanout=1)        0.242   ftop/gbe0/dcp_dcp_cpReqF/N26
    SLICE_X93Y143.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.812ns (5.597ns logic, 7.215ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.561 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y118.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X101Y118.G1    net (fanout=2)        0.885   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X92Y142.G4     net (fanout=59)       1.476   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X92Y142.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N36
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<45>_SW0
    SLICE_X92Y143.SR     net (fanout=1)        0.242   ftop/gbe0/dcp_dcp_cpReqF/N38
    SLICE_X92Y143.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<45>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    -------------------------------------------------  ---------------------------
    Total                                     12.812ns (5.652ns logic, 7.160ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.121ns (0.556 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X101Y118.G4    net (fanout=6)        0.802   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.G3     net (fanout=1)        0.519   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026893
    SLICE_X99Y119.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y119.F1     net (fanout=5)        0.900   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y119.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.F1     net (fanout=1)        0.386   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X97Y118.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.G1     net (fanout=1)        0.675   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X92Y119.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X96Y135.F2     net (fanout=15)       1.422   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X96Y135.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.G3     net (fanout=7)        0.655   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X92Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y143.F4     net (fanout=59)       1.042   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y143.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<17>_SW0
    SLICE_X89Y140.SR     net (fanout=1)        0.699   ftop/gbe0/dcp_dcp_cpReqF/N100
    SLICE_X89Y140.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (5.608ns logic, 7.100ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 0)
  Clock Path Skew:      5.829ns (6.617 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y171.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X107Y186.BY    net (fanout=1)        0.516   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X107Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.272ns logic, 0.516ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 0)
  Clock Path Skew:      5.864ns (6.617 - 0.753)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X107Y187.BX    net (fanout=1)        0.664   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X107Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (1.212ns logic, 0.664ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 0)
  Clock Path Skew:      5.834ns (6.617 - 0.783)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X107Y187.BY    net (fanout=1)        0.693   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X107Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (1.272ns logic, 0.693ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 0)
  Clock Path Skew:      5.838ns (6.618 - 0.780)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X108Y186.BX    net (fanout=1)        0.828   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X108Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (1.252ns logic, 0.828ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 0)
  Clock Path Skew:      5.826ns (6.614 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y170.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X108Y184.BX    net (fanout=1)        1.025   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.252ns logic, 1.025ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 0)
  Clock Path Skew:      5.864ns (6.617 - 0.753)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X106Y186.BX    net (fanout=1)        3.709   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X106Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.252ns logic, 3.709ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 0)
  Clock Path Skew:      5.823ns (6.614 - 0.791)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X108Y184.BY    net (fanout=1)        3.663   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.287ns logic, 3.663ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 0)
  Clock Path Skew:      5.826ns (6.617 - 0.791)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X106Y186.BY    net (fanout=1)        3.668   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X106Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (1.287ns logic, 3.668ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 0)
  Clock Path Skew:      5.836ns (6.618 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y171.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X108Y186.BY    net (fanout=1)        3.972   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X108Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.287ns logic, 3.972ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 0)
  Clock Path Skew:      5.827ns (6.617 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y168.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X107Y186.BX    net (fanout=1)        4.040   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X107Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (1.212ns logic, 4.040ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.497 - 0.447)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X102Y100.BX    net (fanout=2)        0.325   ftop/gbe0/rxDCPMesg<25>
    SLICE_X102Y100.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.244ns logic, 0.325ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.438 - 0.332)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y137.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X90Y137.BY     net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X90Y137.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.438 - 0.332)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y137.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X90Y137.BY     net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X90Y137.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.074 - 0.037)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y147.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40
    SLICE_X94Y144.BY     net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
    SLICE_X94Y144.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<40>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.074 - 0.037)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y147.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_40
    SLICE_X94Y144.BY     net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<40>
    SLICE_X94Y144.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<40>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.497 - 0.447)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X102Y100.BY    net (fanout=2)        0.341   ftop/gbe0/rxDCPMesg<24>
    SLICE_X102Y100.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.323 - 0.281)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y135.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55
    SLICE_X88Y134.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
    SLICE_X88Y134.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<55>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.347ns logic, 0.340ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.323 - 0.281)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y135.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55
    SLICE_X88Y134.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
    SLICE_X88Y134.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<55>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.348ns logic, 0.340ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.321 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y103.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ
    SLICE_X74Y103.BX     net (fanout=1)        0.485   U_ila_pro_0/U0/iDATA<1>
    SLICE_X74Y103.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.244ns logic, 0.485ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.025 - 0.039)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y146.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X88Y148.BY     net (fanout=2)        0.320   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X88Y148.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.347ns logic, 0.320ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X82Y97.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X82Y97.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X82Y97.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X82Y97.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X110Y128.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X110Y128.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X110Y128.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X110Y128.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X92Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X92Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/SR
  Location pin: SLICE_X110Y129.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/SR
  Location pin: SLICE_X110Y129.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.985ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (0.552 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (2.695ns logic, 5.137ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.831ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (0.552 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.831ns (2.694ns logic, 5.137ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.148ns (0.557 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.F4    net (fanout=9)        0.479   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X106Y121.BY    net (fanout=1)        1.125   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X106Y121.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (2.696ns logic, 5.086ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.148ns (0.557 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.F4    net (fanout=9)        0.479   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X106Y121.BY    net (fanout=1)        1.125   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X106Y121.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (2.695ns logic, 5.086ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.649 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y134.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X111Y157.F2    net (fanout=5)        1.846   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X111Y157.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y158.F3    net (fanout=1)        0.844   ftop/gbe0/gmac/N20
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y168.G4    net (fanout=14)       1.106   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X110Y169.F2    net (fanout=2)        0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X110Y169.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X111Y169.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X111Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (3.001ns logic, 4.820ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (2.767ns logic, 4.866ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (2.766ns logic, 4.866ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.242ns (0.557 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.F4    net (fanout=9)        0.479   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X106Y121.BY    net (fanout=1)        1.125   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X106Y121.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (2.768ns logic, 4.815ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.242ns (0.557 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.F4    net (fanout=9)        0.479   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X106Y121.BY    net (fanout=1)        1.125   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X106Y121.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (2.767ns logic, 4.815ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.649 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y160.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X111Y157.F3    net (fanout=4)        1.667   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y157.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X112Y158.F3    net (fanout=1)        0.844   ftop/gbe0/gmac/N20
    SLICE_X112Y158.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y168.G4    net (fanout=14)       1.106   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X110Y169.F2    net (fanout=2)        0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X110Y169.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X111Y169.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X111Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (2.975ns logic, 4.641ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (0.545 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.G2    net (fanout=9)        0.772   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X104Y121.BY    net (fanout=1)        0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X104Y121.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (2.695ns logic, 4.870ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (0.545 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.G2    net (fanout=9)        0.772   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X104Y121.BY    net (fanout=1)        0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X104Y121.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (2.694ns logic, 4.870ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (0.545 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y130.G4    net (fanout=9)        0.480   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y120.BY    net (fanout=1)        0.849   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y120.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (2.695ns logic, 4.811ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (0.545 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y130.G4    net (fanout=9)        0.480   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y120.BY    net (fanout=1)        0.849   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y120.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (2.694ns logic, 4.811ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.148ns (0.557 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.F2    net (fanout=9)        0.452   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y120.BY    net (fanout=1)        0.861   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y120.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (2.696ns logic, 4.795ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.490ns (Levels of Logic = 5)
  Clock Path Skew:      -0.148ns (0.557 - 0.705)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.F2    net (fanout=3)        1.040   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.F2    net (fanout=9)        0.452   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y120.BY    net (fanout=1)        0.861   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y120.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (2.695ns logic, 4.795ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.366ns (Levels of Logic = 5)
  Clock Path Skew:      -0.254ns (0.545 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.G2    net (fanout=9)        0.772   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X104Y121.BY    net (fanout=1)        0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X104Y121.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (2.767ns logic, 4.599ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 5)
  Clock Path Skew:      -0.254ns (0.545 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y159.F4    net (fanout=3)        0.769   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y159.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.F1    net (fanout=1)        0.713   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y130.G2    net (fanout=9)        0.772   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y130.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X104Y121.BY    net (fanout=1)        0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X104Y121.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.766ns logic, 4.599ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y160.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X111Y156.G2    net (fanout=4)        1.268   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y156.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y156.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (2.665ns logic, 4.673ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y160.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X111Y156.G2    net (fanout=4)        1.268   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y156.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y156.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X111Y156.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y133.G1    net (fanout=4)        1.729   ftop/gbe0/gmac/N31
    SLICE_X107Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y135.G2    net (fanout=9)        0.439   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y135.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X106Y118.BY    net (fanout=1)        1.216   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X106Y118.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (2.664ns logic, 4.673ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y136.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y136.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.389 - 0.346)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X105Y154.BX    net (fanout=2)        0.331   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X105Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.479ns logic, 0.331ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y130.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X105Y131.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X105Y131.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y156.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X100Y155.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X100Y155.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.027 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X100Y156.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X100Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X104Y136.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X104Y136.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y129.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X108Y128.BX    net (fanout=7)        0.350   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X108Y128.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.521ns logic, 0.350ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.027 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X101Y156.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X101Y156.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y157.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X101Y154.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X101Y154.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.438 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X106Y130.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X106Y130.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.614ns logic, 0.356ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.389 - 0.346)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_2 to ftop/gbe0/gmac/rxRS_rxPipe_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    SLICE_X105Y154.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<2>
    SLICE_X105Y154.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y136.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y136.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.693 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y137.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X106Y135.BX    net (fanout=2)        0.485   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X106Y135.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.519ns logic, 0.485ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.027 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y158.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X100Y156.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X100Y156.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y156.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X100Y154.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X100Y154.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y130.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X105Y131.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X105Y131.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y129.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y129.BX    net (fanout=6)        0.459   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y129.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.478ns logic, 0.459ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.418 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y174.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y174.BY    net (fanout=1)        0.486   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.541ns logic, 0.486ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.017 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X101Y154.BX    net (fanout=2)        0.480   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X101Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.458ns logic, 0.480ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.422 - 0.389)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y128.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y125.G1    net (fanout=10)       0.505   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y125.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.476ns logic, 0.505ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y100.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y118.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y118.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y118.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y118.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y128.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y128.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y128.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y128.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y131.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y131.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 1941 failing endpoints
 1941 timing errors detected. (1941 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.504ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.412ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y102.G4     net (fanout=40)       1.141   ftop/cp/cpRespF/d0h
    SLICE_X63Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X63Y102.F2     net (fanout=1)        0.394   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X63Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     16.412ns (7.210ns logic, 9.202ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.395ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.399 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y104.G3     net (fanout=40)       1.167   ftop/cp/cpRespF/d0h
    SLICE_X69Y104.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X69Y104.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X69Y104.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.395ns (7.210ns logic, 9.185ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.999ns (Levels of Logic = 16)
  Clock Path Skew:      -0.143ns (0.765 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y102.G2     net (fanout=40)       0.978   ftop/cp/cpRespF/d0h
    SLICE_X70Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X70Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X70Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.999ns (7.319ns logic, 8.680ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.993ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (0.770 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y102.G2     net (fanout=40)       0.972   ftop/cp/cpRespF/d0h
    SLICE_X68Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X68Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X68Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     15.993ns (7.319ns logic, 8.674ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.984ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y102.G2     net (fanout=40)       0.963   ftop/cp/cpRespF/d0h
    SLICE_X62Y102.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X62Y102.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X62Y102.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     15.984ns (7.319ns logic, 8.665ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.970ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y103.G2     net (fanout=40)       0.963   ftop/cp/cpRespF/d0h
    SLICE_X62Y103.Y      Tilo                  0.616   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X62Y103.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<4>_SW0/O
    SLICE_X62Y103.CLK    Tfck                  0.656   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4_rstpot
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     15.970ns (7.319ns logic, 8.651ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.966ns (Levels of Logic = 16)
  Clock Path Skew:      -0.070ns (0.838 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y103.G3     net (fanout=40)       1.067   ftop/cp/cpRespF/d0h
    SLICE_X67Y103.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X67Y103.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X67Y103.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     15.966ns (7.210ns logic, 8.756ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.965ns (Levels of Logic = 16)
  Clock Path Skew:      -0.070ns (0.838 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y102.G3     net (fanout=40)       1.067   ftop/cp/cpRespF/d0h
    SLICE_X67Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X67Y102.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X67Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.965ns (7.210ns logic, 8.755ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.952ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.830 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y101.G2     net (fanout=40)       0.945   ftop/cp/cpRespF/d0h
    SLICE_X66Y101.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X66Y101.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X66Y101.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     15.952ns (7.319ns logic, 8.633ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.941ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.413 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y113.G4     net (fanout=40)       0.934   ftop/cp/cpRespF/d0h
    SLICE_X66Y113.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X66Y113.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X66Y113.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.941ns (7.319ns logic, 8.622ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.894ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y136.G2     net (fanout=7)        0.671   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y136.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X58Y129.F2     net (fanout=13)       0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X58Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X59Y129.F2     net (fanout=1)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y102.G4     net (fanout=40)       1.141   ftop/cp/cpRespF/d0h
    SLICE_X63Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X63Y102.F2     net (fanout=1)        0.394   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X63Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.894ns (7.249ns logic, 8.645ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.877ns (Levels of Logic = 16)
  Clock Path Skew:      -0.092ns (0.399 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y136.G2     net (fanout=7)        0.671   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y136.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X58Y129.F2     net (fanout=13)       0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X58Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X59Y129.F2     net (fanout=1)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y104.G3     net (fanout=40)       1.167   ftop/cp/cpRespF/d0h
    SLICE_X69Y104.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X69Y104.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X69Y104.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.877ns (7.249ns logic, 8.628ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.828ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (0.770 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y103.G3     net (fanout=40)       0.929   ftop/cp/cpRespF/d0h
    SLICE_X69Y103.Y      Tilo                  0.561   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X69Y103.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X69Y103.CLK    Tfck                  0.602   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.828ns (7.210ns logic, 8.618ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.827ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (0.770 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y102.G3     net (fanout=40)       0.929   ftop/cp/cpRespF/d0h
    SLICE_X69Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X69Y102.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X69Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     15.827ns (7.210ns logic, 8.617ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.839ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y136.G2     net (fanout=7)        0.671   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y136.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y143.G3     net (fanout=13)       0.844   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y143.Y      Tilo                  0.561   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y133.F2     net (fanout=4)        1.024   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X59Y133.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y102.G4     net (fanout=40)       1.141   ftop/cp/cpRespF/d0h
    SLICE_X63Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X63Y102.F2     net (fanout=1)        0.394   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X63Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.839ns (6.689ns logic, 9.150ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.827ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.816 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X60Y143.F1     net (fanout=7)        0.709   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X60Y143.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y131.F3     net (fanout=4)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y131.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y102.G4     net (fanout=40)       1.141   ftop/cp/cpRespF/d0h
    SLICE_X63Y102.Y      Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X63Y102.F2     net (fanout=1)        0.394   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X63Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.827ns (6.989ns logic, 8.838ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.822ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (0.399 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y136.G2     net (fanout=7)        0.671   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y136.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y143.G3     net (fanout=13)       0.844   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y143.Y      Tilo                  0.561   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y133.F2     net (fanout=4)        1.024   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X59Y133.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y104.G3     net (fanout=40)       1.167   ftop/cp/cpRespF/d0h
    SLICE_X69Y104.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X69Y104.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X69Y104.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.822ns (6.689ns logic, 9.133ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.810ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.399 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X60Y143.F1     net (fanout=7)        0.709   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X60Y143.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y131.F3     net (fanout=4)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y131.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y104.G3     net (fanout=40)       1.167   ftop/cp/cpRespF/d0h
    SLICE_X69Y104.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X69Y104.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X69Y104.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.810ns (6.989ns logic, 8.821ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.872ns (Levels of Logic = 16)
  Clock Path Skew:      -0.027ns (0.464 - 0.491)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y104.G3     net (fanout=40)       0.851   ftop/cp/cpRespF/d0h
    SLICE_X64Y104.Y      Tilo                  0.616   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X64Y104.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X64Y104.CLK    Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.872ns (7.319ns logic, 8.553ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.787ns (Levels of Logic = 16)
  Clock Path Skew:      -0.108ns (0.800 - 0.908)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y123.G4     net (fanout=10)       1.195   ftop/cp/cpReq<24>
    SLICE_X61Y123.Y      Tilo                  0.561   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X62Y130.G2     net (fanout=2)        0.793   ftop/cp/N679
    SLICE_X62Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y135.G2     net (fanout=7)        0.889   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y135.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X61Y139.F1     net (fanout=7)        0.715   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X61Y139.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.F4     net (fanout=4)        0.987   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X59Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X64Y110.G2     net (fanout=12)       2.441   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X64Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y98.G4      net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X66Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y96.G1      net (fanout=40)       0.766   ftop/cp/cpRespF/d0h
    SLICE_X66Y96.Y       Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X66Y96.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X66Y96.CLK     Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     15.787ns (7.319ns logic, 8.468ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.832 - 0.695)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y168.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X36Y167.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X36Y167.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.832 - 0.695)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y168.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X36Y167.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X36Y167.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.639 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y171.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X84Y172.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X84Y172.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.287ns logic, 0.336ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.639 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y171.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X84Y172.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X84Y172.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.288ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (0.873 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X44Y39.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<12>
    SLICE_X44Y39.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<12>
                                                       ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (0.873 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X44Y39.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<12>
    SLICE_X44Y39.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<12>
                                                       ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_26 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.762 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_26 to ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y190.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_26
    SLICE_X68Y192.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_9_MData<26>
    SLICE_X68Y192.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.289ns logic, 0.320ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_26 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.762 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_26 to ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y190.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_26
    SLICE_X68Y192.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_9_MData<26>
    SLICE_X68Y192.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.290ns logic, 0.320ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.523 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y115.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X44Y114.BY     net (fanout=2)        0.312   ftop/cp/td<17>
    SLICE_X44Y114.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.266ns logic, 0.312ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.523 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y115.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X44Y114.BY     net (fanout=2)        0.312   ftop/cp/td<17>
    SLICE_X44Y114.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.267ns logic, 0.312ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.359 - 0.268)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y164.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X94Y164.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X94Y164.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.401 - 0.318)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X76Y167.BY     net (fanout=2)        0.343   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X76Y167.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.266ns logic, 0.343ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.359 - 0.268)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y164.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X94Y164.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X94Y164.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.401 - 0.318)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X76Y167.BY     net (fanout=2)        0.343   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X76Y167.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.267ns logic, 0.343ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.506 - 0.432)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X58Y48.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X58Y48.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.506 - 0.429)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y178.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X46Y178.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X46Y178.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.506 - 0.432)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X58Y48.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X58Y48.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.506 - 0.429)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y178.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X46Y178.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X46Y178.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.476 - 0.395)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y185.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X40Y186.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X40Y186.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.476 - 0.395)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y185.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X40Y186.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X40Y186.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<35>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_35/SR
  Location pin: SLICE_X12Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<35>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_35/SR
  Location pin: SLICE_X12Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<35>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_34/SR
  Location pin: SLICE_X12Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<35>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_34/SR
  Location pin: SLICE_X12Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_5/SR
  Location pin: SLICE_X2Y160.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_5/SR
  Location pin: SLICE_X2Y160.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_4/SR
  Location pin: SLICE_X2Y160.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_4/SR
  Location pin: SLICE_X2Y160.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<27>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_27/SR
  Location pin: SLICE_X0Y181.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<27>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_27/SR
  Location pin: SLICE_X0Y181.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<27>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_26/SR
  Location pin: SLICE_X0Y181.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<27>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_26/SR
  Location pin: SLICE_X0Y181.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_7/SR
  Location pin: SLICE_X2Y169.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_7/SR
  Location pin: SLICE_X2Y169.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_6/SR
  Location pin: SLICE_X2Y169.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_6/SR
  Location pin: SLICE_X2Y169.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<61>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_61/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<61>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_61/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<61>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_60/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<61>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_60/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.504ns|            0|         1941|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.504ns|          N/A|         1941|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.985|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.156|         |    3.765|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.504|         |         |         |
sys0_clkp      |   16.504|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.504|         |         |         |
sys0_clkp      |   16.504|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3451  Score: 5563410  (Setup/Max: 5540406, Hold: 23004)

Constraints cover 2840611 paths, 0 nets, and 83669 connections

Design statistics:
   Minimum period:  16.504ns{1}   (Maximum frequency:  60.591MHz)
   Maximum path delay from/to any node:   1.301ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 28 10:25:58 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 788 MB



